-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Wed Jul  3 15:10:11 2024
-- Host        : Griffon running 64-bit Ubuntu 22.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ procedural_0_sim_netlist.vhdl
-- Design      : procedural_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "16";
  attribute RESET : string;
  attribute RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\delay_dividend[1].u_delay_dividend /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\ is
  signal \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\throughput_on.delay_enable[1].u_delay_valid /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.no_reset.q_dly_a_value_reg[15][0]\ : label is "yes";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\
    );
\many.no_reset.q_dly_a_value_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.no_reset.q_dly_a_value_reg[14][0]_srl15_n_0\,
      Q => o_dly_a_value(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "No";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "Register";
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is 16;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\ is
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "no";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "register";
begin
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(10),
      Q => o_dly_a_value(10),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(11),
      Q => o_dly_a_value(11),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(12),
      Q => o_dly_a_value(12),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(13),
      Q => o_dly_a_value(13),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(14),
      Q => o_dly_a_value(14),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(15),
      Q => o_dly_a_value(15),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(1),
      Q => o_dly_a_value(1),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(2),
      Q => o_dly_a_value(2),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(3),
      Q => o_dly_a_value(3),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(4),
      Q => o_dly_a_value(4),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(5),
      Q => o_dly_a_value(5),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(6),
      Q => o_dly_a_value(6),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(7),
      Q => o_dly_a_value(7),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(8),
      Q => o_dly_a_value(8),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(9),
      Q => o_dly_a_value(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "8";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7][0]_srl8 ";
begin
\many.no_reset.q_dly_a_value_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "8";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7][0]_srl8 ";
begin
\many.no_reset.q_dly_a_value_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "8";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7][0]_srl8 ";
begin
\many.no_reset.q_dly_a_value_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "8";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[7][0]_srl8\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[8].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[7][0]_srl8 ";
begin
\many.no_reset.q_dly_a_value_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6][0]_srl7 ";
begin
\many.no_reset.q_dly_a_value_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6][0]_srl7 ";
begin
\many.no_reset.q_dly_a_value_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6][0]_srl7 ";
begin
\many.no_reset.q_dly_a_value_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[6][0]_srl7\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[9].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[6][0]_srl7 ";
begin
\many.no_reset.q_dly_a_value_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "6";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5][0]_srl6 ";
begin
\many.no_reset.q_dly_a_value_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "6";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5][0]_srl6 ";
begin
\many.no_reset.q_dly_a_value_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "6";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5][0]_srl6 ";
begin
\many.no_reset.q_dly_a_value_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "6";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[5][0]_srl6\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[10].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[5][0]_srl6 ";
begin
\many.no_reset.q_dly_a_value_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "5";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4][0]_srl5 ";
begin
\many.no_reset.q_dly_a_value_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "5";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4][0]_srl5 ";
begin
\many.no_reset.q_dly_a_value_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "5";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4][0]_srl5 ";
begin
\many.no_reset.q_dly_a_value_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "5";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[4][0]_srl5\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[11].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[4][0]_srl5 ";
begin
\many.no_reset.q_dly_a_value_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "4";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3][0]_srl4 ";
begin
\many.no_reset.q_dly_a_value_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "4";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3][0]_srl4 ";
begin
\many.no_reset.q_dly_a_value_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "4";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3][0]_srl4 ";
begin
\many.no_reset.q_dly_a_value_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "4";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[3][0]_srl4\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[12].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[3][0]_srl4 ";
begin
\many.no_reset.q_dly_a_value_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "3";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2][0]_srl3 ";
begin
\many.no_reset.q_dly_a_value_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "3";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2][0]_srl3 ";
begin
\many.no_reset.q_dly_a_value_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "3";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2][0]_srl3 ";
begin
\many.no_reset.q_dly_a_value_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "3";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[2][0]_srl3\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[13].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[2][0]_srl3 ";
begin
\many.no_reset.q_dly_a_value_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "2";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1][0]_srl2 ";
begin
\many.no_reset.q_dly_a_value_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "2";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1][0]_srl2 ";
begin
\many.no_reset.q_dly_a_value_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "2";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1][0]_srl2 ";
begin
\many.no_reset.q_dly_a_value_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "2";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[1][0]_srl2\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[14].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[1][0]_srl2 ";
begin
\many.no_reset.q_dly_a_value_reg[1][0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "Register";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\ is
  signal \^o_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "yes";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
begin
  o_dly_a_value(0) <= \^o_dly_a_value\(0);
\ones.no_reset.q_dly_a_value[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_dly_a_value(0),
      I1 => i_dly_s_ena_p,
      I2 => \^o_dly_a_value\(0),
      O => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\
    );
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\,
      Q => \^o_dly_a_value\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "Register";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\ is
  signal \^o_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "yes";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
begin
  o_dly_a_value(0) <= \^o_dly_a_value\(0);
\ones.no_reset.q_dly_a_value[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_dly_a_value(0),
      I1 => i_dly_s_ena_p,
      I2 => \^o_dly_a_value\(0),
      O => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\
    );
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\,
      Q => \^o_dly_a_value\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "Register";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\ is
  signal \^o_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "yes";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
begin
  o_dly_a_value(0) <= \^o_dly_a_value\(0);
\ones.no_reset.q_dly_a_value[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_dly_a_value(0),
      I1 => i_dly_s_ena_p,
      I2 => \^o_dly_a_value\(0),
      O => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\
    );
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\,
      Q => \^o_dly_a_value\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "Register";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\ is
  signal \^o_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\ : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "yes";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
begin
  o_dly_a_value(0) <= \^o_dly_a_value\(0);
\ones.no_reset.q_dly_a_value[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_dly_a_value(0),
      I1 => i_dly_s_ena_p,
      I2 => \^o_dly_a_value\(0),
      O => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\
    );
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => \ones.no_reset.q_dly_a_value[0][0]_i_1_n_0\,
      Q => \^o_dly_a_value\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\ is
  signal \^i_dly_a_value\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^i_dly_a_value\(0) <= i_dly_a_value(0);
  o_dly_a_value(0) <= \^i_dly_a_value\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\ is
  signal \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \many.reset_on.q_dly_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[3].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[3].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair96";
begin
\many.reset_on.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter[1]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter[2]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[3]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => i_dly_s_ena_p,
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(4),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(1),
      I5 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[4]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      I4 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter[4]_i_2_n_0\
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[1]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(1),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[2]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[3]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[4]_i_2_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(4),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\,
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(2),
      O => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\ is
  signal \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \many.reset_on.q_dly_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[0].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[0].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair9";
begin
\many.reset_on.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter[1]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter[2]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[3]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => i_dly_s_ena_p,
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(4),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(1),
      I5 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[4]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      I4 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter[4]_i_2_n_0\
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[1]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(1),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[2]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[3]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[4]_i_2_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(4),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\,
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(2),
      O => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\ is
  signal \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \many.reset_on.q_dly_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[1].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[1].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair38";
begin
\many.reset_on.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter[1]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter[2]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[3]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => i_dly_s_ena_p,
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(4),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(1),
      I5 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[4]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      I4 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter[4]_i_2_n_0\
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[1]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(1),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[2]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[3]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[4]_i_2_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(4),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\,
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(2),
      O => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\ is
  signal \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \many.reset_on.q_dly_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[2].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[2].AVG/DIVIDER /u_delay_valid/\many.reset_on.q_dly_a_value_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair67";
begin
\many.reset_on.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter[1]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter[2]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[3]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => i_dly_s_ena_p,
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(4),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(1),
      I5 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter[4]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      I4 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter[4]_i_2_n_0\
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[1]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(1),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[2]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[3]_i_1_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[4]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter[4]_i_2_n_0\,
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      I1 => \many.reset_on.q_dly_counter_reg\(4),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_a_value_reg[15][0]_srl16_n_0\,
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(2),
      O => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "No";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "Register";
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is 16;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\ is
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "no";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "register";
begin
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(10),
      Q => o_dly_a_value(10),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(11),
      Q => o_dly_a_value(11),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(12),
      Q => o_dly_a_value(12),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(13),
      Q => o_dly_a_value(13),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(14),
      Q => o_dly_a_value(14),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(15),
      Q => o_dly_a_value(15),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(1),
      Q => o_dly_a_value(1),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(2),
      Q => o_dly_a_value(2),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(3),
      Q => o_dly_a_value(3),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(4),
      Q => o_dly_a_value(4),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(5),
      Q => o_dly_a_value(5),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(6),
      Q => o_dly_a_value(6),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(7),
      Q => o_dly_a_value(7),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(8),
      Q => o_dly_a_value(8),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(9),
      Q => o_dly_a_value(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "No";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "Register";
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is 16;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\ is
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "no";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "register";
begin
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(10),
      Q => o_dly_a_value(10),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(11),
      Q => o_dly_a_value(11),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(12),
      Q => o_dly_a_value(12),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(13),
      Q => o_dly_a_value(13),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(14),
      Q => o_dly_a_value(14),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(15),
      Q => o_dly_a_value(15),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(1),
      Q => o_dly_a_value(1),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(2),
      Q => o_dly_a_value(2),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(3),
      Q => o_dly_a_value(3),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(4),
      Q => o_dly_a_value(4),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(5),
      Q => o_dly_a_value(5),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(6),
      Q => o_dly_a_value(6),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(7),
      Q => o_dly_a_value(7),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(8),
      Q => o_dly_a_value(8),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(9),
      Q => o_dly_a_value(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "No";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "Register";
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is 16;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\ is
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "no";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][0]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][10]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][11]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][12]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][13]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][14]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][15]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][1]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][2]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][3]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][4]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][5]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][6]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][7]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][8]\ : label is "register";
  attribute SHREG_EXTRACT of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "no";
  attribute SRL_STYLE of \ones.no_reset.q_dly_a_value_reg[0][9]\ : label is "register";
begin
\ones.no_reset.q_dly_a_value_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(10),
      Q => o_dly_a_value(10),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(11),
      Q => o_dly_a_value(11),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(12),
      Q => o_dly_a_value(12),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(13),
      Q => o_dly_a_value(13),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(14),
      Q => o_dly_a_value(14),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(15),
      Q => o_dly_a_value(15),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(1),
      Q => o_dly_a_value(1),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(2),
      Q => o_dly_a_value(2),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(3),
      Q => o_dly_a_value(3),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(4),
      Q => o_dly_a_value(4),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(5),
      Q => o_dly_a_value(5),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(6),
      Q => o_dly_a_value(6),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(7),
      Q => o_dly_a_value(7),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(8),
      Q => o_dly_a_value(8),
      R => '0'
    );
\ones.no_reset.q_dly_a_value_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => i_dly_a_value(9),
      Q => o_dly_a_value(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15][0]_srl16 ";
begin
\many.no_reset.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "18";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\ is
  signal \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_a_value_reg[17]\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  signal \o_dly_a_value[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[3].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[3].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16][0]_srl17 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.reset_on.q_dly_a_value_reg[17][0]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[4]_i_1\ : label is "soft_lutpair98";
begin
\many.reset_on.q_dly_a_value_reg[16][0]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q31 => \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\
    );
\many.reset_on.q_dly_a_value_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q => \many.reset_on.q_dly_a_value_reg[17]\,
      R => '0'
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(1)
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter0\(2)
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter0\(3)
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter0\(4)
    );
\many.reset_on.q_dly_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      I1 => i_dly_s_ena_p,
      O => \many.reset_on.q_dly_counter[5]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(5),
      I1 => \many.reset_on.q_dly_counter_reg\(3),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(2),
      I5 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter0\(5)
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(1),
      Q => \many.reset_on.q_dly_counter_reg\(1),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(2),
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(3),
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(4),
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(5),
      Q => \many.reset_on.q_dly_counter_reg\(5),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \many.reset_on.q_dly_a_value_reg[17]\,
      I1 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      O => o_dly_a_value(0)
    );
\o_dly_a_value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(5),
      O => \o_dly_a_value[0]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "18";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\ is
  signal \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_a_value_reg[17]\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  signal \o_dly_a_value[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[0].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[0].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16][0]_srl17 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.reset_on.q_dly_a_value_reg[17][0]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[4]_i_1\ : label is "soft_lutpair11";
begin
\many.reset_on.q_dly_a_value_reg[16][0]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q31 => \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\
    );
\many.reset_on.q_dly_a_value_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q => \many.reset_on.q_dly_a_value_reg[17]\,
      R => '0'
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(1)
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter0\(2)
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter0\(3)
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter0\(4)
    );
\many.reset_on.q_dly_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      I1 => i_dly_s_ena_p,
      O => \many.reset_on.q_dly_counter[5]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(5),
      I1 => \many.reset_on.q_dly_counter_reg\(3),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(2),
      I5 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter0\(5)
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(1),
      Q => \many.reset_on.q_dly_counter_reg\(1),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(2),
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(3),
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(4),
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(5),
      Q => \many.reset_on.q_dly_counter_reg\(5),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \many.reset_on.q_dly_a_value_reg[17]\,
      I1 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      O => o_dly_a_value(0)
    );
\o_dly_a_value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(5),
      O => \o_dly_a_value[0]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "18";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\ is
  signal \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_a_value_reg[17]\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  signal \o_dly_a_value[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[1].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[1].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16][0]_srl17 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.reset_on.q_dly_a_value_reg[17][0]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[4]_i_1\ : label is "soft_lutpair40";
begin
\many.reset_on.q_dly_a_value_reg[16][0]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q31 => \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\
    );
\many.reset_on.q_dly_a_value_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q => \many.reset_on.q_dly_a_value_reg[17]\,
      R => '0'
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(1)
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter0\(2)
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter0\(3)
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter0\(4)
    );
\many.reset_on.q_dly_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      I1 => i_dly_s_ena_p,
      O => \many.reset_on.q_dly_counter[5]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(5),
      I1 => \many.reset_on.q_dly_counter_reg\(3),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(2),
      I5 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter0\(5)
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(1),
      Q => \many.reset_on.q_dly_counter_reg\(1),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(2),
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(3),
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(4),
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(5),
      Q => \many.reset_on.q_dly_counter_reg\(5),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \many.reset_on.q_dly_a_value_reg[17]\,
      I1 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      O => o_dly_a_value(0)
    );
\o_dly_a_value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(5),
      O => \o_dly_a_value[0]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "18";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "1'b1";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\ is
  signal \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_a_value_reg[17]\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \many.reset_on.q_dly_counter_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \many.reset_on.q_dly_s_rst_p\ : STD_LOGIC;
  signal \o_dly_a_value[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[2].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16] ";
  attribute srl_name : string;
  attribute srl_name of \many.reset_on.q_dly_a_value_reg[16][0]_srl17\ : label is "\inst/block[2].AVG/DIVIDER /u_delay_sign/\many.reset_on.q_dly_a_value_reg[16][0]_srl17 ";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \many.reset_on.q_dly_a_value_reg[17][0]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \many.reset_on.q_dly_counter[4]_i_1\ : label is "soft_lutpair69";
begin
\many.reset_on.q_dly_a_value_reg[16][0]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q31 => \NLW_many.reset_on.q_dly_a_value_reg[16][0]_srl17_Q31_UNCONNECTED\
    );
\many.reset_on.q_dly_a_value_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => i_dly_s_ena_p,
      D => \many.reset_on.q_dly_a_value_reg[16][0]_srl17_n_0\,
      Q => \many.reset_on.q_dly_a_value_reg[17]\,
      R => '0'
    );
\many.reset_on.q_dly_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(0)
    );
\many.reset_on.q_dly_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(1),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      O => \many.reset_on.q_dly_counter0\(1)
    );
\many.reset_on.q_dly_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(2),
      I1 => \many.reset_on.q_dly_counter_reg\(0),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      O => \many.reset_on.q_dly_counter0\(2)
    );
\many.reset_on.q_dly_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(3),
      I1 => \many.reset_on.q_dly_counter_reg\(1),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(2),
      O => \many.reset_on.q_dly_counter0\(3)
    );
\many.reset_on.q_dly_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      O => \many.reset_on.q_dly_counter0\(4)
    );
\many.reset_on.q_dly_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      I1 => i_dly_s_ena_p,
      O => \many.reset_on.q_dly_counter[5]_i_1_n_0\
    );
\many.reset_on.q_dly_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(5),
      I1 => \many.reset_on.q_dly_counter_reg\(3),
      I2 => \many.reset_on.q_dly_counter_reg\(1),
      I3 => \many.reset_on.q_dly_counter_reg\(0),
      I4 => \many.reset_on.q_dly_counter_reg\(2),
      I5 => \many.reset_on.q_dly_counter_reg\(4),
      O => \many.reset_on.q_dly_counter0\(5)
    );
\many.reset_on.q_dly_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(0),
      Q => \many.reset_on.q_dly_counter_reg\(0),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(1),
      Q => \many.reset_on.q_dly_counter_reg\(1),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(2),
      Q => \many.reset_on.q_dly_counter_reg\(2),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(3),
      Q => \many.reset_on.q_dly_counter_reg\(3),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(4),
      Q => \many.reset_on.q_dly_counter_reg\(4),
      S => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => \many.reset_on.q_dly_counter[5]_i_1_n_0\,
      D => \many.reset_on.q_dly_counter0\(5),
      Q => \many.reset_on.q_dly_counter_reg\(5),
      R => \many.reset_on.q_dly_s_rst_p\
    );
\many.reset_on.q_dly_s_rst_p_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_dly_a_clk_p,
      CE => '1',
      D => i_dly_s_rst_p,
      Q => \many.reset_on.q_dly_s_rst_p\,
      R => '0'
    );
\o_dly_a_value[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \many.reset_on.q_dly_a_value_reg[17]\,
      I1 => \o_dly_a_value[0]_INST_0_i_1_n_0\,
      O => o_dly_a_value(0)
    );
\o_dly_a_value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \many.reset_on.q_dly_counter_reg\(4),
      I1 => \many.reset_on.q_dly_counter_reg\(2),
      I2 => \many.reset_on.q_dly_counter_reg\(0),
      I3 => \many.reset_on.q_dly_counter_reg\(1),
      I4 => \many.reset_on.q_dly_counter_reg\(3),
      I5 => \many.reset_on.q_dly_counter_reg\(5),
      O => \o_dly_a_value[0]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15][0]_srl16 ";
begin
\many.no_reset.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15][0]_srl16 ";
begin
\many.no_reset.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "16";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[15][0]_srl16\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[0].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[15][0]_srl16 ";
begin
\many.no_reset.q_dly_a_value_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "15";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "15";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "15";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "15";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[14][0]_srl15\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[1].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[14][0]_srl15 ";
begin
\many.no_reset.q_dly_a_value_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "14";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13][0]_srl14 ";
begin
\many.no_reset.q_dly_a_value_reg[13][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "14";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13][0]_srl14 ";
begin
\many.no_reset.q_dly_a_value_reg[13][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "14";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13][0]_srl14 ";
begin
\many.no_reset.q_dly_a_value_reg[13][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "14";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[13][0]_srl14\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[2].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[13][0]_srl14 ";
begin
\many.no_reset.q_dly_a_value_reg[13][0]_srl14\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "13";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12][0]_srl13 ";
begin
\many.no_reset.q_dly_a_value_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "13";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12][0]_srl13 ";
begin
\many.no_reset.q_dly_a_value_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "13";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12][0]_srl13 ";
begin
\many.no_reset.q_dly_a_value_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "13";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[12][0]_srl13\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[3].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[12][0]_srl13 ";
begin
\many.no_reset.q_dly_a_value_reg[12][0]_srl13\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "12";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11][0]_srl12 ";
begin
\many.no_reset.q_dly_a_value_reg[11][0]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "12";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11][0]_srl12 ";
begin
\many.no_reset.q_dly_a_value_reg[11][0]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "12";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11][0]_srl12 ";
begin
\many.no_reset.q_dly_a_value_reg[11][0]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "12";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[11][0]_srl12\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[4].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[11][0]_srl12 ";
begin
\many.no_reset.q_dly_a_value_reg[11][0]_srl12\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "11";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10][0]_srl11 ";
begin
\many.no_reset.q_dly_a_value_reg[10][0]_srl11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "11";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10][0]_srl11 ";
begin
\many.no_reset.q_dly_a_value_reg[10][0]_srl11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "11";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10][0]_srl11 ";
begin
\many.no_reset.q_dly_a_value_reg[10][0]_srl11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "11";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[10][0]_srl11\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[5].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[10][0]_srl11 ";
begin
\many.no_reset.q_dly_a_value_reg[10][0]_srl11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "10";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9][0]_srl10 ";
begin
\many.no_reset.q_dly_a_value_reg[9][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "10";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9][0]_srl10 ";
begin
\many.no_reset.q_dly_a_value_reg[9][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "10";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9][0]_srl10 ";
begin
\many.no_reset.q_dly_a_value_reg[9][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "10";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[9][0]_srl10\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[6].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[9][0]_srl10 ";
begin
\many.no_reset.q_dly_a_value_reg[9][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "9";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[3].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8][0]_srl9 ";
begin
\many.no_reset.q_dly_a_value_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "9";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[0].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8][0]_srl9 ";
begin
\many.no_reset.q_dly_a_value_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "9";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[1].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8][0]_srl9 ";
begin
\many.no_reset.q_dly_a_value_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ is
  port (
    i_dly_s_rst_p : in STD_LOGIC;
    i_dly_a_clk_p : in STD_LOGIC;
    i_dly_s_ena_p : in STD_LOGIC;
    i_dly_a_value : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_dly_a_value : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute DELAY : string;
  attribute DELAY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "9";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "divider_delay";
  attribute RESET : string;
  attribute RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "Yes";
  attribute STYLE : string;
  attribute STYLE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "SRL";
  attribute WIDTH : string;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\ is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8] ";
  attribute srl_name : string;
  attribute srl_name of \many.no_reset.q_dly_a_value_reg[8][0]_srl9\ : label is "\inst/block[2].AVG/DIVIDER /\delay_quotient[7].u_delay_quotient /\many.no_reset.q_dly_a_value_reg[8][0]_srl9 ";
begin
\many.no_reset.q_dly_a_value_reg[8][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => i_dly_s_ena_p,
      CLK => i_dly_a_clk_p,
      D => i_dly_a_value(0),
      Q => o_dly_a_value(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div : entity is 16;
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div : entity is "1'b0";
  attribute REM_W : string;
  attribute REM_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div is
  signal w_div_rem_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \with_reg.q_div_rem_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[16]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
\with_reg.q_div_rem_dat[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(10),
      O => \with_reg.q_div_rem_dat[11]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(9),
      O => \with_reg.q_div_rem_dat[11]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(8),
      O => \with_reg.q_div_rem_dat[11]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(7),
      O => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(14),
      O => \with_reg.q_div_rem_dat[15]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(13),
      O => \with_reg.q_div_rem_dat[15]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(12),
      O => \with_reg.q_div_rem_dat[15]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(11),
      O => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_div_rem_dat(16),
      I1 => i_div_rem_dat(15),
      O => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(2),
      O => \with_reg.q_div_rem_dat[3]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(1),
      O => \with_reg.q_div_rem_dat[3]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(1),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(0),
      O => \with_reg.q_div_rem_dat[3]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"A"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(6),
      O => \with_reg.q_div_rem_dat[7]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(5),
      O => \with_reg.q_div_rem_dat[7]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(4),
      O => \with_reg.q_div_rem_dat[7]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(3),
      O => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(0),
      Q => o_div_rem_dat(0),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(10),
      Q => o_div_rem_dat(10),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(11),
      Q => o_div_rem_dat(11),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(10 downto 7),
      O(3 downto 0) => w_div_rem_dat(11 downto 8),
      S(3) => \with_reg.q_div_rem_dat[11]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[11]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[11]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(12),
      Q => o_div_rem_dat(12),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(13),
      Q => o_div_rem_dat(13),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(14),
      Q => o_div_rem_dat(14),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(15),
      Q => o_div_rem_dat(15),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(14 downto 11),
      O(3 downto 0) => w_div_rem_dat(15 downto 12),
      S(3) => \with_reg.q_div_rem_dat[15]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[15]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[15]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(16),
      Q => o_div_rem_dat(16),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => w_div_rem_dat(16),
      S(3 downto 1) => B"000",
      S(0) => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(1),
      Q => o_div_rem_dat(1),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(2),
      Q => o_div_rem_dat(2),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(3),
      Q => o_div_rem_dat(3),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\,
      CYINIT => i_div_dvd_dat,
      DI(3 downto 1) => i_div_rem_dat(2 downto 0),
      DI(0) => \with_reg.q_div_rem_dat[3]_i_2_n_0\,
      O(3 downto 0) => w_div_rem_dat(3 downto 0),
      S(3) => \with_reg.q_div_rem_dat[3]_i_3_n_0\,
      S(2) => \with_reg.q_div_rem_dat[3]_i_4_n_0\,
      S(1) => \with_reg.q_div_rem_dat[3]_i_5_n_0\,
      S(0) => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(4),
      Q => o_div_rem_dat(4),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(5),
      Q => o_div_rem_dat(5),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(6),
      Q => o_div_rem_dat(6),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(7),
      Q => o_div_rem_dat(7),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(6 downto 3),
      O(3 downto 0) => w_div_rem_dat(7 downto 4),
      S(3) => \with_reg.q_div_rem_dat[7]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[7]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[7]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(8),
      Q => o_div_rem_dat(8),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(9),
      Q => o_div_rem_dat(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\ is
  signal w_div_rem_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \with_reg.q_div_rem_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[16]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
\with_reg.q_div_rem_dat[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(10),
      O => \with_reg.q_div_rem_dat[11]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(9),
      O => \with_reg.q_div_rem_dat[11]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(8),
      O => \with_reg.q_div_rem_dat[11]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(7),
      O => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(14),
      O => \with_reg.q_div_rem_dat[15]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(13),
      O => \with_reg.q_div_rem_dat[15]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(12),
      O => \with_reg.q_div_rem_dat[15]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(11),
      O => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_div_rem_dat(16),
      I1 => i_div_rem_dat(15),
      O => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(2),
      O => \with_reg.q_div_rem_dat[3]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(1),
      O => \with_reg.q_div_rem_dat[3]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(1),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(0),
      O => \with_reg.q_div_rem_dat[3]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"A"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(6),
      O => \with_reg.q_div_rem_dat[7]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(5),
      O => \with_reg.q_div_rem_dat[7]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(4),
      O => \with_reg.q_div_rem_dat[7]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(3),
      O => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(0),
      Q => o_div_rem_dat(0),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(10),
      Q => o_div_rem_dat(10),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(11),
      Q => o_div_rem_dat(11),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(10 downto 7),
      O(3 downto 0) => w_div_rem_dat(11 downto 8),
      S(3) => \with_reg.q_div_rem_dat[11]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[11]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[11]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(12),
      Q => o_div_rem_dat(12),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(13),
      Q => o_div_rem_dat(13),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(14),
      Q => o_div_rem_dat(14),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(15),
      Q => o_div_rem_dat(15),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(14 downto 11),
      O(3 downto 0) => w_div_rem_dat(15 downto 12),
      S(3) => \with_reg.q_div_rem_dat[15]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[15]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[15]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(16),
      Q => o_div_rem_dat(16),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => w_div_rem_dat(16),
      S(3 downto 1) => B"000",
      S(0) => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(1),
      Q => o_div_rem_dat(1),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(2),
      Q => o_div_rem_dat(2),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(3),
      Q => o_div_rem_dat(3),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\,
      CYINIT => i_div_dvd_dat,
      DI(3 downto 1) => i_div_rem_dat(2 downto 0),
      DI(0) => \with_reg.q_div_rem_dat[3]_i_2_n_0\,
      O(3 downto 0) => w_div_rem_dat(3 downto 0),
      S(3) => \with_reg.q_div_rem_dat[3]_i_3_n_0\,
      S(2) => \with_reg.q_div_rem_dat[3]_i_4_n_0\,
      S(1) => \with_reg.q_div_rem_dat[3]_i_5_n_0\,
      S(0) => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(4),
      Q => o_div_rem_dat(4),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(5),
      Q => o_div_rem_dat(5),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(6),
      Q => o_div_rem_dat(6),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(7),
      Q => o_div_rem_dat(7),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(6 downto 3),
      O(3 downto 0) => w_div_rem_dat(7 downto 4),
      S(3) => \with_reg.q_div_rem_dat[7]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[7]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[7]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(8),
      Q => o_div_rem_dat(8),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(9),
      Q => o_div_rem_dat(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\ is
  signal w_div_rem_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \with_reg.q_div_rem_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[16]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
\with_reg.q_div_rem_dat[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(10),
      O => \with_reg.q_div_rem_dat[11]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(9),
      O => \with_reg.q_div_rem_dat[11]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(8),
      O => \with_reg.q_div_rem_dat[11]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(7),
      O => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(14),
      O => \with_reg.q_div_rem_dat[15]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(13),
      O => \with_reg.q_div_rem_dat[15]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(12),
      O => \with_reg.q_div_rem_dat[15]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(11),
      O => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_div_rem_dat(16),
      I1 => i_div_rem_dat(15),
      O => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(2),
      O => \with_reg.q_div_rem_dat[3]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(1),
      O => \with_reg.q_div_rem_dat[3]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(1),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(0),
      O => \with_reg.q_div_rem_dat[3]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"A"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(6),
      O => \with_reg.q_div_rem_dat[7]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(5),
      O => \with_reg.q_div_rem_dat[7]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(4),
      O => \with_reg.q_div_rem_dat[7]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(3),
      O => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(0),
      Q => o_div_rem_dat(0),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(10),
      Q => o_div_rem_dat(10),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(11),
      Q => o_div_rem_dat(11),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(10 downto 7),
      O(3 downto 0) => w_div_rem_dat(11 downto 8),
      S(3) => \with_reg.q_div_rem_dat[11]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[11]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[11]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(12),
      Q => o_div_rem_dat(12),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(13),
      Q => o_div_rem_dat(13),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(14),
      Q => o_div_rem_dat(14),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(15),
      Q => o_div_rem_dat(15),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(14 downto 11),
      O(3 downto 0) => w_div_rem_dat(15 downto 12),
      S(3) => \with_reg.q_div_rem_dat[15]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[15]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[15]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(16),
      Q => o_div_rem_dat(16),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => w_div_rem_dat(16),
      S(3 downto 1) => B"000",
      S(0) => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(1),
      Q => o_div_rem_dat(1),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(2),
      Q => o_div_rem_dat(2),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(3),
      Q => o_div_rem_dat(3),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\,
      CYINIT => i_div_dvd_dat,
      DI(3 downto 1) => i_div_rem_dat(2 downto 0),
      DI(0) => \with_reg.q_div_rem_dat[3]_i_2_n_0\,
      O(3 downto 0) => w_div_rem_dat(3 downto 0),
      S(3) => \with_reg.q_div_rem_dat[3]_i_3_n_0\,
      S(2) => \with_reg.q_div_rem_dat[3]_i_4_n_0\,
      S(1) => \with_reg.q_div_rem_dat[3]_i_5_n_0\,
      S(0) => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(4),
      Q => o_div_rem_dat(4),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(5),
      Q => o_div_rem_dat(5),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(6),
      Q => o_div_rem_dat(6),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(7),
      Q => o_div_rem_dat(7),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(6 downto 3),
      O(3 downto 0) => w_div_rem_dat(7 downto 4),
      S(3) => \with_reg.q_div_rem_dat[7]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[7]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[7]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(8),
      Q => o_div_rem_dat(8),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(9),
      Q => o_div_rem_dat(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\ is
  signal w_div_rem_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \with_reg.q_div_rem_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[16]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \with_reg.q_div_rem_dat_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
\with_reg.q_div_rem_dat[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(10),
      O => \with_reg.q_div_rem_dat[11]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(9),
      O => \with_reg.q_div_rem_dat[11]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(8),
      O => \with_reg.q_div_rem_dat[11]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(7),
      O => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(14),
      O => \with_reg.q_div_rem_dat[15]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(13),
      O => \with_reg.q_div_rem_dat[15]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(12),
      O => \with_reg.q_div_rem_dat[15]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(11),
      O => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_div_rem_dat(16),
      I1 => i_div_rem_dat(15),
      O => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(2),
      O => \with_reg.q_div_rem_dat[3]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(1),
      O => \with_reg.q_div_rem_dat[3]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(1),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(0),
      O => \with_reg.q_div_rem_dat[3]_i_5_n_0\
    );
\with_reg.q_div_rem_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"A"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_rem_dat(16),
      O => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(6),
      O => \with_reg.q_div_rem_dat[7]_i_2_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(5),
      O => \with_reg.q_div_rem_dat[7]_i_3_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(4),
      O => \with_reg.q_div_rem_dat[7]_i_4_n_0\
    );
\with_reg.q_div_rem_dat[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      I1 => i_div_rem_dat(16),
      I2 => i_div_rem_dat(3),
      O => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(0),
      Q => o_div_rem_dat(0),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(10),
      Q => o_div_rem_dat(10),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(11),
      Q => o_div_rem_dat(11),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(10 downto 7),
      O(3 downto 0) => w_div_rem_dat(11 downto 8),
      S(3) => \with_reg.q_div_rem_dat[11]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[11]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[11]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[11]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(12),
      Q => o_div_rem_dat(12),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(13),
      Q => o_div_rem_dat(13),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(14),
      Q => o_div_rem_dat(14),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(15),
      Q => o_div_rem_dat(15),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[11]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(14 downto 11),
      O(3 downto 0) => w_div_rem_dat(15 downto 12),
      S(3) => \with_reg.q_div_rem_dat[15]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[15]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[15]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[15]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(16),
      Q => o_div_rem_dat(16),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_with_reg.q_div_rem_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => w_div_rem_dat(16),
      S(3 downto 1) => B"000",
      S(0) => \with_reg.q_div_rem_dat[16]_i_2_n_0\
    );
\with_reg.q_div_rem_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(1),
      Q => o_div_rem_dat(1),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(2),
      Q => o_div_rem_dat(2),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(3),
      Q => o_div_rem_dat(3),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[3]_i_1_n_3\,
      CYINIT => i_div_dvd_dat,
      DI(3 downto 1) => i_div_rem_dat(2 downto 0),
      DI(0) => \with_reg.q_div_rem_dat[3]_i_2_n_0\,
      O(3 downto 0) => w_div_rem_dat(3 downto 0),
      S(3) => \with_reg.q_div_rem_dat[3]_i_3_n_0\,
      S(2) => \with_reg.q_div_rem_dat[3]_i_4_n_0\,
      S(1) => \with_reg.q_div_rem_dat[3]_i_5_n_0\,
      S(0) => \with_reg.q_div_rem_dat[3]_i_6_n_0\
    );
\with_reg.q_div_rem_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(4),
      Q => o_div_rem_dat(4),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(5),
      Q => o_div_rem_dat(5),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(6),
      Q => o_div_rem_dat(6),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(7),
      Q => o_div_rem_dat(7),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \with_reg.q_div_rem_dat_reg[3]_i_1_n_0\,
      CO(3) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_0\,
      CO(2) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_1\,
      CO(1) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_2\,
      CO(0) => \with_reg.q_div_rem_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => i_div_rem_dat(6 downto 3),
      O(3 downto 0) => w_div_rem_dat(7 downto 4),
      S(3) => \with_reg.q_div_rem_dat[7]_i_2_n_0\,
      S(2) => \with_reg.q_div_rem_dat[7]_i_3_n_0\,
      S(1) => \with_reg.q_div_rem_dat[7]_i_4_n_0\,
      S(0) => \with_reg.q_div_rem_dat[7]_i_5_n_0\
    );
\with_reg.q_div_rem_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(8),
      Q => o_div_rem_dat(8),
      R => '0'
    );
\with_reg.q_div_rem_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => w_div_rem_dat(9),
      Q => o_div_rem_dat(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is "1'b1";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  o_div_rem_dat(16) <= \<const0>\;
  o_div_rem_dat(15) <= \<const0>\;
  o_div_rem_dat(14) <= \<const0>\;
  o_div_rem_dat(13) <= \<const0>\;
  o_div_rem_dat(12) <= \<const0>\;
  o_div_rem_dat(11) <= \<const0>\;
  o_div_rem_dat(10) <= \<const0>\;
  o_div_rem_dat(9) <= \<const0>\;
  o_div_rem_dat(8) <= \<const0>\;
  o_div_rem_dat(7) <= \<const0>\;
  o_div_rem_dat(6) <= \<const0>\;
  o_div_rem_dat(5) <= \<const0>\;
  o_div_rem_dat(4) <= \<const0>\;
  o_div_rem_dat(3) <= \<const0>\;
  o_div_rem_dat(2) <= \<const0>\;
  o_div_rem_dat(1) <= \<const0>\;
  o_div_rem_dat(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is "1'b1";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  o_div_rem_dat(16) <= \<const0>\;
  o_div_rem_dat(15) <= \<const0>\;
  o_div_rem_dat(14) <= \<const0>\;
  o_div_rem_dat(13) <= \<const0>\;
  o_div_rem_dat(12) <= \<const0>\;
  o_div_rem_dat(11) <= \<const0>\;
  o_div_rem_dat(10) <= \<const0>\;
  o_div_rem_dat(9) <= \<const0>\;
  o_div_rem_dat(8) <= \<const0>\;
  o_div_rem_dat(7) <= \<const0>\;
  o_div_rem_dat(6) <= \<const0>\;
  o_div_rem_dat(5) <= \<const0>\;
  o_div_rem_dat(4) <= \<const0>\;
  o_div_rem_dat(3) <= \<const0>\;
  o_div_rem_dat(2) <= \<const0>\;
  o_div_rem_dat(1) <= \<const0>\;
  o_div_rem_dat(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is "1'b1";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
begin
  o_div_rem_dat(16) <= \<const0>\;
  o_div_rem_dat(15) <= \<const0>\;
  o_div_rem_dat(14) <= \<const0>\;
  o_div_rem_dat(13) <= \<const0>\;
  o_div_rem_dat(12) <= \<const0>\;
  o_div_rem_dat(11) <= \<const0>\;
  o_div_rem_dat(10) <= \<const0>\;
  o_div_rem_dat(9) <= \<const0>\;
  o_div_rem_dat(8) <= \<const0>\;
  o_div_rem_dat(7) <= \<const0>\;
  o_div_rem_dat(6) <= \<const0>\;
  o_div_rem_dat(5) <= \<const0>\;
  o_div_rem_dat(4) <= \<const0>\;
  o_div_rem_dat(3) <= \<const0>\;
  o_div_rem_dat(2) <= \<const0>\;
  o_div_rem_dat(1) <= \<const0>\;
  o_div_rem_dat(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ is
  port (
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC;
    i_div_rem_dat : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_rem_dat : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o_div_quo_dat : out STD_LOGIC
  );
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is "divider_div";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is "1'b1";
  attribute REM_W : string;
  attribute REM_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is "17";
  attribute USE_REG : string;
  attribute USE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  o_div_rem_dat(16) <= \<const0>\;
  o_div_rem_dat(15) <= \<const0>\;
  o_div_rem_dat(14) <= \<const0>\;
  o_div_rem_dat(13) <= \<const0>\;
  o_div_rem_dat(12) <= \<const0>\;
  o_div_rem_dat(11) <= \<const0>\;
  o_div_rem_dat(10) <= \<const0>\;
  o_div_rem_dat(9) <= \<const0>\;
  o_div_rem_dat(8) <= \<const0>\;
  o_div_rem_dat(7) <= \<const0>\;
  o_div_rem_dat(6) <= \<const0>\;
  o_div_rem_dat(5) <= \<const0>\;
  o_div_rem_dat(4) <= \<const0>\;
  o_div_rem_dat(3) <= \<const0>\;
  o_div_rem_dat(2) <= \<const0>\;
  o_div_rem_dat(1) <= \<const0>\;
  o_div_rem_dat(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
o_div_quo_dat_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_rem_dat(16),
      O => o_div_quo_dat
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min is
  port (
    q_last_reg_0 : out STD_LOGIC;
    q_last_2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_wr_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    q_last : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    q_valid_reg_0 : in STD_LOGIC;
    q_valid_reg_1 : in STD_LOGIC;
    q_valid_reg_2 : in STD_LOGIC;
    q_valid_reg_3 : in STD_LOGIC;
    \q_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \block[0].min_max[1].MIN_MAX/q_valid_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_cnt_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_cnt_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal q_cnt_buf_0 : STD_LOGIC;
  signal q_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_data_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q_data_diff0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \q_data_diff0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_3\ : STD_LOGIC;
  signal q_data_diff0_carry_i_1_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_i_2_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_i_3_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_i_4_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_n_1 : STD_LOGIC;
  signal q_data_diff0_carry_n_2 : STD_LOGIC;
  signal q_data_diff0_carry_n_3 : STD_LOGIC;
  signal \^q_last_2\ : STD_LOGIC;
  signal \^q_last_reg_0\ : STD_LOGIC;
  signal q_valid : STD_LOGIC;
  signal q_valid_2_i_1_n_0 : STD_LOGIC;
  signal \q_valid_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_q_data_diff0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_data_diff0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_cnt_buf[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q_cnt_buf[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \q_cnt_buf[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_cnt_buf[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_cnt_buf[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q_cnt_buf[7]_i_1\ : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of q_data_diff0_carry : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__2\ : label is 35;
begin
  SR(0) <= \^sr\(0);
  q_last_2 <= \^q_last_2\;
  q_last_reg_0 <= \^q_last_reg_0\;
\o_indx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(0),
      Q => i_wr_data(0),
      R => '0'
    );
\o_indx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(1),
      Q => i_wr_data(1),
      R => '0'
    );
\o_indx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(2),
      Q => i_wr_data(2),
      R => '0'
    );
\o_indx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(3),
      Q => i_wr_data(3),
      R => '0'
    );
\o_indx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(4),
      Q => i_wr_data(4),
      R => '0'
    );
\o_indx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(5),
      Q => i_wr_data(5),
      R => '0'
    );
\o_indx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(6),
      Q => i_wr_data(6),
      R => '0'
    );
\o_indx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_cnt_buf(7),
      Q => i_wr_data(7),
      R => '0'
    );
\o_res_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(0),
      Q => i_wr_data(8),
      R => '0'
    );
\o_res_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(10),
      Q => i_wr_data(18),
      R => '0'
    );
\o_res_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(11),
      Q => i_wr_data(19),
      R => '0'
    );
\o_res_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(12),
      Q => i_wr_data(20),
      R => '0'
    );
\o_res_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(13),
      Q => i_wr_data(21),
      R => '0'
    );
\o_res_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(14),
      Q => i_wr_data(22),
      R => '0'
    );
\o_res_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(15),
      Q => i_wr_data(23),
      R => '0'
    );
\o_res_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(1),
      Q => i_wr_data(9),
      R => '0'
    );
\o_res_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(2),
      Q => i_wr_data(10),
      R => '0'
    );
\o_res_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(3),
      Q => i_wr_data(11),
      R => '0'
    );
\o_res_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(4),
      Q => i_wr_data(12),
      R => '0'
    );
\o_res_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(5),
      Q => i_wr_data(13),
      R => '0'
    );
\o_res_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(6),
      Q => i_wr_data(14),
      R => '0'
    );
\o_res_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(7),
      Q => i_wr_data(15),
      R => '0'
    );
\o_res_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(8),
      Q => i_wr_data(16),
      R => '0'
    );
\o_res_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^sr\(0),
      D => q_buf(9),
      Q => i_wr_data(17),
      R => '0'
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \^sr\(0),
      Q => E(0),
      R => '0'
    );
\q_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      I1 => p_0_in,
      O => q_cnt_buf_0
    );
\q_buf_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(0),
      Q => q_buf(0),
      S => \^sr\(0)
    );
\q_buf_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(10),
      Q => q_buf(10),
      S => \^sr\(0)
    );
\q_buf_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(11),
      Q => q_buf(11),
      S => \^sr\(0)
    );
\q_buf_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(12),
      Q => q_buf(12),
      S => \^sr\(0)
    );
\q_buf_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(13),
      Q => q_buf(13),
      S => \^sr\(0)
    );
\q_buf_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(14),
      Q => q_buf(14),
      S => \^sr\(0)
    );
\q_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(15),
      Q => q_buf(15),
      R => \^sr\(0)
    );
\q_buf_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(1),
      Q => q_buf(1),
      S => \^sr\(0)
    );
\q_buf_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(2),
      Q => q_buf(2),
      S => \^sr\(0)
    );
\q_buf_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(3),
      Q => q_buf(3),
      S => \^sr\(0)
    );
\q_buf_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(4),
      Q => q_buf(4),
      S => \^sr\(0)
    );
\q_buf_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(5),
      Q => q_buf(5),
      S => \^sr\(0)
    );
\q_buf_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(6),
      Q => q_buf(6),
      S => \^sr\(0)
    );
\q_buf_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(7),
      Q => q_buf(7),
      S => \^sr\(0)
    );
\q_buf_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(8),
      Q => q_buf(8),
      S => \^sr\(0)
    );
\q_buf_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => q_data_2(9),
      Q => q_buf(9),
      S => \^sr\(0)
    );
\q_cnt_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_cnt_buf[0]_i_1_n_0\
    );
\q_cnt_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      O => \q_cnt_buf[1]_i_1_n_0\
    );
\q_cnt_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(2),
      O => \q_cnt_buf[2]_i_1_n_0\
    );
\q_cnt_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_data_cnt_reg(1),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(2),
      I3 => q_data_cnt_reg(3),
      O => \q_cnt_buf[3]_i_1_n_0\
    );
\q_cnt_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_data_cnt_reg(2),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(3),
      I4 => q_data_cnt_reg(4),
      O => \q_cnt_buf[4]_i_1_n_0\
    );
\q_cnt_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => q_data_cnt_reg(3),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(0),
      I3 => q_data_cnt_reg(2),
      I4 => q_data_cnt_reg(4),
      I5 => q_data_cnt_reg(5),
      O => \q_cnt_buf[5]_i_1_n_0\
    );
\q_cnt_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2_n_0\,
      I1 => q_data_cnt_reg(6),
      O => \q_cnt_buf[6]_i_1_n_0\
    );
\q_cnt_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2_n_0\,
      I1 => q_data_cnt_reg(6),
      I2 => q_data_cnt_reg(7),
      O => \q_cnt_buf[7]_i_1_n_0\
    );
\q_cnt_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => q_data_cnt_reg(5),
      I1 => q_data_cnt_reg(3),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(0),
      I4 => q_data_cnt_reg(2),
      I5 => q_data_cnt_reg(4),
      O => \q_cnt_buf[7]_i_2_n_0\
    );
\q_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[0]_i_1_n_0\,
      Q => q_cnt_buf(0),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[1]_i_1_n_0\,
      Q => q_cnt_buf(1),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[2]_i_1_n_0\,
      Q => q_cnt_buf(2),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[3]_i_1_n_0\,
      Q => q_cnt_buf(3),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[4]_i_1_n_0\,
      Q => q_cnt_buf(4),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[5]_i_1_n_0\,
      Q => q_cnt_buf(5),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[6]_i_1_n_0\,
      Q => q_cnt_buf(6),
      R => \^sr\(0)
    );
\q_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf_0,
      D => \q_cnt_buf[7]_i_1_n_0\,
      Q => q_cnt_buf(7),
      R => \^sr\(0)
    );
\q_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(0),
      Q => q_data_2(0),
      R => '0'
    );
\q_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(10),
      Q => q_data_2(10),
      R => '0'
    );
\q_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(11),
      Q => q_data_2(11),
      R => '0'
    );
\q_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(12),
      Q => q_data_2(12),
      R => '0'
    );
\q_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(13),
      Q => q_data_2(13),
      R => '0'
    );
\q_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(14),
      Q => q_data_2(14),
      R => '0'
    );
\q_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(15),
      Q => q_data_2(15),
      R => '0'
    );
\q_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(1),
      Q => q_data_2(1),
      R => '0'
    );
\q_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(2),
      Q => q_data_2(2),
      R => '0'
    );
\q_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(3),
      Q => q_data_2(3),
      R => '0'
    );
\q_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(4),
      Q => q_data_2(4),
      R => '0'
    );
\q_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(5),
      Q => q_data_2(5),
      R => '0'
    );
\q_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(6),
      Q => q_data_2(6),
      R => '0'
    );
\q_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(7),
      Q => q_data_2(7),
      R => '0'
    );
\q_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(8),
      Q => q_data_2(8),
      R => '0'
    );
\q_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data(9),
      Q => q_data_2(9),
      R => '0'
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[0]_i_1_n_0\,
      Q => q_data_cnt_reg(0),
      R => \^sr\(0)
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[1]_i_1_n_0\,
      Q => q_data_cnt_reg(1),
      R => \^sr\(0)
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[2]_i_1_n_0\,
      Q => q_data_cnt_reg(2),
      R => \^sr\(0)
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[3]_i_1_n_0\,
      Q => q_data_cnt_reg(3),
      R => \^sr\(0)
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[4]_i_1_n_0\,
      Q => q_data_cnt_reg(4),
      R => \^sr\(0)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[5]_i_1_n_0\,
      Q => q_data_cnt_reg(5),
      R => \^sr\(0)
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[6]_i_1_n_0\,
      Q => q_data_cnt_reg(6),
      R => \^sr\(0)
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[7]_i_1_n_0\,
      Q => q_data_cnt_reg(7),
      R => \^sr\(0)
    );
q_data_diff0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_data_diff0_carry_n_0,
      CO(2) => q_data_diff0_carry_n_1,
      CO(1) => q_data_diff0_carry_n_2,
      CO(0) => q_data_diff0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => q_buf(3 downto 0),
      O(3 downto 0) => NLW_q_data_diff0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => q_data_diff0_carry_i_1_n_0,
      S(2) => q_data_diff0_carry_i_2_n_0,
      S(1) => q_data_diff0_carry_i_3_n_0,
      S(0) => q_data_diff0_carry_i_4_n_0
    );
\q_data_diff0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => q_data_diff0_carry_n_0,
      CO(3) => \q_data_diff0_carry__0_n_0\,
      CO(2) => \q_data_diff0_carry__0_n_1\,
      CO(1) => \q_data_diff0_carry__0_n_2\,
      CO(0) => \q_data_diff0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_buf(7 downto 4),
      O(3 downto 0) => \NLW_q_data_diff0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__0_i_1_n_0\,
      S(2) => \q_data_diff0_carry__0_i_2_n_0\,
      S(1) => \q_data_diff0_carry__0_i_3_n_0\,
      S(0) => \q_data_diff0_carry__0_i_4_n_0\
    );
\q_data_diff0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(7),
      I1 => q_data(7),
      O => \q_data_diff0_carry__0_i_1_n_0\
    );
\q_data_diff0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(6),
      I1 => q_data(6),
      O => \q_data_diff0_carry__0_i_2_n_0\
    );
\q_data_diff0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(5),
      I1 => q_data(5),
      O => \q_data_diff0_carry__0_i_3_n_0\
    );
\q_data_diff0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(4),
      I1 => q_data(4),
      O => \q_data_diff0_carry__0_i_4_n_0\
    );
\q_data_diff0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__0_n_0\,
      CO(3) => \q_data_diff0_carry__1_n_0\,
      CO(2) => \q_data_diff0_carry__1_n_1\,
      CO(1) => \q_data_diff0_carry__1_n_2\,
      CO(0) => \q_data_diff0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => q_buf(11 downto 8),
      O(3 downto 0) => \NLW_q_data_diff0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__1_i_1_n_0\,
      S(2) => \q_data_diff0_carry__1_i_2_n_0\,
      S(1) => \q_data_diff0_carry__1_i_3_n_0\,
      S(0) => \q_data_diff0_carry__1_i_4_n_0\
    );
\q_data_diff0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(11),
      I1 => q_data(11),
      O => \q_data_diff0_carry__1_i_1_n_0\
    );
\q_data_diff0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(10),
      I1 => q_data(10),
      O => \q_data_diff0_carry__1_i_2_n_0\
    );
\q_data_diff0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(9),
      I1 => q_data(9),
      O => \q_data_diff0_carry__1_i_3_n_0\
    );
\q_data_diff0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(8),
      I1 => q_data(8),
      O => \q_data_diff0_carry__1_i_4_n_0\
    );
\q_data_diff0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__1_n_0\,
      CO(3) => \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \q_data_diff0_carry__2_n_1\,
      CO(1) => \q_data_diff0_carry__2_n_2\,
      CO(0) => \q_data_diff0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => q_buf(14 downto 12),
      O(3) => q_data_diff0(15),
      O(2 downto 0) => \NLW_q_data_diff0_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => \q_data_diff0_carry__2_i_1_n_0\,
      S(2) => \q_data_diff0_carry__2_i_2_n_0\,
      S(1) => \q_data_diff0_carry__2_i_3_n_0\,
      S(0) => \q_data_diff0_carry__2_i_4_n_0\
    );
\q_data_diff0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(15),
      I1 => q_data(15),
      O => \q_data_diff0_carry__2_i_1_n_0\
    );
\q_data_diff0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(14),
      I1 => q_data(14),
      O => \q_data_diff0_carry__2_i_2_n_0\
    );
\q_data_diff0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(13),
      I1 => q_data(13),
      O => \q_data_diff0_carry__2_i_3_n_0\
    );
\q_data_diff0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(12),
      I1 => q_data(12),
      O => \q_data_diff0_carry__2_i_4_n_0\
    );
q_data_diff0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(3),
      I1 => q_data(3),
      O => q_data_diff0_carry_i_1_n_0
    );
q_data_diff0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(2),
      I1 => q_data(2),
      O => q_data_diff0_carry_i_2_n_0
    );
q_data_diff0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(1),
      I1 => q_data(1),
      O => q_data_diff0_carry_i_3_n_0
    );
q_data_diff0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q_buf(0),
      I1 => q_data(0),
      O => q_data_diff0_carry_i_4_n_0
    );
\q_data_diff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid,
      D => q_data_diff0(15),
      Q => p_0_in,
      R => '0'
    );
\q_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(0),
      Q => q_data(0),
      R => '0'
    );
\q_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(10),
      Q => q_data(10),
      R => '0'
    );
\q_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(11),
      Q => q_data(11),
      R => '0'
    );
\q_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(12),
      Q => q_data(12),
      R => '0'
    );
\q_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(13),
      Q => q_data(13),
      R => '0'
    );
\q_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(14),
      Q => q_data(14),
      R => '0'
    );
\q_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(15),
      Q => q_data(15),
      R => '0'
    );
\q_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(1),
      Q => q_data(1),
      R => '0'
    );
\q_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(2),
      Q => q_data(2),
      R => '0'
    );
\q_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(3),
      Q => q_data(3),
      R => '0'
    );
\q_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(4),
      Q => q_data(4),
      R => '0'
    );
\q_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(5),
      Q => q_data(5),
      R => '0'
    );
\q_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(6),
      Q => q_data(6),
      R => '0'
    );
\q_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(7),
      Q => q_data(7),
      R => '0'
    );
\q_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(8),
      Q => q_data(8),
      R => '0'
    );
\q_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(9),
      Q => q_data(9),
      R => '0'
    );
q_last_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \^q_last_reg_0\,
      Q => \^q_last_2\,
      R => '0'
    );
q_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => q_last(0),
      Q => \^q_last_reg_0\,
      R => '0'
    );
q_valid_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      I1 => q_valid,
      O => q_valid_2_i_1_n_0
    );
q_valid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => q_valid_2_i_1_n_0,
      Q => \block[0].min_max[1].MIN_MAX/q_valid_2\,
      R => '0'
    );
\q_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => q_valid,
      I1 => q_valid_reg_0,
      I2 => q_valid_reg_1,
      I3 => q_valid_reg_2,
      I4 => q_valid_reg_3,
      O => \q_valid_i_1__0_n_0\
    );
q_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_i_1__0_n_0\,
      Q => q_valid,
      R => '0'
    );
w_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \^q_last_2\,
      Q => \^sr\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_11 is
  port (
    o_valid_reg_0 : out STD_LOGIC;
    \cnt_reg[3]\ : out STD_LOGIC;
    \cnt_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_res_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    q_valid_reg_0 : in STD_LOGIC;
    q_valid_reg_1 : in STD_LOGIC;
    s_tvalid : in STD_LOGIC;
    q_valid_reg_2 : in STD_LOGIC;
    \q_sum_buf_reg[0]\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_0\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_1\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_2\ : in STD_LOGIC;
    q_valid_reg_3 : in STD_LOGIC;
    q_valid_reg_4 : in STD_LOGIC;
    q_valid_reg_5 : in STD_LOGIC;
    \q_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_11 : entity is "max_min";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_11 is
  signal \block[3].min_max[1].MIN_MAX/q_valid_2\ : STD_LOGIC;
  signal \^cnt_reg[3]\ : STD_LOGIC;
  signal \^cnt_reg[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \q_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal q_cnt_buf : STD_LOGIC;
  signal \q_cnt_buf[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_data_diff0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_4\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal q_data_diff0_carry_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_n_1 : STD_LOGIC;
  signal q_data_diff0_carry_n_2 : STD_LOGIC;
  signal q_data_diff0_carry_n_3 : STD_LOGIC;
  signal \q_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \q_valid_2_i_1__2_n_0\ : STD_LOGIC;
  signal \q_valid_i_1__2_n_0\ : STD_LOGIC;
  signal q_valid_reg_n_0 : STD_LOGIC;
  signal w_last_reg_n_0 : STD_LOGIC;
  signal NLW_q_data_diff0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_data_diff0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_cnt_buf[1]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q_cnt_buf[2]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \q_cnt_buf[3]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_cnt_buf[4]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \q_cnt_buf[6]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \q_cnt_buf[7]_i_1__2\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of q_data_diff0_carry : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__2\ : label is 35;
begin
  \cnt_reg[3]\ <= \^cnt_reg[3]\;
  \cnt_reg[6]\ <= \^cnt_reg[6]\;
\o_indx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\o_indx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\o_indx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\o_indx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\o_indx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\o_indx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\o_indx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\o_indx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_cnt_buf_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\o_res_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[0]\,
      Q => \o_res_data_reg[15]_0\(0),
      R => '0'
    );
\o_res_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[10]\,
      Q => \o_res_data_reg[15]_0\(10),
      R => '0'
    );
\o_res_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[11]\,
      Q => \o_res_data_reg[15]_0\(11),
      R => '0'
    );
\o_res_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[12]\,
      Q => \o_res_data_reg[15]_0\(12),
      R => '0'
    );
\o_res_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[13]\,
      Q => \o_res_data_reg[15]_0\(13),
      R => '0'
    );
\o_res_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[14]\,
      Q => \o_res_data_reg[15]_0\(14),
      R => '0'
    );
\o_res_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[15]\,
      Q => \o_res_data_reg[15]_0\(15),
      R => '0'
    );
\o_res_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[1]\,
      Q => \o_res_data_reg[15]_0\(1),
      R => '0'
    );
\o_res_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[2]\,
      Q => \o_res_data_reg[15]_0\(2),
      R => '0'
    );
\o_res_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[3]\,
      Q => \o_res_data_reg[15]_0\(3),
      R => '0'
    );
\o_res_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[4]\,
      Q => \o_res_data_reg[15]_0\(4),
      R => '0'
    );
\o_res_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[5]\,
      Q => \o_res_data_reg[15]_0\(5),
      R => '0'
    );
\o_res_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[6]\,
      Q => \o_res_data_reg[15]_0\(6),
      R => '0'
    );
\o_res_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[7]\,
      Q => \o_res_data_reg[15]_0\(7),
      R => '0'
    );
\o_res_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[8]\,
      Q => \o_res_data_reg[15]_0\(8),
      R => '0'
    );
\o_res_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => w_last_reg_n_0,
      D => \q_buf_reg_n_0_[9]\,
      Q => \o_res_data_reg[15]_0\(9),
      R => '0'
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => w_last_reg_n_0,
      Q => o_valid_reg_0,
      R => '0'
    );
\q_buf[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      I1 => p_0_in,
      O => q_cnt_buf
    );
\q_buf_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[0]\,
      Q => \q_buf_reg_n_0_[0]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[10]\,
      Q => \q_buf_reg_n_0_[10]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[11]\,
      Q => \q_buf_reg_n_0_[11]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[12]\,
      Q => \q_buf_reg_n_0_[12]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[13]\,
      Q => \q_buf_reg_n_0_[13]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[14]\,
      Q => \q_buf_reg_n_0_[14]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[15]\,
      Q => \q_buf_reg_n_0_[15]\,
      R => w_last_reg_n_0
    );
\q_buf_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[1]\,
      Q => \q_buf_reg_n_0_[1]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[2]\,
      Q => \q_buf_reg_n_0_[2]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[3]\,
      Q => \q_buf_reg_n_0_[3]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[4]\,
      Q => \q_buf_reg_n_0_[4]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[5]\,
      Q => \q_buf_reg_n_0_[5]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[6]\,
      Q => \q_buf_reg_n_0_[6]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[7]\,
      Q => \q_buf_reg_n_0_[7]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[8]\,
      Q => \q_buf_reg_n_0_[8]\,
      S => w_last_reg_n_0
    );
\q_buf_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[9]\,
      Q => \q_buf_reg_n_0_[9]\,
      S => w_last_reg_n_0
    );
\q_cnt_buf[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_cnt_buf[0]_i_1__2_n_0\
    );
\q_cnt_buf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      O => \q_cnt_buf[1]_i_1__2_n_0\
    );
\q_cnt_buf[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(2),
      O => \q_cnt_buf[2]_i_1__2_n_0\
    );
\q_cnt_buf[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_data_cnt_reg(1),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(2),
      I3 => q_data_cnt_reg(3),
      O => \q_cnt_buf[3]_i_1__2_n_0\
    );
\q_cnt_buf[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_data_cnt_reg(2),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(3),
      I4 => q_data_cnt_reg(4),
      O => \q_cnt_buf[4]_i_1__2_n_0\
    );
\q_cnt_buf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => q_data_cnt_reg(3),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(0),
      I3 => q_data_cnt_reg(2),
      I4 => q_data_cnt_reg(4),
      I5 => q_data_cnt_reg(5),
      O => \q_cnt_buf[5]_i_1__2_n_0\
    );
\q_cnt_buf[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__2_n_0\,
      I1 => q_data_cnt_reg(6),
      O => \q_cnt_buf[6]_i_1__2_n_0\
    );
\q_cnt_buf[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__2_n_0\,
      I1 => q_data_cnt_reg(6),
      I2 => q_data_cnt_reg(7),
      O => \q_cnt_buf[7]_i_1__2_n_0\
    );
\q_cnt_buf[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => q_data_cnt_reg(5),
      I1 => q_data_cnt_reg(3),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(0),
      I4 => q_data_cnt_reg(2),
      I5 => q_data_cnt_reg(4),
      O => \q_cnt_buf[7]_i_2__2_n_0\
    );
\q_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[0]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[0]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[1]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[1]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[2]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[2]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[3]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[3]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[4]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[4]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[5]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[5]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[6]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[6]\,
      R => w_last_reg_n_0
    );
\q_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[7]_i_1__2_n_0\,
      Q => \q_cnt_buf_reg_n_0_[7]\,
      R => w_last_reg_n_0
    );
\q_data[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \q_sum_buf_reg[0]\,
      I1 => \q_sum_buf_reg[0]_0\,
      I2 => \q_sum_buf_reg[0]_1\,
      I3 => \q_sum_buf_reg[0]_2\,
      O => \^cnt_reg[6]\
    );
\q_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[0]\,
      Q => \q_data_2_reg_n_0_[0]\,
      R => '0'
    );
\q_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[10]\,
      Q => \q_data_2_reg_n_0_[10]\,
      R => '0'
    );
\q_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[11]\,
      Q => \q_data_2_reg_n_0_[11]\,
      R => '0'
    );
\q_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[12]\,
      Q => \q_data_2_reg_n_0_[12]\,
      R => '0'
    );
\q_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[13]\,
      Q => \q_data_2_reg_n_0_[13]\,
      R => '0'
    );
\q_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[14]\,
      Q => \q_data_2_reg_n_0_[14]\,
      R => '0'
    );
\q_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[15]\,
      Q => \q_data_2_reg_n_0_[15]\,
      R => '0'
    );
\q_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[1]\,
      Q => \q_data_2_reg_n_0_[1]\,
      R => '0'
    );
\q_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[2]\,
      Q => \q_data_2_reg_n_0_[2]\,
      R => '0'
    );
\q_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[3]\,
      Q => \q_data_2_reg_n_0_[3]\,
      R => '0'
    );
\q_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[4]\,
      Q => \q_data_2_reg_n_0_[4]\,
      R => '0'
    );
\q_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[5]\,
      Q => \q_data_2_reg_n_0_[5]\,
      R => '0'
    );
\q_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[6]\,
      Q => \q_data_2_reg_n_0_[6]\,
      R => '0'
    );
\q_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[7]\,
      Q => \q_data_2_reg_n_0_[7]\,
      R => '0'
    );
\q_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[8]\,
      Q => \q_data_2_reg_n_0_[8]\,
      R => '0'
    );
\q_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[9]\,
      Q => \q_data_2_reg_n_0_[9]\,
      R => '0'
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[0]_i_1__2_n_0\,
      Q => q_data_cnt_reg(0),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[1]_i_1__2_n_0\,
      Q => q_data_cnt_reg(1),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[2]_i_1__2_n_0\,
      Q => q_data_cnt_reg(2),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[3]_i_1__2_n_0\,
      Q => q_data_cnt_reg(3),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[4]_i_1__2_n_0\,
      Q => q_data_cnt_reg(4),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[5]_i_1__2_n_0\,
      Q => q_data_cnt_reg(5),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[6]_i_1__2_n_0\,
      Q => q_data_cnt_reg(6),
      R => w_last_reg_n_0
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[7]_i_1__2_n_0\,
      Q => q_data_cnt_reg(7),
      R => w_last_reg_n_0
    );
q_data_diff0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_data_diff0_carry_n_0,
      CO(2) => q_data_diff0_carry_n_1,
      CO(1) => q_data_diff0_carry_n_2,
      CO(0) => q_data_diff0_carry_n_3,
      CYINIT => '1',
      DI(3) => \q_buf_reg_n_0_[3]\,
      DI(2) => \q_buf_reg_n_0_[2]\,
      DI(1) => \q_buf_reg_n_0_[1]\,
      DI(0) => \q_buf_reg_n_0_[0]\,
      O(3 downto 0) => NLW_q_data_diff0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \q_data_diff0_carry_i_1__2_n_0\,
      S(2) => \q_data_diff0_carry_i_2__2_n_0\,
      S(1) => \q_data_diff0_carry_i_3__2_n_0\,
      S(0) => \q_data_diff0_carry_i_4__2_n_0\
    );
\q_data_diff0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => q_data_diff0_carry_n_0,
      CO(3) => \q_data_diff0_carry__0_n_0\,
      CO(2) => \q_data_diff0_carry__0_n_1\,
      CO(1) => \q_data_diff0_carry__0_n_2\,
      CO(0) => \q_data_diff0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[7]\,
      DI(2) => \q_buf_reg_n_0_[6]\,
      DI(1) => \q_buf_reg_n_0_[5]\,
      DI(0) => \q_buf_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__0_i_1__2_n_0\,
      S(2) => \q_data_diff0_carry__0_i_2__2_n_0\,
      S(1) => \q_data_diff0_carry__0_i_3__2_n_0\,
      S(0) => \q_data_diff0_carry__0_i_4__2_n_0\
    );
\q_data_diff0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[7]\,
      I1 => \q_data_reg_n_0_[7]\,
      O => \q_data_diff0_carry__0_i_1__2_n_0\
    );
\q_data_diff0_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[6]\,
      I1 => \q_data_reg_n_0_[6]\,
      O => \q_data_diff0_carry__0_i_2__2_n_0\
    );
\q_data_diff0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[5]\,
      I1 => \q_data_reg_n_0_[5]\,
      O => \q_data_diff0_carry__0_i_3__2_n_0\
    );
\q_data_diff0_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[4]\,
      I1 => \q_data_reg_n_0_[4]\,
      O => \q_data_diff0_carry__0_i_4__2_n_0\
    );
\q_data_diff0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__0_n_0\,
      CO(3) => \q_data_diff0_carry__1_n_0\,
      CO(2) => \q_data_diff0_carry__1_n_1\,
      CO(1) => \q_data_diff0_carry__1_n_2\,
      CO(0) => \q_data_diff0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[11]\,
      DI(2) => \q_buf_reg_n_0_[10]\,
      DI(1) => \q_buf_reg_n_0_[9]\,
      DI(0) => \q_buf_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__1_i_1__2_n_0\,
      S(2) => \q_data_diff0_carry__1_i_2__2_n_0\,
      S(1) => \q_data_diff0_carry__1_i_3__2_n_0\,
      S(0) => \q_data_diff0_carry__1_i_4__2_n_0\
    );
\q_data_diff0_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[11]\,
      I1 => \q_data_reg_n_0_[11]\,
      O => \q_data_diff0_carry__1_i_1__2_n_0\
    );
\q_data_diff0_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[10]\,
      I1 => \q_data_reg_n_0_[10]\,
      O => \q_data_diff0_carry__1_i_2__2_n_0\
    );
\q_data_diff0_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[9]\,
      I1 => \q_data_reg_n_0_[9]\,
      O => \q_data_diff0_carry__1_i_3__2_n_0\
    );
\q_data_diff0_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[8]\,
      I1 => \q_data_reg_n_0_[8]\,
      O => \q_data_diff0_carry__1_i_4__2_n_0\
    );
\q_data_diff0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__1_n_0\,
      CO(3) => \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \q_data_diff0_carry__2_n_1\,
      CO(1) => \q_data_diff0_carry__2_n_2\,
      CO(0) => \q_data_diff0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \q_buf_reg_n_0_[14]\,
      DI(1) => \q_buf_reg_n_0_[13]\,
      DI(0) => \q_buf_reg_n_0_[12]\,
      O(3) => \q_data_diff0_carry__2_n_4\,
      O(2 downto 0) => \NLW_q_data_diff0_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => \q_data_diff0_carry__2_i_1__2_n_0\,
      S(2) => \q_data_diff0_carry__2_i_2__2_n_0\,
      S(1) => \q_data_diff0_carry__2_i_3__2_n_0\,
      S(0) => \q_data_diff0_carry__2_i_4__2_n_0\
    );
\q_data_diff0_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[15]\,
      I1 => \q_data_reg_n_0_[15]\,
      O => \q_data_diff0_carry__2_i_1__2_n_0\
    );
\q_data_diff0_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[14]\,
      I1 => \q_data_reg_n_0_[14]\,
      O => \q_data_diff0_carry__2_i_2__2_n_0\
    );
\q_data_diff0_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[13]\,
      I1 => \q_data_reg_n_0_[13]\,
      O => \q_data_diff0_carry__2_i_3__2_n_0\
    );
\q_data_diff0_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[12]\,
      I1 => \q_data_reg_n_0_[12]\,
      O => \q_data_diff0_carry__2_i_4__2_n_0\
    );
\q_data_diff0_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[3]\,
      I1 => \q_data_reg_n_0_[3]\,
      O => \q_data_diff0_carry_i_1__2_n_0\
    );
\q_data_diff0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[2]\,
      I1 => \q_data_reg_n_0_[2]\,
      O => \q_data_diff0_carry_i_2__2_n_0\
    );
\q_data_diff0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[1]\,
      I1 => \q_data_reg_n_0_[1]\,
      O => \q_data_diff0_carry_i_3__2_n_0\
    );
\q_data_diff0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[0]\,
      I1 => \q_data_reg_n_0_[0]\,
      O => \q_data_diff0_carry_i_4__2_n_0\
    );
\q_data_diff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_diff0_carry__2_n_4\,
      Q => p_0_in,
      R => '0'
    );
\q_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(0),
      Q => \q_data_reg_n_0_[0]\,
      R => '0'
    );
\q_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(10),
      Q => \q_data_reg_n_0_[10]\,
      R => '0'
    );
\q_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(11),
      Q => \q_data_reg_n_0_[11]\,
      R => '0'
    );
\q_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(12),
      Q => \q_data_reg_n_0_[12]\,
      R => '0'
    );
\q_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(13),
      Q => \q_data_reg_n_0_[13]\,
      R => '0'
    );
\q_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(14),
      Q => \q_data_reg_n_0_[14]\,
      R => '0'
    );
\q_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(15),
      Q => \q_data_reg_n_0_[15]\,
      R => '0'
    );
\q_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(1),
      Q => \q_data_reg_n_0_[1]\,
      R => '0'
    );
\q_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(2),
      Q => \q_data_reg_n_0_[2]\,
      R => '0'
    );
\q_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(3),
      Q => \q_data_reg_n_0_[3]\,
      R => '0'
    );
\q_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(4),
      Q => \q_data_reg_n_0_[4]\,
      R => '0'
    );
\q_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(5),
      Q => \q_data_reg_n_0_[5]\,
      R => '0'
    );
\q_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(6),
      Q => \q_data_reg_n_0_[6]\,
      R => '0'
    );
\q_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(7),
      Q => \q_data_reg_n_0_[7]\,
      R => '0'
    );
\q_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(8),
      Q => \q_data_reg_n_0_[8]\,
      R => '0'
    );
\q_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(9),
      Q => \q_data_reg_n_0_[9]\,
      R => '0'
    );
\q_valid_2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      I1 => q_valid_reg_n_0,
      O => \q_valid_2_i_1__2_n_0\
    );
q_valid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_2_i_1__2_n_0\,
      Q => \block[3].min_max[1].MIN_MAX/q_valid_2\,
      R => '0'
    );
\q_valid_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => q_valid_reg_n_0,
      I1 => q_valid_reg_3,
      I2 => q_valid_reg_4,
      I3 => \^cnt_reg[3]\,
      I4 => q_valid_reg_5,
      O => \q_valid_i_1__2_n_0\
    );
\q_valid_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => q_valid_reg_0,
      I1 => q_valid_reg_1,
      I2 => s_tvalid,
      I3 => q_valid_reg_2,
      I4 => \^cnt_reg[6]\,
      O => \^cnt_reg[3]\
    );
q_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_i_1__2_n_0\,
      Q => q_valid_reg_n_0,
      R => '0'
    );
w_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => E(0),
      Q => w_last_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_valid_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_res_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    q_valid_reg_0 : in STD_LOGIC;
    q_valid_reg_1 : in STD_LOGIC;
    q_valid_reg_2 : in STD_LOGIC;
    q_valid_reg_3 : in STD_LOGIC;
    \q_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_3 : entity is "max_min";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \block[1].min_max[1].MIN_MAX/q_valid_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \q_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal q_cnt_buf : STD_LOGIC;
  signal \q_cnt_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_data_diff0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_4\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal q_data_diff0_carry_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_n_1 : STD_LOGIC;
  signal q_data_diff0_carry_n_2 : STD_LOGIC;
  signal q_data_diff0_carry_n_3 : STD_LOGIC;
  signal \q_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \q_valid_2_i_1__0_n_0\ : STD_LOGIC;
  signal \q_valid_i_1__1_n_0\ : STD_LOGIC;
  signal q_valid_reg_n_0 : STD_LOGIC;
  signal NLW_q_data_diff0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_data_diff0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_cnt_buf[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q_cnt_buf[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \q_cnt_buf[3]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_cnt_buf[4]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q_cnt_buf[6]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \q_cnt_buf[7]_i_1__0\ : label is "soft_lutpair66";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of q_data_diff0_carry : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__2\ : label is 35;
begin
  E(0) <= \^e\(0);
\o_indx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\o_indx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\o_indx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\o_indx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\o_indx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\o_indx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\o_indx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\o_indx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\o_res_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[0]\,
      Q => \o_res_data_reg[15]_0\(0),
      R => '0'
    );
\o_res_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[10]\,
      Q => \o_res_data_reg[15]_0\(10),
      R => '0'
    );
\o_res_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[11]\,
      Q => \o_res_data_reg[15]_0\(11),
      R => '0'
    );
\o_res_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[12]\,
      Q => \o_res_data_reg[15]_0\(12),
      R => '0'
    );
\o_res_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[13]\,
      Q => \o_res_data_reg[15]_0\(13),
      R => '0'
    );
\o_res_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[14]\,
      Q => \o_res_data_reg[15]_0\(14),
      R => '0'
    );
\o_res_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[15]\,
      Q => \o_res_data_reg[15]_0\(15),
      R => '0'
    );
\o_res_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[1]\,
      Q => \o_res_data_reg[15]_0\(1),
      R => '0'
    );
\o_res_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[2]\,
      Q => \o_res_data_reg[15]_0\(2),
      R => '0'
    );
\o_res_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[3]\,
      Q => \o_res_data_reg[15]_0\(3),
      R => '0'
    );
\o_res_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[4]\,
      Q => \o_res_data_reg[15]_0\(4),
      R => '0'
    );
\o_res_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[5]\,
      Q => \o_res_data_reg[15]_0\(5),
      R => '0'
    );
\o_res_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[6]\,
      Q => \o_res_data_reg[15]_0\(6),
      R => '0'
    );
\o_res_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[7]\,
      Q => \o_res_data_reg[15]_0\(7),
      R => '0'
    );
\o_res_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[8]\,
      Q => \o_res_data_reg[15]_0\(8),
      R => '0'
    );
\o_res_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[9]\,
      Q => \o_res_data_reg[15]_0\(9),
      R => '0'
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \^e\(0),
      Q => o_valid_reg_0,
      R => '0'
    );
\q_buf[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      I1 => p_0_in,
      O => q_cnt_buf
    );
\q_buf_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[0]\,
      Q => \q_buf_reg_n_0_[0]\,
      S => \^e\(0)
    );
\q_buf_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[10]\,
      Q => \q_buf_reg_n_0_[10]\,
      S => \^e\(0)
    );
\q_buf_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[11]\,
      Q => \q_buf_reg_n_0_[11]\,
      S => \^e\(0)
    );
\q_buf_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[12]\,
      Q => \q_buf_reg_n_0_[12]\,
      S => \^e\(0)
    );
\q_buf_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[13]\,
      Q => \q_buf_reg_n_0_[13]\,
      S => \^e\(0)
    );
\q_buf_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[14]\,
      Q => \q_buf_reg_n_0_[14]\,
      S => \^e\(0)
    );
\q_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[15]\,
      Q => \q_buf_reg_n_0_[15]\,
      R => \^e\(0)
    );
\q_buf_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[1]\,
      Q => \q_buf_reg_n_0_[1]\,
      S => \^e\(0)
    );
\q_buf_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[2]\,
      Q => \q_buf_reg_n_0_[2]\,
      S => \^e\(0)
    );
\q_buf_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[3]\,
      Q => \q_buf_reg_n_0_[3]\,
      S => \^e\(0)
    );
\q_buf_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[4]\,
      Q => \q_buf_reg_n_0_[4]\,
      S => \^e\(0)
    );
\q_buf_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[5]\,
      Q => \q_buf_reg_n_0_[5]\,
      S => \^e\(0)
    );
\q_buf_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[6]\,
      Q => \q_buf_reg_n_0_[6]\,
      S => \^e\(0)
    );
\q_buf_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[7]\,
      Q => \q_buf_reg_n_0_[7]\,
      S => \^e\(0)
    );
\q_buf_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[8]\,
      Q => \q_buf_reg_n_0_[8]\,
      S => \^e\(0)
    );
\q_buf_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[9]\,
      Q => \q_buf_reg_n_0_[9]\,
      S => \^e\(0)
    );
\q_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_cnt_buf[0]_i_1__0_n_0\
    );
\q_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      O => \q_cnt_buf[1]_i_1__0_n_0\
    );
\q_cnt_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(2),
      O => \q_cnt_buf[2]_i_1__0_n_0\
    );
\q_cnt_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_data_cnt_reg(1),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(2),
      I3 => q_data_cnt_reg(3),
      O => \q_cnt_buf[3]_i_1__0_n_0\
    );
\q_cnt_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_data_cnt_reg(2),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(3),
      I4 => q_data_cnt_reg(4),
      O => \q_cnt_buf[4]_i_1__0_n_0\
    );
\q_cnt_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => q_data_cnt_reg(3),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(0),
      I3 => q_data_cnt_reg(2),
      I4 => q_data_cnt_reg(4),
      I5 => q_data_cnt_reg(5),
      O => \q_cnt_buf[5]_i_1__0_n_0\
    );
\q_cnt_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__0_n_0\,
      I1 => q_data_cnt_reg(6),
      O => \q_cnt_buf[6]_i_1__0_n_0\
    );
\q_cnt_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__0_n_0\,
      I1 => q_data_cnt_reg(6),
      I2 => q_data_cnt_reg(7),
      O => \q_cnt_buf[7]_i_1__0_n_0\
    );
\q_cnt_buf[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => q_data_cnt_reg(5),
      I1 => q_data_cnt_reg(3),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(0),
      I4 => q_data_cnt_reg(2),
      I5 => q_data_cnt_reg(4),
      O => \q_cnt_buf[7]_i_2__0_n_0\
    );
\q_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[0]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[0]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[1]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[1]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[2]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[2]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[3]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[3]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[4]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[4]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[5]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[5]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[6]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[6]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[7]_i_1__0_n_0\,
      Q => \q_cnt_buf_reg_n_0_[7]\,
      R => \^e\(0)
    );
\q_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[0]\,
      Q => \q_data_2_reg_n_0_[0]\,
      R => '0'
    );
\q_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[10]\,
      Q => \q_data_2_reg_n_0_[10]\,
      R => '0'
    );
\q_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[11]\,
      Q => \q_data_2_reg_n_0_[11]\,
      R => '0'
    );
\q_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[12]\,
      Q => \q_data_2_reg_n_0_[12]\,
      R => '0'
    );
\q_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[13]\,
      Q => \q_data_2_reg_n_0_[13]\,
      R => '0'
    );
\q_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[14]\,
      Q => \q_data_2_reg_n_0_[14]\,
      R => '0'
    );
\q_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[15]\,
      Q => \q_data_2_reg_n_0_[15]\,
      R => '0'
    );
\q_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[1]\,
      Q => \q_data_2_reg_n_0_[1]\,
      R => '0'
    );
\q_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[2]\,
      Q => \q_data_2_reg_n_0_[2]\,
      R => '0'
    );
\q_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[3]\,
      Q => \q_data_2_reg_n_0_[3]\,
      R => '0'
    );
\q_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[4]\,
      Q => \q_data_2_reg_n_0_[4]\,
      R => '0'
    );
\q_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[5]\,
      Q => \q_data_2_reg_n_0_[5]\,
      R => '0'
    );
\q_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[6]\,
      Q => \q_data_2_reg_n_0_[6]\,
      R => '0'
    );
\q_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[7]\,
      Q => \q_data_2_reg_n_0_[7]\,
      R => '0'
    );
\q_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[8]\,
      Q => \q_data_2_reg_n_0_[8]\,
      R => '0'
    );
\q_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[9]\,
      Q => \q_data_2_reg_n_0_[9]\,
      R => '0'
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[0]_i_1__0_n_0\,
      Q => q_data_cnt_reg(0),
      R => \^e\(0)
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[1]_i_1__0_n_0\,
      Q => q_data_cnt_reg(1),
      R => \^e\(0)
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[2]_i_1__0_n_0\,
      Q => q_data_cnt_reg(2),
      R => \^e\(0)
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[3]_i_1__0_n_0\,
      Q => q_data_cnt_reg(3),
      R => \^e\(0)
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[4]_i_1__0_n_0\,
      Q => q_data_cnt_reg(4),
      R => \^e\(0)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[5]_i_1__0_n_0\,
      Q => q_data_cnt_reg(5),
      R => \^e\(0)
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[6]_i_1__0_n_0\,
      Q => q_data_cnt_reg(6),
      R => \^e\(0)
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[7]_i_1__0_n_0\,
      Q => q_data_cnt_reg(7),
      R => \^e\(0)
    );
q_data_diff0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_data_diff0_carry_n_0,
      CO(2) => q_data_diff0_carry_n_1,
      CO(1) => q_data_diff0_carry_n_2,
      CO(0) => q_data_diff0_carry_n_3,
      CYINIT => '1',
      DI(3) => \q_buf_reg_n_0_[3]\,
      DI(2) => \q_buf_reg_n_0_[2]\,
      DI(1) => \q_buf_reg_n_0_[1]\,
      DI(0) => \q_buf_reg_n_0_[0]\,
      O(3 downto 0) => NLW_q_data_diff0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \q_data_diff0_carry_i_1__0_n_0\,
      S(2) => \q_data_diff0_carry_i_2__0_n_0\,
      S(1) => \q_data_diff0_carry_i_3__0_n_0\,
      S(0) => \q_data_diff0_carry_i_4__0_n_0\
    );
\q_data_diff0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => q_data_diff0_carry_n_0,
      CO(3) => \q_data_diff0_carry__0_n_0\,
      CO(2) => \q_data_diff0_carry__0_n_1\,
      CO(1) => \q_data_diff0_carry__0_n_2\,
      CO(0) => \q_data_diff0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[7]\,
      DI(2) => \q_buf_reg_n_0_[6]\,
      DI(1) => \q_buf_reg_n_0_[5]\,
      DI(0) => \q_buf_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__0_i_1__0_n_0\,
      S(2) => \q_data_diff0_carry__0_i_2__0_n_0\,
      S(1) => \q_data_diff0_carry__0_i_3__0_n_0\,
      S(0) => \q_data_diff0_carry__0_i_4__0_n_0\
    );
\q_data_diff0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[7]\,
      I1 => \q_data_reg_n_0_[7]\,
      O => \q_data_diff0_carry__0_i_1__0_n_0\
    );
\q_data_diff0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[6]\,
      I1 => \q_data_reg_n_0_[6]\,
      O => \q_data_diff0_carry__0_i_2__0_n_0\
    );
\q_data_diff0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[5]\,
      I1 => \q_data_reg_n_0_[5]\,
      O => \q_data_diff0_carry__0_i_3__0_n_0\
    );
\q_data_diff0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[4]\,
      I1 => \q_data_reg_n_0_[4]\,
      O => \q_data_diff0_carry__0_i_4__0_n_0\
    );
\q_data_diff0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__0_n_0\,
      CO(3) => \q_data_diff0_carry__1_n_0\,
      CO(2) => \q_data_diff0_carry__1_n_1\,
      CO(1) => \q_data_diff0_carry__1_n_2\,
      CO(0) => \q_data_diff0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[11]\,
      DI(2) => \q_buf_reg_n_0_[10]\,
      DI(1) => \q_buf_reg_n_0_[9]\,
      DI(0) => \q_buf_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__1_i_1__0_n_0\,
      S(2) => \q_data_diff0_carry__1_i_2__0_n_0\,
      S(1) => \q_data_diff0_carry__1_i_3__0_n_0\,
      S(0) => \q_data_diff0_carry__1_i_4__0_n_0\
    );
\q_data_diff0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[11]\,
      I1 => \q_data_reg_n_0_[11]\,
      O => \q_data_diff0_carry__1_i_1__0_n_0\
    );
\q_data_diff0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[10]\,
      I1 => \q_data_reg_n_0_[10]\,
      O => \q_data_diff0_carry__1_i_2__0_n_0\
    );
\q_data_diff0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[9]\,
      I1 => \q_data_reg_n_0_[9]\,
      O => \q_data_diff0_carry__1_i_3__0_n_0\
    );
\q_data_diff0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[8]\,
      I1 => \q_data_reg_n_0_[8]\,
      O => \q_data_diff0_carry__1_i_4__0_n_0\
    );
\q_data_diff0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__1_n_0\,
      CO(3) => \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \q_data_diff0_carry__2_n_1\,
      CO(1) => \q_data_diff0_carry__2_n_2\,
      CO(0) => \q_data_diff0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \q_buf_reg_n_0_[14]\,
      DI(1) => \q_buf_reg_n_0_[13]\,
      DI(0) => \q_buf_reg_n_0_[12]\,
      O(3) => \q_data_diff0_carry__2_n_4\,
      O(2 downto 0) => \NLW_q_data_diff0_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => \q_data_diff0_carry__2_i_1__0_n_0\,
      S(2) => \q_data_diff0_carry__2_i_2__0_n_0\,
      S(1) => \q_data_diff0_carry__2_i_3__0_n_0\,
      S(0) => \q_data_diff0_carry__2_i_4__0_n_0\
    );
\q_data_diff0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[15]\,
      I1 => \q_data_reg_n_0_[15]\,
      O => \q_data_diff0_carry__2_i_1__0_n_0\
    );
\q_data_diff0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[14]\,
      I1 => \q_data_reg_n_0_[14]\,
      O => \q_data_diff0_carry__2_i_2__0_n_0\
    );
\q_data_diff0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[13]\,
      I1 => \q_data_reg_n_0_[13]\,
      O => \q_data_diff0_carry__2_i_3__0_n_0\
    );
\q_data_diff0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[12]\,
      I1 => \q_data_reg_n_0_[12]\,
      O => \q_data_diff0_carry__2_i_4__0_n_0\
    );
\q_data_diff0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[3]\,
      I1 => \q_data_reg_n_0_[3]\,
      O => \q_data_diff0_carry_i_1__0_n_0\
    );
\q_data_diff0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[2]\,
      I1 => \q_data_reg_n_0_[2]\,
      O => \q_data_diff0_carry_i_2__0_n_0\
    );
\q_data_diff0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[1]\,
      I1 => \q_data_reg_n_0_[1]\,
      O => \q_data_diff0_carry_i_3__0_n_0\
    );
\q_data_diff0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[0]\,
      I1 => \q_data_reg_n_0_[0]\,
      O => \q_data_diff0_carry_i_4__0_n_0\
    );
\q_data_diff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_diff0_carry__2_n_4\,
      Q => p_0_in,
      R => '0'
    );
\q_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(0),
      Q => \q_data_reg_n_0_[0]\,
      R => '0'
    );
\q_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(10),
      Q => \q_data_reg_n_0_[10]\,
      R => '0'
    );
\q_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(11),
      Q => \q_data_reg_n_0_[11]\,
      R => '0'
    );
\q_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(12),
      Q => \q_data_reg_n_0_[12]\,
      R => '0'
    );
\q_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(13),
      Q => \q_data_reg_n_0_[13]\,
      R => '0'
    );
\q_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(14),
      Q => \q_data_reg_n_0_[14]\,
      R => '0'
    );
\q_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(15),
      Q => \q_data_reg_n_0_[15]\,
      R => '0'
    );
\q_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(1),
      Q => \q_data_reg_n_0_[1]\,
      R => '0'
    );
\q_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(2),
      Q => \q_data_reg_n_0_[2]\,
      R => '0'
    );
\q_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(3),
      Q => \q_data_reg_n_0_[3]\,
      R => '0'
    );
\q_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(4),
      Q => \q_data_reg_n_0_[4]\,
      R => '0'
    );
\q_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(5),
      Q => \q_data_reg_n_0_[5]\,
      R => '0'
    );
\q_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(6),
      Q => \q_data_reg_n_0_[6]\,
      R => '0'
    );
\q_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(7),
      Q => \q_data_reg_n_0_[7]\,
      R => '0'
    );
\q_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(8),
      Q => \q_data_reg_n_0_[8]\,
      R => '0'
    );
\q_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(9),
      Q => \q_data_reg_n_0_[9]\,
      R => '0'
    );
\q_valid_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      I1 => q_valid_reg_n_0,
      O => \q_valid_2_i_1__0_n_0\
    );
q_valid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_2_i_1__0_n_0\,
      Q => \block[1].min_max[1].MIN_MAX/q_valid_2\,
      R => '0'
    );
\q_valid_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => q_valid_reg_n_0,
      I1 => q_valid_reg_0,
      I2 => q_valid_reg_1,
      I3 => q_valid_reg_2,
      I4 => q_valid_reg_3,
      O => \q_valid_i_1__1_n_0\
    );
q_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_i_1__1_n_0\,
      Q => q_valid_reg_n_0,
      R => '0'
    );
w_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => SR(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_valid_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \o_res_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    w_last_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_clk : in STD_LOGIC;
    q_valid_reg_0 : in STD_LOGIC;
    q_valid_reg_1 : in STD_LOGIC;
    q_valid_reg_2 : in STD_LOGIC;
    q_valid_reg_3 : in STD_LOGIC;
    s_tvalid : in STD_LOGIC;
    q_valid_reg_4 : in STD_LOGIC;
    q_valid_reg_5 : in STD_LOGIC;
    q_valid_reg_6 : in STD_LOGIC;
    q_valid_reg_7 : in STD_LOGIC;
    q_valid_reg_8 : in STD_LOGIC;
    \q_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_7 : entity is "max_min";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \block[2].min_max[1].MIN_MAX/q_valid_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \q_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal q_cnt_buf : STD_LOGIC;
  signal \q_cnt_buf[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_cnt_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q_data_diff0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__0_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__1_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_1\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_2\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_3\ : STD_LOGIC;
  signal \q_data_diff0_carry__2_n_4\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \q_data_diff0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal q_data_diff0_carry_n_0 : STD_LOGIC;
  signal q_data_diff0_carry_n_1 : STD_LOGIC;
  signal q_data_diff0_carry_n_2 : STD_LOGIC;
  signal q_data_diff0_carry_n_3 : STD_LOGIC;
  signal \q_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \q_valid_2_i_1__1_n_0\ : STD_LOGIC;
  signal q_valid_i_1_n_0 : STD_LOGIC;
  signal q_valid_i_2_n_0 : STD_LOGIC;
  signal q_valid_reg_n_0 : STD_LOGIC;
  signal NLW_q_data_diff0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_data_diff0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_cnt_buf[1]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \q_cnt_buf[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \q_cnt_buf[3]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \q_cnt_buf[4]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \q_cnt_buf[6]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \q_cnt_buf[7]_i_1__1\ : label is "soft_lutpair95";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of q_data_diff0_carry : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_data_diff0_carry__2\ : label is 35;
begin
  E(0) <= \^e\(0);
\o_indx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\o_indx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\o_indx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\o_indx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\o_indx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\o_indx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\o_indx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\o_indx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_cnt_buf_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\o_res_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[0]\,
      Q => \o_res_data_reg[15]_0\(0),
      R => '0'
    );
\o_res_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[10]\,
      Q => \o_res_data_reg[15]_0\(10),
      R => '0'
    );
\o_res_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[11]\,
      Q => \o_res_data_reg[15]_0\(11),
      R => '0'
    );
\o_res_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[12]\,
      Q => \o_res_data_reg[15]_0\(12),
      R => '0'
    );
\o_res_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[13]\,
      Q => \o_res_data_reg[15]_0\(13),
      R => '0'
    );
\o_res_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[14]\,
      Q => \o_res_data_reg[15]_0\(14),
      R => '0'
    );
\o_res_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[15]\,
      Q => \o_res_data_reg[15]_0\(15),
      R => '0'
    );
\o_res_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[1]\,
      Q => \o_res_data_reg[15]_0\(1),
      R => '0'
    );
\o_res_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[2]\,
      Q => \o_res_data_reg[15]_0\(2),
      R => '0'
    );
\o_res_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[3]\,
      Q => \o_res_data_reg[15]_0\(3),
      R => '0'
    );
\o_res_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[4]\,
      Q => \o_res_data_reg[15]_0\(4),
      R => '0'
    );
\o_res_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[5]\,
      Q => \o_res_data_reg[15]_0\(5),
      R => '0'
    );
\o_res_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[6]\,
      Q => \o_res_data_reg[15]_0\(6),
      R => '0'
    );
\o_res_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[7]\,
      Q => \o_res_data_reg[15]_0\(7),
      R => '0'
    );
\o_res_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[8]\,
      Q => \o_res_data_reg[15]_0\(8),
      R => '0'
    );
\o_res_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_buf_reg_n_0_[9]\,
      Q => \o_res_data_reg[15]_0\(9),
      R => '0'
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \^e\(0),
      Q => o_valid_reg_0,
      R => '0'
    );
\q_buf[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      I1 => p_0_in,
      O => q_cnt_buf
    );
\q_buf_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[0]\,
      Q => \q_buf_reg_n_0_[0]\,
      S => \^e\(0)
    );
\q_buf_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[10]\,
      Q => \q_buf_reg_n_0_[10]\,
      S => \^e\(0)
    );
\q_buf_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[11]\,
      Q => \q_buf_reg_n_0_[11]\,
      S => \^e\(0)
    );
\q_buf_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[12]\,
      Q => \q_buf_reg_n_0_[12]\,
      S => \^e\(0)
    );
\q_buf_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[13]\,
      Q => \q_buf_reg_n_0_[13]\,
      S => \^e\(0)
    );
\q_buf_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[14]\,
      Q => \q_buf_reg_n_0_[14]\,
      S => \^e\(0)
    );
\q_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[15]\,
      Q => \q_buf_reg_n_0_[15]\,
      R => \^e\(0)
    );
\q_buf_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[1]\,
      Q => \q_buf_reg_n_0_[1]\,
      S => \^e\(0)
    );
\q_buf_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[2]\,
      Q => \q_buf_reg_n_0_[2]\,
      S => \^e\(0)
    );
\q_buf_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[3]\,
      Q => \q_buf_reg_n_0_[3]\,
      S => \^e\(0)
    );
\q_buf_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[4]\,
      Q => \q_buf_reg_n_0_[4]\,
      S => \^e\(0)
    );
\q_buf_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[5]\,
      Q => \q_buf_reg_n_0_[5]\,
      S => \^e\(0)
    );
\q_buf_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[6]\,
      Q => \q_buf_reg_n_0_[6]\,
      S => \^e\(0)
    );
\q_buf_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[7]\,
      Q => \q_buf_reg_n_0_[7]\,
      S => \^e\(0)
    );
\q_buf_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[8]\,
      Q => \q_buf_reg_n_0_[8]\,
      S => \^e\(0)
    );
\q_buf_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_data_2_reg_n_0_[9]\,
      Q => \q_buf_reg_n_0_[9]\,
      S => \^e\(0)
    );
\q_cnt_buf[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_cnt_buf[0]_i_1__1_n_0\
    );
\q_cnt_buf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      O => \q_cnt_buf[1]_i_1__1_n_0\
    );
\q_cnt_buf[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(2),
      O => \q_cnt_buf[2]_i_1__1_n_0\
    );
\q_cnt_buf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_data_cnt_reg(1),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(2),
      I3 => q_data_cnt_reg(3),
      O => \q_cnt_buf[3]_i_1__1_n_0\
    );
\q_cnt_buf[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_data_cnt_reg(2),
      I1 => q_data_cnt_reg(0),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(3),
      I4 => q_data_cnt_reg(4),
      O => \q_cnt_buf[4]_i_1__1_n_0\
    );
\q_cnt_buf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => q_data_cnt_reg(3),
      I1 => q_data_cnt_reg(1),
      I2 => q_data_cnt_reg(0),
      I3 => q_data_cnt_reg(2),
      I4 => q_data_cnt_reg(4),
      I5 => q_data_cnt_reg(5),
      O => \q_cnt_buf[5]_i_1__1_n_0\
    );
\q_cnt_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__1_n_0\,
      I1 => q_data_cnt_reg(6),
      O => \q_cnt_buf[6]_i_1__1_n_0\
    );
\q_cnt_buf[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_cnt_buf[7]_i_2__1_n_0\,
      I1 => q_data_cnt_reg(6),
      I2 => q_data_cnt_reg(7),
      O => \q_cnt_buf[7]_i_1__1_n_0\
    );
\q_cnt_buf[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => q_data_cnt_reg(5),
      I1 => q_data_cnt_reg(3),
      I2 => q_data_cnt_reg(1),
      I3 => q_data_cnt_reg(0),
      I4 => q_data_cnt_reg(2),
      I5 => q_data_cnt_reg(4),
      O => \q_cnt_buf[7]_i_2__1_n_0\
    );
\q_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[0]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[0]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[1]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[1]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[2]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[2]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[3]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[3]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[4]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[4]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[5]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[5]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[6]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[6]\,
      R => \^e\(0)
    );
\q_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_cnt_buf,
      D => \q_cnt_buf[7]_i_1__1_n_0\,
      Q => \q_cnt_buf_reg_n_0_[7]\,
      R => \^e\(0)
    );
\q_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[0]\,
      Q => \q_data_2_reg_n_0_[0]\,
      R => '0'
    );
\q_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[10]\,
      Q => \q_data_2_reg_n_0_[10]\,
      R => '0'
    );
\q_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[11]\,
      Q => \q_data_2_reg_n_0_[11]\,
      R => '0'
    );
\q_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[12]\,
      Q => \q_data_2_reg_n_0_[12]\,
      R => '0'
    );
\q_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[13]\,
      Q => \q_data_2_reg_n_0_[13]\,
      R => '0'
    );
\q_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[14]\,
      Q => \q_data_2_reg_n_0_[14]\,
      R => '0'
    );
\q_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[15]\,
      Q => \q_data_2_reg_n_0_[15]\,
      R => '0'
    );
\q_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[1]\,
      Q => \q_data_2_reg_n_0_[1]\,
      R => '0'
    );
\q_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[2]\,
      Q => \q_data_2_reg_n_0_[2]\,
      R => '0'
    );
\q_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[3]\,
      Q => \q_data_2_reg_n_0_[3]\,
      R => '0'
    );
\q_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[4]\,
      Q => \q_data_2_reg_n_0_[4]\,
      R => '0'
    );
\q_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[5]\,
      Q => \q_data_2_reg_n_0_[5]\,
      R => '0'
    );
\q_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[6]\,
      Q => \q_data_2_reg_n_0_[6]\,
      R => '0'
    );
\q_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[7]\,
      Q => \q_data_2_reg_n_0_[7]\,
      R => '0'
    );
\q_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[8]\,
      Q => \q_data_2_reg_n_0_[8]\,
      R => '0'
    );
\q_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_reg_n_0_[9]\,
      Q => \q_data_2_reg_n_0_[9]\,
      R => '0'
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[0]_i_1__1_n_0\,
      Q => q_data_cnt_reg(0),
      R => \^e\(0)
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[1]_i_1__1_n_0\,
      Q => q_data_cnt_reg(1),
      R => \^e\(0)
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[2]_i_1__1_n_0\,
      Q => q_data_cnt_reg(2),
      R => \^e\(0)
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[3]_i_1__1_n_0\,
      Q => q_data_cnt_reg(3),
      R => \^e\(0)
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[4]_i_1__1_n_0\,
      Q => q_data_cnt_reg(4),
      R => \^e\(0)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[5]_i_1__1_n_0\,
      Q => q_data_cnt_reg(5),
      R => \^e\(0)
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[6]_i_1__1_n_0\,
      Q => q_data_cnt_reg(6),
      R => \^e\(0)
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      D => \q_cnt_buf[7]_i_1__1_n_0\,
      Q => q_data_cnt_reg(7),
      R => \^e\(0)
    );
q_data_diff0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q_data_diff0_carry_n_0,
      CO(2) => q_data_diff0_carry_n_1,
      CO(1) => q_data_diff0_carry_n_2,
      CO(0) => q_data_diff0_carry_n_3,
      CYINIT => '1',
      DI(3) => \q_buf_reg_n_0_[3]\,
      DI(2) => \q_buf_reg_n_0_[2]\,
      DI(1) => \q_buf_reg_n_0_[1]\,
      DI(0) => \q_buf_reg_n_0_[0]\,
      O(3 downto 0) => NLW_q_data_diff0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \q_data_diff0_carry_i_1__1_n_0\,
      S(2) => \q_data_diff0_carry_i_2__1_n_0\,
      S(1) => \q_data_diff0_carry_i_3__1_n_0\,
      S(0) => \q_data_diff0_carry_i_4__1_n_0\
    );
\q_data_diff0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => q_data_diff0_carry_n_0,
      CO(3) => \q_data_diff0_carry__0_n_0\,
      CO(2) => \q_data_diff0_carry__0_n_1\,
      CO(1) => \q_data_diff0_carry__0_n_2\,
      CO(0) => \q_data_diff0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[7]\,
      DI(2) => \q_buf_reg_n_0_[6]\,
      DI(1) => \q_buf_reg_n_0_[5]\,
      DI(0) => \q_buf_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__0_i_1__1_n_0\,
      S(2) => \q_data_diff0_carry__0_i_2__1_n_0\,
      S(1) => \q_data_diff0_carry__0_i_3__1_n_0\,
      S(0) => \q_data_diff0_carry__0_i_4__1_n_0\
    );
\q_data_diff0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[7]\,
      I1 => \q_data_reg_n_0_[7]\,
      O => \q_data_diff0_carry__0_i_1__1_n_0\
    );
\q_data_diff0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[6]\,
      I1 => \q_data_reg_n_0_[6]\,
      O => \q_data_diff0_carry__0_i_2__1_n_0\
    );
\q_data_diff0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[5]\,
      I1 => \q_data_reg_n_0_[5]\,
      O => \q_data_diff0_carry__0_i_3__1_n_0\
    );
\q_data_diff0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[4]\,
      I1 => \q_data_reg_n_0_[4]\,
      O => \q_data_diff0_carry__0_i_4__1_n_0\
    );
\q_data_diff0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__0_n_0\,
      CO(3) => \q_data_diff0_carry__1_n_0\,
      CO(2) => \q_data_diff0_carry__1_n_1\,
      CO(1) => \q_data_diff0_carry__1_n_2\,
      CO(0) => \q_data_diff0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \q_buf_reg_n_0_[11]\,
      DI(2) => \q_buf_reg_n_0_[10]\,
      DI(1) => \q_buf_reg_n_0_[9]\,
      DI(0) => \q_buf_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_q_data_diff0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \q_data_diff0_carry__1_i_1__1_n_0\,
      S(2) => \q_data_diff0_carry__1_i_2__1_n_0\,
      S(1) => \q_data_diff0_carry__1_i_3__1_n_0\,
      S(0) => \q_data_diff0_carry__1_i_4__1_n_0\
    );
\q_data_diff0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[11]\,
      I1 => \q_data_reg_n_0_[11]\,
      O => \q_data_diff0_carry__1_i_1__1_n_0\
    );
\q_data_diff0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[10]\,
      I1 => \q_data_reg_n_0_[10]\,
      O => \q_data_diff0_carry__1_i_2__1_n_0\
    );
\q_data_diff0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[9]\,
      I1 => \q_data_reg_n_0_[9]\,
      O => \q_data_diff0_carry__1_i_3__1_n_0\
    );
\q_data_diff0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[8]\,
      I1 => \q_data_reg_n_0_[8]\,
      O => \q_data_diff0_carry__1_i_4__1_n_0\
    );
\q_data_diff0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_diff0_carry__1_n_0\,
      CO(3) => \NLW_q_data_diff0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \q_data_diff0_carry__2_n_1\,
      CO(1) => \q_data_diff0_carry__2_n_2\,
      CO(0) => \q_data_diff0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \q_buf_reg_n_0_[14]\,
      DI(1) => \q_buf_reg_n_0_[13]\,
      DI(0) => \q_buf_reg_n_0_[12]\,
      O(3) => \q_data_diff0_carry__2_n_4\,
      O(2 downto 0) => \NLW_q_data_diff0_carry__2_O_UNCONNECTED\(2 downto 0),
      S(3) => \q_data_diff0_carry__2_i_1__1_n_0\,
      S(2) => \q_data_diff0_carry__2_i_2__1_n_0\,
      S(1) => \q_data_diff0_carry__2_i_3__1_n_0\,
      S(0) => \q_data_diff0_carry__2_i_4__1_n_0\
    );
\q_data_diff0_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[15]\,
      I1 => \q_data_reg_n_0_[15]\,
      O => \q_data_diff0_carry__2_i_1__1_n_0\
    );
\q_data_diff0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[14]\,
      I1 => \q_data_reg_n_0_[14]\,
      O => \q_data_diff0_carry__2_i_2__1_n_0\
    );
\q_data_diff0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[13]\,
      I1 => \q_data_reg_n_0_[13]\,
      O => \q_data_diff0_carry__2_i_3__1_n_0\
    );
\q_data_diff0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[12]\,
      I1 => \q_data_reg_n_0_[12]\,
      O => \q_data_diff0_carry__2_i_4__1_n_0\
    );
\q_data_diff0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[3]\,
      I1 => \q_data_reg_n_0_[3]\,
      O => \q_data_diff0_carry_i_1__1_n_0\
    );
\q_data_diff0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[2]\,
      I1 => \q_data_reg_n_0_[2]\,
      O => \q_data_diff0_carry_i_2__1_n_0\
    );
\q_data_diff0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[1]\,
      I1 => \q_data_reg_n_0_[1]\,
      O => \q_data_diff0_carry_i_3__1_n_0\
    );
\q_data_diff0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \q_buf_reg_n_0_[0]\,
      I1 => \q_data_reg_n_0_[0]\,
      O => \q_data_diff0_carry_i_4__1_n_0\
    );
\q_data_diff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_valid_reg_n_0,
      D => \q_data_diff0_carry__2_n_4\,
      Q => p_0_in,
      R => '0'
    );
\q_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(0),
      Q => \q_data_reg_n_0_[0]\,
      R => '0'
    );
\q_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(10),
      Q => \q_data_reg_n_0_[10]\,
      R => '0'
    );
\q_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(11),
      Q => \q_data_reg_n_0_[11]\,
      R => '0'
    );
\q_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(12),
      Q => \q_data_reg_n_0_[12]\,
      R => '0'
    );
\q_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(13),
      Q => \q_data_reg_n_0_[13]\,
      R => '0'
    );
\q_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(14),
      Q => \q_data_reg_n_0_[14]\,
      R => '0'
    );
\q_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(15),
      Q => \q_data_reg_n_0_[15]\,
      R => '0'
    );
\q_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(1),
      Q => \q_data_reg_n_0_[1]\,
      R => '0'
    );
\q_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(2),
      Q => \q_data_reg_n_0_[2]\,
      R => '0'
    );
\q_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(3),
      Q => \q_data_reg_n_0_[3]\,
      R => '0'
    );
\q_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(4),
      Q => \q_data_reg_n_0_[4]\,
      R => '0'
    );
\q_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(5),
      Q => \q_data_reg_n_0_[5]\,
      R => '0'
    );
\q_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(6),
      Q => \q_data_reg_n_0_[6]\,
      R => '0'
    );
\q_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(7),
      Q => \q_data_reg_n_0_[7]\,
      R => '0'
    );
\q_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(8),
      Q => \q_data_reg_n_0_[8]\,
      R => '0'
    );
\q_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_data_reg[15]_0\(0),
      D => s_tdata(9),
      Q => \q_data_reg_n_0_[9]\,
      R => '0'
    );
\q_valid_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      I1 => q_valid_reg_n_0,
      O => \q_valid_2_i_1__1_n_0\
    );
q_valid_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_valid_2_i_1__1_n_0\,
      Q => \block[2].min_max[1].MIN_MAX/q_valid_2\,
      R => '0'
    );
q_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => q_valid_reg_n_0,
      I1 => q_valid_reg_5,
      I2 => q_valid_reg_6,
      I3 => q_valid_reg_7,
      I4 => q_valid_reg_8,
      I5 => q_valid_i_2_n_0,
      O => q_valid_i_1_n_0
    );
q_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => q_valid_reg_0,
      I1 => q_valid_reg_1,
      I2 => q_valid_reg_2,
      I3 => q_valid_reg_3,
      I4 => s_tvalid,
      I5 => q_valid_reg_4,
      O => q_valid_i_2_n_0
    );
q_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => q_valid_i_1_n_0,
      Q => q_valid_reg_n_0,
      R => '0'
    );
w_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => w_last_reg_0(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem is
  port (
    \o_rd_data_reg[25]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    i_wr_data : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem is
  signal o_rd_data0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal q_wr_addr_prev : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_wr_addr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_17 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_17 : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_17 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_18_23 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_18_23 : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_18_23 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of q_mem_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_24_25 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_24_25 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_24_25 : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_24_25 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_24_25 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_24_25 : label is 24;
  attribute ram_slice_end of q_mem_reg_0_31_24_25 : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \q_mem_reg_0_31_24_25__0\ : label is "";
  attribute RTL_RAM_BITS of \q_mem_reg_0_31_24_25__0\ : label is 832;
  attribute RTL_RAM_NAME of \q_mem_reg_0_31_24_25__0\ : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of \q_mem_reg_0_31_24_25__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_addr_end of \q_mem_reg_0_31_24_25__0\ : label is 31;
  attribute ram_offset of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_slice_begin of \q_mem_reg_0_31_24_25__0\ : label is 24;
  attribute ram_slice_end of \q_mem_reg_0_31_24_25__0\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[0].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1\ : label is "soft_lutpair31";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(0),
      Q => \o_rd_data_reg[25]_0\(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(10),
      Q => \o_rd_data_reg[25]_0\(8),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(11),
      Q => \o_rd_data_reg[25]_0\(9),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(12),
      Q => \o_rd_data_reg[25]_0\(10),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(13),
      Q => \o_rd_data_reg[25]_0\(11),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(14),
      Q => \o_rd_data_reg[25]_0\(12),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(15),
      Q => \o_rd_data_reg[25]_0\(13),
      R => '0'
    );
\o_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(16),
      Q => \o_rd_data_reg[25]_0\(14),
      R => '0'
    );
\o_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(17),
      Q => \o_rd_data_reg[25]_0\(15),
      R => '0'
    );
\o_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(18),
      Q => \o_rd_data_reg[25]_0\(16),
      R => '0'
    );
\o_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(19),
      Q => \o_rd_data_reg[25]_0\(17),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(1),
      Q => \o_rd_data_reg[25]_0\(1),
      R => '0'
    );
\o_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(20),
      Q => \o_rd_data_reg[25]_0\(18),
      R => '0'
    );
\o_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(21),
      Q => \o_rd_data_reg[25]_0\(19),
      R => '0'
    );
\o_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(22),
      Q => \o_rd_data_reg[25]_0\(20),
      R => '0'
    );
\o_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(23),
      Q => \o_rd_data_reg[25]_0\(21),
      R => '0'
    );
\o_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(24),
      Q => \o_rd_data_reg[25]_0\(22),
      R => '0'
    );
\o_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(25),
      Q => \o_rd_data_reg[25]_0\(23),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(2),
      Q => \o_rd_data_reg[25]_0\(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(3),
      Q => \o_rd_data_reg[25]_0\(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(4),
      Q => \o_rd_data_reg[25]_0\(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(5),
      Q => \o_rd_data_reg[25]_0\(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(6),
      Q => \o_rd_data_reg[25]_0\(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rd_data0(7),
      Q => \o_rd_data_reg[25]_0\(7),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4 downto 0) => q_wr_addr_reg(4 downto 0),
      DIA(1 downto 0) => i_wr_data(1 downto 0),
      DIB(1 downto 0) => i_wr_data(3 downto 2),
      DIC(1 downto 0) => i_wr_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => o_rd_data0(1 downto 0),
      DOB(1 downto 0) => o_rd_data0(3 downto 2),
      DOC(1 downto 0) => o_rd_data0(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4 downto 0) => q_wr_addr_reg(4 downto 0),
      DIA(1 downto 0) => i_wr_data(11 downto 10),
      DIB(1 downto 0) => i_wr_data(13 downto 12),
      DIC(1 downto 0) => i_wr_data(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => o_rd_data0(13 downto 12),
      DOB(1 downto 0) => o_rd_data0(15 downto 14),
      DOC(1 downto 0) => o_rd_data0(17 downto 16),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4 downto 0) => q_wr_addr_reg(4 downto 0),
      DIA(1 downto 0) => i_wr_data(17 downto 16),
      DIB(1 downto 0) => i_wr_data(19 downto 18),
      DIC(1 downto 0) => i_wr_data(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => o_rd_data0(19 downto 18),
      DOB(1 downto 0) => o_rd_data0(21 downto 20),
      DOC(1 downto 0) => o_rd_data0(23 downto 22),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_24_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => q_wr_addr_reg(0),
      A1 => q_wr_addr_reg(1),
      A2 => q_wr_addr_reg(2),
      A3 => q_wr_addr_reg(3),
      A4 => q_wr_addr_reg(4),
      D => i_wr_data(22),
      DPO => o_rd_data0(24),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => E(0)
    );
\q_mem_reg_0_31_24_25__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => q_wr_addr_reg(0),
      A1 => q_wr_addr_reg(1),
      A2 => q_wr_addr_reg(2),
      A3 => q_wr_addr_reg(3),
      A4 => q_wr_addr_reg(4),
      D => i_wr_data(23),
      DPO => o_rd_data0(25),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\,
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4 downto 0) => q_wr_addr_reg(4 downto 0),
      DIA(1 downto 0) => i_wr_data(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => i_wr_data(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => o_rd_data0(7 downto 6),
      DOB(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => o_rd_data0(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
\q_r_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1_n_0\
    );
\q_r_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1_n_0\
    );
\q_r_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1_n_0\
    );
\q_r_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1_n_0\
    );
\q_r_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => Q(0),
      I1 => \q_r_addr[4]_i_3_n_0\,
      I2 => q_wr_addr_prev(3),
      I3 => q_r_addr(3),
      I4 => q_wr_addr_prev(4),
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1_n_0\
    );
\q_r_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2_n_0\
    );
\q_r_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_wr_addr_prev(2),
      I2 => q_wr_addr_prev(1),
      I3 => q_r_addr(1),
      I4 => q_wr_addr_prev(0),
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1_n_0\,
      D => \q_r_addr[0]_i_1_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1_n_0\,
      D => \q_r_addr[1]_i_1_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1_n_0\,
      D => \q_r_addr[2]_i_1_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1_n_0\,
      D => \q_r_addr[3]_i_1_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1_n_0\,
      D => \q_r_addr[4]_i_2_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_wr_addr_reg(0),
      O => p_0_in(0)
    );
\q_wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_wr_addr_reg(0),
      I1 => q_wr_addr_reg(1),
      O => p_0_in(1)
    );
\q_wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_wr_addr_reg(0),
      I1 => q_wr_addr_reg(1),
      I2 => q_wr_addr_reg(2),
      O => p_0_in(2)
    );
\q_wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_wr_addr_reg(1),
      I1 => q_wr_addr_reg(0),
      I2 => q_wr_addr_reg(2),
      I3 => q_wr_addr_reg(3),
      O => p_0_in(3)
    );
\q_wr_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_wr_addr_reg(2),
      I1 => q_wr_addr_reg(0),
      I2 => q_wr_addr_reg(1),
      I3 => q_wr_addr_reg(3),
      I4 => q_wr_addr_reg(4),
      O => p_0_in(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => q_wr_addr_reg(0),
      Q => q_wr_addr_prev(0),
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => q_wr_addr_reg(1),
      Q => q_wr_addr_prev(1),
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => q_wr_addr_reg(2),
      Q => q_wr_addr_prev(2),
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => q_wr_addr_reg(3),
      Q => q_wr_addr_prev(3),
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => q_wr_addr_reg(4),
      Q => q_wr_addr_prev(4),
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => p_0_in(0),
      Q => q_wr_addr_reg(0),
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => q_wr_addr_reg(1),
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => q_wr_addr_reg(2),
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => q_wr_addr_reg(3),
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => q_wr_addr_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_10 is
  port (
    \o_rd_data_reg[25]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_wr_addr_reg[0]_0\ : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_rd_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_10 : entity is "mem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_10 is
  signal \o_rd_data0__2\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_17 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_17 : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_17 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_18_23 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_18_23 : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_18_23 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of q_mem_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_24_25 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_24_25 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_24_25 : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_24_25 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_24_25 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_24_25 : label is 24;
  attribute ram_slice_end of q_mem_reg_0_31_24_25 : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \q_mem_reg_0_31_24_25__0\ : label is "";
  attribute RTL_RAM_BITS of \q_mem_reg_0_31_24_25__0\ : label is 832;
  attribute RTL_RAM_NAME of \q_mem_reg_0_31_24_25__0\ : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of \q_mem_reg_0_31_24_25__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_addr_end of \q_mem_reg_0_31_24_25__0\ : label is 31;
  attribute ram_offset of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_slice_begin of \q_mem_reg_0_31_24_25__0\ : label is 24;
  attribute ram_slice_end of \q_mem_reg_0_31_24_25__0\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[3].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__5\ : label is "soft_lutpair118";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(0),
      Q => \o_rd_data_reg[25]_0\(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(10),
      Q => \o_rd_data_reg[25]_0\(8),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(11),
      Q => \o_rd_data_reg[25]_0\(9),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(12),
      Q => \o_rd_data_reg[25]_0\(10),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(13),
      Q => \o_rd_data_reg[25]_0\(11),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(14),
      Q => \o_rd_data_reg[25]_0\(12),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(15),
      Q => \o_rd_data_reg[25]_0\(13),
      R => '0'
    );
\o_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(16),
      Q => \o_rd_data_reg[25]_0\(14),
      R => '0'
    );
\o_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(17),
      Q => \o_rd_data_reg[25]_0\(15),
      R => '0'
    );
\o_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(18),
      Q => \o_rd_data_reg[25]_0\(16),
      R => '0'
    );
\o_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(19),
      Q => \o_rd_data_reg[25]_0\(17),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(1),
      Q => \o_rd_data_reg[25]_0\(1),
      R => '0'
    );
\o_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(20),
      Q => \o_rd_data_reg[25]_0\(18),
      R => '0'
    );
\o_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(21),
      Q => \o_rd_data_reg[25]_0\(19),
      R => '0'
    );
\o_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(22),
      Q => \o_rd_data_reg[25]_0\(20),
      R => '0'
    );
\o_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(23),
      Q => \o_rd_data_reg[25]_0\(21),
      R => '0'
    );
\o_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(24),
      Q => \o_rd_data_reg[25]_0\(22),
      R => '0'
    );
\o_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(25),
      Q => \o_rd_data_reg[25]_0\(23),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(2),
      Q => \o_rd_data_reg[25]_0\(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(3),
      Q => \o_rd_data_reg[25]_0\(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(4),
      Q => \o_rd_data_reg[25]_0\(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(5),
      Q => \o_rd_data_reg[25]_0\(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(6),
      Q => \o_rd_data_reg[25]_0\(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__2\(7),
      Q => \o_rd_data_reg[25]_0\(7),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(1 downto 0),
      DIB(1 downto 0) => \o_rd_data_reg[7]_0\(3 downto 2),
      DIC(1 downto 0) => \o_rd_data_reg[7]_0\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__2\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__2\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__2\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(3 downto 2),
      DIB(1 downto 0) => Q(5 downto 4),
      DIC(1 downto 0) => Q(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__2\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__2\(15 downto 14),
      DOC(1 downto 0) => \o_rd_data0__2\(17 downto 16),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(9 downto 8),
      DIB(1 downto 0) => Q(11 downto 10),
      DIC(1 downto 0) => Q(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__2\(19 downto 18),
      DOB(1 downto 0) => \o_rd_data0__2\(21 downto 20),
      DOC(1 downto 0) => \o_rd_data0__2\(23 downto 22),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_24_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(14),
      DPO => \o_rd_data0__2\(24),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_mem_reg_0_31_24_25__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(15),
      DPO => \o_rd_data0__2\(25),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => Q(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__2\(7 downto 6),
      DOB(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => \o_rd_data0__2\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_r_addr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__2_n_0\
    );
\q_r_addr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__2_n_0\
    );
\q_r_addr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__2_n_0\
    );
\q_r_addr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__2_n_0\
    );
\q_r_addr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__5_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__5_n_0\
    );
\q_r_addr[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__2_n_0\
    );
\q_r_addr[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__5_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__5_n_0\,
      D => \q_r_addr[0]_i_1__2_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__5_n_0\,
      D => \q_r_addr[1]_i_1__2_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__5_n_0\,
      D => \q_r_addr[2]_i_1__2_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__5_n_0\,
      D => \q_r_addr[3]_i_1__2_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__5_n_0\,
      D => \q_r_addr[4]_i_2__2_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__5\(0)
    );
\q_wr_addr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__5\(1)
    );
\q_wr_addr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__5\(2)
    );
\q_wr_addr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__5\(3)
    );
\q_wr_addr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__5\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__5\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__5\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__5\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__5\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__5\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_2 is
  port (
    \o_rd_data_reg[25]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_wr_addr_reg[0]_0\ : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_rd_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_2 : entity is "mem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_2 is
  signal \o_rd_data0__0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_17 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_17 : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_17 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_18_23 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_18_23 : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_18_23 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of q_mem_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_24_25 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_24_25 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_24_25 : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_24_25 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_24_25 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_24_25 : label is 24;
  attribute ram_slice_end of q_mem_reg_0_31_24_25 : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \q_mem_reg_0_31_24_25__0\ : label is "";
  attribute RTL_RAM_BITS of \q_mem_reg_0_31_24_25__0\ : label is 832;
  attribute RTL_RAM_NAME of \q_mem_reg_0_31_24_25__0\ : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of \q_mem_reg_0_31_24_25__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_addr_end of \q_mem_reg_0_31_24_25__0\ : label is 31;
  attribute ram_offset of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_slice_begin of \q_mem_reg_0_31_24_25__0\ : label is 24;
  attribute ram_slice_end of \q_mem_reg_0_31_24_25__0\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[1].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__1\ : label is "soft_lutpair60";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(0),
      Q => \o_rd_data_reg[25]_0\(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(10),
      Q => \o_rd_data_reg[25]_0\(8),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(11),
      Q => \o_rd_data_reg[25]_0\(9),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(12),
      Q => \o_rd_data_reg[25]_0\(10),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(13),
      Q => \o_rd_data_reg[25]_0\(11),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(14),
      Q => \o_rd_data_reg[25]_0\(12),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(15),
      Q => \o_rd_data_reg[25]_0\(13),
      R => '0'
    );
\o_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(16),
      Q => \o_rd_data_reg[25]_0\(14),
      R => '0'
    );
\o_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(17),
      Q => \o_rd_data_reg[25]_0\(15),
      R => '0'
    );
\o_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(18),
      Q => \o_rd_data_reg[25]_0\(16),
      R => '0'
    );
\o_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(19),
      Q => \o_rd_data_reg[25]_0\(17),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(1),
      Q => \o_rd_data_reg[25]_0\(1),
      R => '0'
    );
\o_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(20),
      Q => \o_rd_data_reg[25]_0\(18),
      R => '0'
    );
\o_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(21),
      Q => \o_rd_data_reg[25]_0\(19),
      R => '0'
    );
\o_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(22),
      Q => \o_rd_data_reg[25]_0\(20),
      R => '0'
    );
\o_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(23),
      Q => \o_rd_data_reg[25]_0\(21),
      R => '0'
    );
\o_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(24),
      Q => \o_rd_data_reg[25]_0\(22),
      R => '0'
    );
\o_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(25),
      Q => \o_rd_data_reg[25]_0\(23),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(2),
      Q => \o_rd_data_reg[25]_0\(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(3),
      Q => \o_rd_data_reg[25]_0\(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(4),
      Q => \o_rd_data_reg[25]_0\(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(5),
      Q => \o_rd_data_reg[25]_0\(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(6),
      Q => \o_rd_data_reg[25]_0\(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__0\(7),
      Q => \o_rd_data_reg[25]_0\(7),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(1 downto 0),
      DIB(1 downto 0) => \o_rd_data_reg[7]_0\(3 downto 2),
      DIC(1 downto 0) => \o_rd_data_reg[7]_0\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__0\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__0\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__0\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(3 downto 2),
      DIB(1 downto 0) => Q(5 downto 4),
      DIC(1 downto 0) => Q(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__0\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__0\(15 downto 14),
      DOC(1 downto 0) => \o_rd_data0__0\(17 downto 16),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(9 downto 8),
      DIB(1 downto 0) => Q(11 downto 10),
      DIC(1 downto 0) => Q(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__0\(19 downto 18),
      DOB(1 downto 0) => \o_rd_data0__0\(21 downto 20),
      DOC(1 downto 0) => \o_rd_data0__0\(23 downto 22),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_24_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(14),
      DPO => \o_rd_data0__0\(24),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_mem_reg_0_31_24_25__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(15),
      DPO => \o_rd_data0__0\(25),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => Q(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__0\(7 downto 6),
      DOB(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => \o_rd_data0__0\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_r_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__0_n_0\
    );
\q_r_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__0_n_0\
    );
\q_r_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__0_n_0\
    );
\q_r_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__0_n_0\
    );
\q_r_addr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__1_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__1_n_0\
    );
\q_r_addr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__0_n_0\
    );
\q_r_addr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__1_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__1_n_0\,
      D => \q_r_addr[0]_i_1__0_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__1_n_0\,
      D => \q_r_addr[1]_i_1__0_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__1_n_0\,
      D => \q_r_addr[2]_i_1__0_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__1_n_0\,
      D => \q_r_addr[3]_i_1__0_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__1_n_0\,
      D => \q_r_addr[4]_i_2__0_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\q_wr_addr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\q_wr_addr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\q_wr_addr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__1\(3)
    );
\q_wr_addr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__1\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__1\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__1\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__1\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__1\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__1\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_6 is
  port (
    \o_rd_data_reg[25]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_wr_addr_reg[0]_0\ : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_rd_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_6 : entity is "mem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_6 is
  signal \o_rd_data0__1\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_17 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_17 : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_17 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_18_23 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_18_23 : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_18_23 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of q_mem_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_24_25 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_24_25 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_24_25 : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_24_25 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_24_25 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_24_25 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_24_25 : label is 24;
  attribute ram_slice_end of q_mem_reg_0_31_24_25 : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \q_mem_reg_0_31_24_25__0\ : label is "";
  attribute RTL_RAM_BITS of \q_mem_reg_0_31_24_25__0\ : label is 832;
  attribute RTL_RAM_NAME of \q_mem_reg_0_31_24_25__0\ : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of \q_mem_reg_0_31_24_25__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_addr_end of \q_mem_reg_0_31_24_25__0\ : label is 31;
  attribute ram_offset of \q_mem_reg_0_31_24_25__0\ : label is 0;
  attribute ram_slice_begin of \q_mem_reg_0_31_24_25__0\ : label is 24;
  attribute ram_slice_end of \q_mem_reg_0_31_24_25__0\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 832;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[2].min_max[0].MEM_MIN_MAX/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__3\ : label is "soft_lutpair89";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(0),
      Q => \o_rd_data_reg[25]_0\(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(10),
      Q => \o_rd_data_reg[25]_0\(8),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(11),
      Q => \o_rd_data_reg[25]_0\(9),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(12),
      Q => \o_rd_data_reg[25]_0\(10),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(13),
      Q => \o_rd_data_reg[25]_0\(11),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(14),
      Q => \o_rd_data_reg[25]_0\(12),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(15),
      Q => \o_rd_data_reg[25]_0\(13),
      R => '0'
    );
\o_rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(16),
      Q => \o_rd_data_reg[25]_0\(14),
      R => '0'
    );
\o_rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(17),
      Q => \o_rd_data_reg[25]_0\(15),
      R => '0'
    );
\o_rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(18),
      Q => \o_rd_data_reg[25]_0\(16),
      R => '0'
    );
\o_rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(19),
      Q => \o_rd_data_reg[25]_0\(17),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(1),
      Q => \o_rd_data_reg[25]_0\(1),
      R => '0'
    );
\o_rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(20),
      Q => \o_rd_data_reg[25]_0\(18),
      R => '0'
    );
\o_rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(21),
      Q => \o_rd_data_reg[25]_0\(19),
      R => '0'
    );
\o_rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(22),
      Q => \o_rd_data_reg[25]_0\(20),
      R => '0'
    );
\o_rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(23),
      Q => \o_rd_data_reg[25]_0\(21),
      R => '0'
    );
\o_rd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(24),
      Q => \o_rd_data_reg[25]_0\(22),
      R => '0'
    );
\o_rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(25),
      Q => \o_rd_data_reg[25]_0\(23),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(2),
      Q => \o_rd_data_reg[25]_0\(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(3),
      Q => \o_rd_data_reg[25]_0\(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(4),
      Q => \o_rd_data_reg[25]_0\(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(5),
      Q => \o_rd_data_reg[25]_0\(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(6),
      Q => \o_rd_data_reg[25]_0\(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__1\(7),
      Q => \o_rd_data_reg[25]_0\(7),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(1 downto 0),
      DIB(1 downto 0) => \o_rd_data_reg[7]_0\(3 downto 2),
      DIC(1 downto 0) => \o_rd_data_reg[7]_0\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__1\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__1\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__1\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(3 downto 2),
      DIB(1 downto 0) => Q(5 downto 4),
      DIC(1 downto 0) => Q(7 downto 6),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__1\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__1\(15 downto 14),
      DOC(1 downto 0) => \o_rd_data0__1\(17 downto 16),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(9 downto 8),
      DIB(1 downto 0) => Q(11 downto 10),
      DIC(1 downto 0) => Q(13 downto 12),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__1\(19 downto 18),
      DOB(1 downto 0) => \o_rd_data0__1\(21 downto 20),
      DOC(1 downto 0) => \o_rd_data0__1\(23 downto 22),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_24_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(14),
      DPO => \o_rd_data0__1\(24),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => NLW_q_mem_reg_0_31_24_25_SPO_UNCONNECTED,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_mem_reg_0_31_24_25__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q_wr_addr_reg_n_0_[0]\,
      A1 => \q_wr_addr_reg_n_0_[1]\,
      A2 => \q_wr_addr_reg_n_0_[2]\,
      A3 => \q_wr_addr_reg_n_0_[3]\,
      A4 => \q_wr_addr_reg_n_0_[4]\,
      D => Q(15),
      DPO => \o_rd_data0__1\(25),
      DPRA0 => q_r_addr(0),
      DPRA1 => q_r_addr(1),
      DPRA2 => q_r_addr(2),
      DPRA3 => q_r_addr(3),
      DPRA4 => q_r_addr(4),
      SPO => \NLW_q_mem_reg_0_31_24_25__0_SPO_UNCONNECTED\,
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => \o_rd_data_reg[7]_0\(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => Q(1 downto 0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__1\(7 downto 6),
      DOB(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => \o_rd_data0__1\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => \q_wr_addr_reg[0]_0\
    );
\q_r_addr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__1_n_0\
    );
\q_r_addr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__1_n_0\
    );
\q_r_addr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__1_n_0\
    );
\q_r_addr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__1_n_0\
    );
\q_r_addr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__3_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__3_n_0\
    );
\q_r_addr[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__1_n_0\
    );
\q_r_addr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__3_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__3_n_0\,
      D => \q_r_addr[0]_i_1__1_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__3_n_0\,
      D => \q_r_addr[1]_i_1__1_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__3_n_0\,
      D => \q_r_addr[2]_i_1__1_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__3_n_0\,
      D => \q_r_addr[3]_i_1__1_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__3_n_0\,
      D => \q_r_addr[4]_i_2__1_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\q_wr_addr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\q_wr_addr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\q_wr_addr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__3\(3)
    );
\q_wr_addr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__3\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__3\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__3\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__3\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__3\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_wr_addr_reg[0]_0\,
      D => \p_0_in__3\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_avg_data : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0\ : entity is "mem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0\ is
  signal \o_rd_data0__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[0].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_15 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_15 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_15 : label is "inst/block[0].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_15 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_15 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[0].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__0\ : label is "soft_lutpair27";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(0),
      Q => Q(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(10),
      Q => Q(10),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(11),
      Q => Q(11),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(12),
      Q => Q(12),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(13),
      Q => Q(13),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(14),
      Q => Q(14),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(15),
      Q => Q(15),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(1),
      Q => Q(1),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(2),
      Q => Q(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(3),
      Q => Q(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(4),
      Q => Q(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(5),
      Q => Q(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(6),
      Q => Q(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(7),
      Q => Q(7),
      R => '0'
    );
\o_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(8),
      Q => Q(8),
      R => '0'
    );
\o_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__3\(9),
      Q => Q(9),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(1 downto 0),
      DIB(1 downto 0) => o_avg_data(3 downto 2),
      DIC(1 downto 0) => o_avg_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__3\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__3\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__3\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(13 downto 12),
      DIB(1 downto 0) => o_avg_data(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__3\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__3\(15 downto 14),
      DOC(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(7 downto 6),
      DIB(1 downto 0) => o_avg_data(9 downto 8),
      DIC(1 downto 0) => o_avg_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__3\(7 downto 6),
      DOB(1 downto 0) => \o_rd_data0__3\(9 downto 8),
      DOC(1 downto 0) => \o_rd_data0__3\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
\q_r_addr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__3_n_0\
    );
\q_r_addr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__3_n_0\
    );
\q_r_addr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__3_n_0\
    );
\q_r_addr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__3_n_0\
    );
\q_r_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__0_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__0_n_0\
    );
\q_r_addr[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__3_n_0\
    );
\q_r_addr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__0_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__0_n_0\,
      D => \q_r_addr[0]_i_1__3_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__0_n_0\,
      D => \q_r_addr[1]_i_1__3_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__0_n_0\,
      D => \q_r_addr[2]_i_1__3_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__0_n_0\,
      D => \q_r_addr[3]_i_1__3_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__0_n_0\,
      D => \q_r_addr[4]_i_2__3_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\q_wr_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\q_wr_addr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\q_wr_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\q_wr_addr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__0\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__0\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__0\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__0\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__0\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_avg_data : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_1\ : entity is "mem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_1\ is
  signal \o_rd_data0__4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[1].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_15 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_15 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_15 : label is "inst/block[1].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_15 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_15 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[1].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__2\ : label is "soft_lutpair56";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(0),
      Q => Q(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(10),
      Q => Q(10),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(11),
      Q => Q(11),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(12),
      Q => Q(12),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(13),
      Q => Q(13),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(14),
      Q => Q(14),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(15),
      Q => Q(15),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(1),
      Q => Q(1),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(2),
      Q => Q(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(3),
      Q => Q(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(4),
      Q => Q(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(5),
      Q => Q(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(6),
      Q => Q(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(7),
      Q => Q(7),
      R => '0'
    );
\o_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(8),
      Q => Q(8),
      R => '0'
    );
\o_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__4\(9),
      Q => Q(9),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(1 downto 0),
      DIB(1 downto 0) => o_avg_data(3 downto 2),
      DIC(1 downto 0) => o_avg_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__4\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__4\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__4\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(13 downto 12),
      DIB(1 downto 0) => o_avg_data(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__4\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__4\(15 downto 14),
      DOC(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(7 downto 6),
      DIB(1 downto 0) => o_avg_data(9 downto 8),
      DIC(1 downto 0) => o_avg_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__4\(7 downto 6),
      DOB(1 downto 0) => \o_rd_data0__4\(9 downto 8),
      DOC(1 downto 0) => \o_rd_data0__4\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
\q_r_addr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__4_n_0\
    );
\q_r_addr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__4_n_0\
    );
\q_r_addr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__4_n_0\
    );
\q_r_addr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__4_n_0\
    );
\q_r_addr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__2_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__2_n_0\
    );
\q_r_addr[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__4_n_0\
    );
\q_r_addr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__2_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__2_n_0\,
      D => \q_r_addr[0]_i_1__4_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__2_n_0\,
      D => \q_r_addr[1]_i_1__4_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__2_n_0\,
      D => \q_r_addr[2]_i_1__4_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__2_n_0\,
      D => \q_r_addr[3]_i_1__4_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__2_n_0\,
      D => \q_r_addr[4]_i_2__4_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\q_wr_addr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\q_wr_addr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\q_wr_addr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\q_wr_addr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_avg_data : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_5\ : entity is "mem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_5\ is
  signal \o_rd_data0__5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[2].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_15 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_15 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_15 : label is "inst/block[2].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_15 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_15 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[2].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__4\ : label is "soft_lutpair85";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(0),
      Q => Q(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(10),
      Q => Q(10),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(11),
      Q => Q(11),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(12),
      Q => Q(12),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(13),
      Q => Q(13),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(14),
      Q => Q(14),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(15),
      Q => Q(15),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(1),
      Q => Q(1),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(2),
      Q => Q(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(3),
      Q => Q(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(4),
      Q => Q(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(5),
      Q => Q(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(6),
      Q => Q(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(7),
      Q => Q(7),
      R => '0'
    );
\o_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(8),
      Q => Q(8),
      R => '0'
    );
\o_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__5\(9),
      Q => Q(9),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(1 downto 0),
      DIB(1 downto 0) => o_avg_data(3 downto 2),
      DIC(1 downto 0) => o_avg_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__5\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__5\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__5\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(13 downto 12),
      DIB(1 downto 0) => o_avg_data(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__5\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__5\(15 downto 14),
      DOC(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(7 downto 6),
      DIB(1 downto 0) => o_avg_data(9 downto 8),
      DIC(1 downto 0) => o_avg_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__5\(7 downto 6),
      DOB(1 downto 0) => \o_rd_data0__5\(9 downto 8),
      DOC(1 downto 0) => \o_rd_data0__5\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
\q_r_addr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__5_n_0\
    );
\q_r_addr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__5_n_0\
    );
\q_r_addr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__5_n_0\
    );
\q_r_addr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__5_n_0\
    );
\q_r_addr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__4_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__4_n_0\
    );
\q_r_addr[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__5_n_0\
    );
\q_r_addr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__4_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__4_n_0\,
      D => \q_r_addr[0]_i_1__5_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__4_n_0\,
      D => \q_r_addr[1]_i_1__5_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__4_n_0\,
      D => \q_r_addr[2]_i_1__5_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__4_n_0\,
      D => \q_r_addr[3]_i_1__5_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__4_n_0\,
      D => \q_r_addr[4]_i_2__5_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\q_wr_addr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\q_wr_addr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\q_wr_addr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\q_wr_addr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__4\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__4\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__4\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__4\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    \q_r_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_avg_data : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_9\ : entity is "mem";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_9\ is
  signal \o_rd_data0__6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_r_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_r_addr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \q_r_addr[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_prev_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_wr_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q_mem_reg_0_31_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_0_5 : label is "inst/block[3].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q_mem_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q_mem_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q_mem_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_12_15 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_12_15 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_12_15 : label is "inst/block[3].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_12_15 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_12_15 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_12_15 : label is 12;
  attribute ram_slice_end of q_mem_reg_0_31_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of q_mem_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of q_mem_reg_0_31_6_11 : label is 512;
  attribute RTL_RAM_NAME of q_mem_reg_0_31_6_11 : label is "inst/block[3].MEM_AVG/q_mem";
  attribute RTL_RAM_TYPE of q_mem_reg_0_31_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of q_mem_reg_0_31_6_11 : label is 31;
  attribute ram_offset of q_mem_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of q_mem_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of q_mem_reg_0_31_6_11 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_r_addr[1]_i_1__6\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q_r_addr[2]_i_1__6\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q_r_addr[3]_i_1__6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q_r_addr[4]_i_2__6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \q_wr_addr[1]_i_1__6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q_wr_addr[2]_i_1__6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \q_wr_addr[3]_i_1__6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q_wr_addr[4]_i_1__6\ : label is "soft_lutpair114";
begin
\o_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(0),
      Q => Q(0),
      R => '0'
    );
\o_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(10),
      Q => Q(10),
      R => '0'
    );
\o_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(11),
      Q => Q(11),
      R => '0'
    );
\o_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(12),
      Q => Q(12),
      R => '0'
    );
\o_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(13),
      Q => Q(13),
      R => '0'
    );
\o_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(14),
      Q => Q(14),
      R => '0'
    );
\o_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(15),
      Q => Q(15),
      R => '0'
    );
\o_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(1),
      Q => Q(1),
      R => '0'
    );
\o_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(2),
      Q => Q(2),
      R => '0'
    );
\o_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(3),
      Q => Q(3),
      R => '0'
    );
\o_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(4),
      Q => Q(4),
      R => '0'
    );
\o_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(5),
      Q => Q(5),
      R => '0'
    );
\o_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(6),
      Q => Q(6),
      R => '0'
    );
\o_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(7),
      Q => Q(7),
      R => '0'
    );
\o_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(8),
      Q => Q(8),
      R => '0'
    );
\o_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_rd_data0__6\(9),
      Q => Q(9),
      R => '0'
    );
q_mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(1 downto 0),
      DIB(1 downto 0) => o_avg_data(3 downto 2),
      DIC(1 downto 0) => o_avg_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__6\(1 downto 0),
      DOB(1 downto 0) => \o_rd_data0__6\(3 downto 2),
      DOC(1 downto 0) => \o_rd_data0__6\(5 downto 4),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(13 downto 12),
      DIB(1 downto 0) => o_avg_data(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__6\(13 downto 12),
      DOB(1 downto 0) => \o_rd_data0__6\(15 downto 14),
      DOC(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
q_mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => q_r_addr(4 downto 0),
      ADDRB(4 downto 0) => q_r_addr(4 downto 0),
      ADDRC(4 downto 0) => q_r_addr(4 downto 0),
      ADDRD(4) => \q_wr_addr_reg_n_0_[4]\,
      ADDRD(3) => \q_wr_addr_reg_n_0_[3]\,
      ADDRD(2) => \q_wr_addr_reg_n_0_[2]\,
      ADDRD(1) => \q_wr_addr_reg_n_0_[1]\,
      ADDRD(0) => \q_wr_addr_reg_n_0_[0]\,
      DIA(1 downto 0) => o_avg_data(7 downto 6),
      DIB(1 downto 0) => o_avg_data(9 downto 8),
      DIC(1 downto 0) => o_avg_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \o_rd_data0__6\(7 downto 6),
      DOB(1 downto 0) => \o_rd_data0__6\(9 downto 8),
      DOC(1 downto 0) => \o_rd_data0__6\(11 downto 10),
      DOD(1 downto 0) => NLW_q_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => i_clk,
      WE => E(0)
    );
\q_r_addr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_r_addr(0),
      O => \q_r_addr[0]_i_1__6_n_0\
    );
\q_r_addr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      O => \q_r_addr[1]_i_1__6_n_0\
    );
\q_r_addr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => q_r_addr(0),
      I1 => q_r_addr(1),
      I2 => q_r_addr(2),
      O => \q_r_addr[2]_i_1__6_n_0\
    );
\q_r_addr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => q_r_addr(1),
      I1 => q_r_addr(0),
      I2 => q_r_addr(2),
      I3 => q_r_addr(3),
      O => \q_r_addr[3]_i_1__6_n_0\
    );
\q_r_addr[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A80000AAAA80A8"
    )
        port map (
      I0 => \q_r_addr_reg[4]_0\(0),
      I1 => \q_r_addr[4]_i_3__6_n_0\,
      I2 => \q_wr_addr_prev_reg_n_0_[3]\,
      I3 => q_r_addr(3),
      I4 => \q_wr_addr_prev_reg_n_0_[4]\,
      I5 => q_r_addr(4),
      O => \q_r_addr[4]_i_1__6_n_0\
    );
\q_r_addr[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => q_r_addr(0),
      I2 => q_r_addr(1),
      I3 => q_r_addr(3),
      I4 => q_r_addr(4),
      O => \q_r_addr[4]_i_2__6_n_0\
    );
\q_r_addr[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => q_r_addr(2),
      I1 => \q_wr_addr_prev_reg_n_0_[2]\,
      I2 => \q_wr_addr_prev_reg_n_0_[1]\,
      I3 => q_r_addr(1),
      I4 => \q_wr_addr_prev_reg_n_0_[0]\,
      I5 => q_r_addr(0),
      O => \q_r_addr[4]_i_3__6_n_0\
    );
\q_r_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__6_n_0\,
      D => \q_r_addr[0]_i_1__6_n_0\,
      Q => q_r_addr(0),
      R => '0'
    );
\q_r_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__6_n_0\,
      D => \q_r_addr[1]_i_1__6_n_0\,
      Q => q_r_addr(1),
      R => '0'
    );
\q_r_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__6_n_0\,
      D => \q_r_addr[2]_i_1__6_n_0\,
      Q => q_r_addr(2),
      R => '0'
    );
\q_r_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__6_n_0\,
      D => \q_r_addr[3]_i_1__6_n_0\,
      Q => q_r_addr(3),
      R => '0'
    );
\q_r_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \q_r_addr[4]_i_1__6_n_0\,
      D => \q_r_addr[4]_i_2__6_n_0\,
      Q => q_r_addr(4),
      R => '0'
    );
\q_wr_addr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      O => \p_0_in__6\(0)
    );
\q_wr_addr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      O => \p_0_in__6\(1)
    );
\q_wr_addr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[0]\,
      I1 => \q_wr_addr_reg_n_0_[1]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      O => \p_0_in__6\(2)
    );
\q_wr_addr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[1]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[2]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      O => \p_0_in__6\(3)
    );
\q_wr_addr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \q_wr_addr_reg_n_0_[2]\,
      I1 => \q_wr_addr_reg_n_0_[0]\,
      I2 => \q_wr_addr_reg_n_0_[1]\,
      I3 => \q_wr_addr_reg_n_0_[3]\,
      I4 => \q_wr_addr_reg_n_0_[4]\,
      O => \p_0_in__6\(4)
    );
\q_wr_addr_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[0]\,
      Q => \q_wr_addr_prev_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[1]\,
      Q => \q_wr_addr_prev_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[2]\,
      Q => \q_wr_addr_prev_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[3]\,
      Q => \q_wr_addr_prev_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \q_wr_addr_reg_n_0_[4]\,
      Q => \q_wr_addr_prev_reg_n_0_[4]\,
      R => '0'
    );
\q_wr_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__6\(0),
      Q => \q_wr_addr_reg_n_0_[0]\,
      R => '0'
    );
\q_wr_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__6\(1),
      Q => \q_wr_addr_reg_n_0_[1]\,
      R => '0'
    );
\q_wr_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__6\(2),
      Q => \q_wr_addr_reg_n_0_[2]\,
      R => '0'
    );
\q_wr_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__6\(3),
      Q => \q_wr_addr_reg_n_0_[3]\,
      R => '0'
    );
\q_wr_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => E(0),
      D => \p_0_in__6\(4),
      Q => \q_wr_addr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_reg_map is
  port (
    s_axil_arready_reg_0 : out STD_LOGIC;
    s_axil_rvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_mem_ready_avg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_clk : in STD_LOGIC;
    i_resetn : in STD_LOGIC;
    s_axil_arvalid : in STD_LOGIC;
    s_axil_rready : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    o_rd_data : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_rd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_rd_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_rd_data_reg[15]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_rd_data_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_rd_data_reg[15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_rd_data_reg[15]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_rd_data_reg[15]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_reg_map;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_reg_map is
  signal RADDR : STD_LOGIC;
  signal \o_mem_ready_avg[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_avg[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_avg[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_avg[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_min_max[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_min_max[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_min_max[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_mem_ready_min_max[3]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal q_rd_data : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \q_rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[48]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[49]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[50]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[51]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[52]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[53]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[54]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[55]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[55]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \q_rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \q_rd_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \q_rd_data[9]_i_3_n_0\ : STD_LOGIC;
  signal q_rd_data_0 : STD_LOGIC;
  signal q_rena_i_1_n_0 : STD_LOGIC;
  signal q_rena_reg_n_0 : STD_LOGIC;
  signal s_axil_arready_i_1_n_0 : STD_LOGIC;
  signal \^s_axil_arready_reg_0\ : STD_LOGIC;
  signal \^s_axil_rvalid\ : STD_LOGIC;
  signal s_axil_rvalid_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_rd_data[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q_rd_data[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_rd_data[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_rd_data[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_rd_data[48]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q_rd_data[49]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_rd_data[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_rd_data[50]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_rd_data[51]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_rd_data[52]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_rd_data[53]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_rd_data[54]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_rd_data[55]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_rd_data[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_rd_data[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_rd_data[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of q_rena_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of s_axil_arready_i_1 : label is "soft_lutpair0";
begin
  s_axil_arready_reg_0 <= \^s_axil_arready_reg_0\;
  s_axil_rvalid <= \^s_axil_rvalid\;
\RADDR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_resetn,
      I1 => s_axil_arvalid,
      I2 => \^s_axil_arready_reg_0\,
      O => RADDR
    );
\RADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => RADDR,
      D => s_axil_araddr(0),
      Q => p_0_in(0),
      R => '0'
    );
\RADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => RADDR,
      D => s_axil_araddr(1),
      Q => p_0_in(1),
      R => '0'
    );
\RADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => RADDR,
      D => s_axil_araddr(2),
      Q => p_0_in(2),
      R => '0'
    );
\RADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => RADDR,
      D => s_axil_araddr(3),
      Q => p_0_in(3),
      R => '0'
    );
\RADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => RADDR,
      D => s_axil_araddr(4),
      Q => p_0_in(4),
      R => '0'
    );
\o_mem_ready_avg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(4),
      O => \o_mem_ready_avg[0]_i_1_n_0\
    );
\o_mem_ready_avg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(4),
      O => \o_mem_ready_avg[1]_i_1_n_0\
    );
\o_mem_ready_avg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(4),
      O => \o_mem_ready_avg[2]_i_1_n_0\
    );
\o_mem_ready_avg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \o_mem_ready_avg[3]_i_1_n_0\
    );
\o_mem_ready_avg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_avg[0]_i_1_n_0\,
      Q => \o_mem_ready_avg_reg[3]_0\(0),
      R => '0'
    );
\o_mem_ready_avg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_avg[1]_i_1_n_0\,
      Q => \o_mem_ready_avg_reg[3]_0\(1),
      R => '0'
    );
\o_mem_ready_avg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_avg[2]_i_1_n_0\,
      Q => \o_mem_ready_avg_reg[3]_0\(2),
      R => '0'
    );
\o_mem_ready_avg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_avg[3]_i_1_n_0\,
      Q => \o_mem_ready_avg_reg[3]_0\(3),
      R => '0'
    );
\o_mem_ready_min_max[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      I5 => p_0_in(2),
      O => \o_mem_ready_min_max[0]_i_1_n_0\
    );
\o_mem_ready_min_max[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \o_mem_ready_min_max[1]_i_1_n_0\
    );
\o_mem_ready_min_max[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \o_mem_ready_min_max[2]_i_1_n_0\
    );
\o_mem_ready_min_max[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \o_mem_ready_min_max[3]_i_1_n_0\
    );
\o_mem_ready_min_max_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_min_max[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\o_mem_ready_min_max_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_min_max[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\o_mem_ready_min_max_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_min_max[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\o_mem_ready_min_max_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => i_resetn,
      D => \o_mem_ready_min_max[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\q_rd_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[0]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[0]_i_3_n_0\,
      O => \q_rd_data[0]_i_1_n_0\
    );
\q_rd_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(0),
      I1 => \q_rd_data_reg[15]_4\(0),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(0),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(0),
      O => \q_rd_data[0]_i_2_n_0\
    );
\q_rd_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(8),
      I1 => \q_rd_data_reg[15]_0\(8),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(8),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(8),
      O => \q_rd_data[0]_i_3_n_0\
    );
\q_rd_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[10]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[10]_i_3_n_0\,
      O => \q_rd_data[10]_i_1_n_0\
    );
\q_rd_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(10),
      I1 => \q_rd_data_reg[15]_4\(10),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(10),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(10),
      O => \q_rd_data[10]_i_2_n_0\
    );
\q_rd_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(18),
      I1 => \q_rd_data_reg[15]_0\(18),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(18),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(18),
      O => \q_rd_data[10]_i_3_n_0\
    );
\q_rd_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[11]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[11]_i_3_n_0\,
      O => \q_rd_data[11]_i_1_n_0\
    );
\q_rd_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(11),
      I1 => \q_rd_data_reg[15]_4\(11),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(11),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(11),
      O => \q_rd_data[11]_i_2_n_0\
    );
\q_rd_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(19),
      I1 => \q_rd_data_reg[15]_0\(19),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(19),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(19),
      O => \q_rd_data[11]_i_3_n_0\
    );
\q_rd_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[12]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[12]_i_3_n_0\,
      O => \q_rd_data[12]_i_1_n_0\
    );
\q_rd_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(12),
      I1 => \q_rd_data_reg[15]_4\(12),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(12),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(12),
      O => \q_rd_data[12]_i_2_n_0\
    );
\q_rd_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(20),
      I1 => \q_rd_data_reg[15]_0\(20),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(20),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(20),
      O => \q_rd_data[12]_i_3_n_0\
    );
\q_rd_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[13]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[13]_i_3_n_0\,
      O => \q_rd_data[13]_i_1_n_0\
    );
\q_rd_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(13),
      I1 => \q_rd_data_reg[15]_4\(13),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(13),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(13),
      O => \q_rd_data[13]_i_2_n_0\
    );
\q_rd_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(21),
      I1 => \q_rd_data_reg[15]_0\(21),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(21),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(21),
      O => \q_rd_data[13]_i_3_n_0\
    );
\q_rd_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[14]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[14]_i_3_n_0\,
      O => \q_rd_data[14]_i_1_n_0\
    );
\q_rd_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(14),
      I1 => \q_rd_data_reg[15]_4\(14),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(14),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(14),
      O => \q_rd_data[14]_i_2_n_0\
    );
\q_rd_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(22),
      I1 => \q_rd_data_reg[15]_0\(22),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(22),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(22),
      O => \q_rd_data[14]_i_3_n_0\
    );
\q_rd_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[15]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[15]_i_3_n_0\,
      O => \q_rd_data[15]_i_1_n_0\
    );
\q_rd_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(15),
      I1 => \q_rd_data_reg[15]_4\(15),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(15),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(15),
      O => \q_rd_data[15]_i_2_n_0\
    );
\q_rd_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(23),
      I1 => \q_rd_data_reg[15]_0\(23),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(23),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(23),
      O => \q_rd_data[15]_i_3_n_0\
    );
\q_rd_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[1]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[1]_i_3_n_0\,
      O => \q_rd_data[1]_i_1_n_0\
    );
\q_rd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(1),
      I1 => \q_rd_data_reg[15]_4\(1),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(1),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(1),
      O => \q_rd_data[1]_i_2_n_0\
    );
\q_rd_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(9),
      I1 => \q_rd_data_reg[15]_0\(9),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(9),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(9),
      O => \q_rd_data[1]_i_3_n_0\
    );
\q_rd_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[2]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[2]_i_3_n_0\,
      O => \q_rd_data[2]_i_1_n_0\
    );
\q_rd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(2),
      I1 => \q_rd_data_reg[15]_4\(2),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(2),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(2),
      O => \q_rd_data[2]_i_2_n_0\
    );
\q_rd_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(10),
      I1 => \q_rd_data_reg[15]_0\(10),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(10),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(10),
      O => \q_rd_data[2]_i_3_n_0\
    );
\q_rd_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[3]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[3]_i_3_n_0\,
      O => \q_rd_data[3]_i_1_n_0\
    );
\q_rd_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(3),
      I1 => \q_rd_data_reg[15]_4\(3),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(3),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(3),
      O => \q_rd_data[3]_i_2_n_0\
    );
\q_rd_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(11),
      I1 => \q_rd_data_reg[15]_0\(11),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(11),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(11),
      O => \q_rd_data[3]_i_3_n_0\
    );
\q_rd_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[48]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[48]_i_1_n_0\
    );
\q_rd_data[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(0),
      I1 => \q_rd_data_reg[15]_0\(0),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(0),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(0),
      O => \q_rd_data[48]_i_2_n_0\
    );
\q_rd_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[49]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[49]_i_1_n_0\
    );
\q_rd_data[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(1),
      I1 => \q_rd_data_reg[15]_0\(1),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(1),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(1),
      O => \q_rd_data[49]_i_2_n_0\
    );
\q_rd_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[4]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[4]_i_3_n_0\,
      O => \q_rd_data[4]_i_1_n_0\
    );
\q_rd_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(4),
      I1 => \q_rd_data_reg[15]_4\(4),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(4),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(4),
      O => \q_rd_data[4]_i_2_n_0\
    );
\q_rd_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(12),
      I1 => \q_rd_data_reg[15]_0\(12),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(12),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(12),
      O => \q_rd_data[4]_i_3_n_0\
    );
\q_rd_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[50]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[50]_i_1_n_0\
    );
\q_rd_data[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(2),
      I1 => \q_rd_data_reg[15]_0\(2),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(2),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(2),
      O => \q_rd_data[50]_i_2_n_0\
    );
\q_rd_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[51]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[51]_i_1_n_0\
    );
\q_rd_data[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(3),
      I1 => \q_rd_data_reg[15]_0\(3),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(3),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(3),
      O => \q_rd_data[51]_i_2_n_0\
    );
\q_rd_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[52]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[52]_i_1_n_0\
    );
\q_rd_data[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(4),
      I1 => \q_rd_data_reg[15]_0\(4),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(4),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(4),
      O => \q_rd_data[52]_i_2_n_0\
    );
\q_rd_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[53]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[53]_i_1_n_0\
    );
\q_rd_data[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(5),
      I1 => \q_rd_data_reg[15]_0\(5),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(5),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(5),
      O => \q_rd_data[53]_i_2_n_0\
    );
\q_rd_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[54]_i_2_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[54]_i_1_n_0\
    );
\q_rd_data[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(6),
      I1 => \q_rd_data_reg[15]_0\(6),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(6),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(6),
      O => \q_rd_data[54]_i_2_n_0\
    );
\q_rd_data[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(4),
      I1 => q_rena_reg_n_0,
      I2 => i_resetn,
      O => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_rd_data[55]_i_3_n_0\,
      I1 => p_0_in(3),
      O => \q_rd_data[55]_i_2_n_0\
    );
\q_rd_data[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(7),
      I1 => \q_rd_data_reg[15]_0\(7),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(7),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(7),
      O => \q_rd_data[55]_i_3_n_0\
    );
\q_rd_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[5]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[5]_i_3_n_0\,
      O => \q_rd_data[5]_i_1_n_0\
    );
\q_rd_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(5),
      I1 => \q_rd_data_reg[15]_4\(5),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(5),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(5),
      O => \q_rd_data[5]_i_2_n_0\
    );
\q_rd_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(13),
      I1 => \q_rd_data_reg[15]_0\(13),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(13),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(13),
      O => \q_rd_data[5]_i_3_n_0\
    );
\q_rd_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[6]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[6]_i_3_n_0\,
      O => \q_rd_data[6]_i_1_n_0\
    );
\q_rd_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(6),
      I1 => \q_rd_data_reg[15]_4\(6),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(6),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(6),
      O => \q_rd_data[6]_i_2_n_0\
    );
\q_rd_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(14),
      I1 => \q_rd_data_reg[15]_0\(14),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(14),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(14),
      O => \q_rd_data[6]_i_3_n_0\
    );
\q_rd_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[7]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[7]_i_3_n_0\,
      O => \q_rd_data[7]_i_1_n_0\
    );
\q_rd_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(7),
      I1 => \q_rd_data_reg[15]_4\(7),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(7),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(7),
      O => \q_rd_data[7]_i_2_n_0\
    );
\q_rd_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(15),
      I1 => \q_rd_data_reg[15]_0\(15),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(15),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(15),
      O => \q_rd_data[7]_i_3_n_0\
    );
\q_rd_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[8]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[8]_i_3_n_0\,
      O => \q_rd_data[8]_i_1_n_0\
    );
\q_rd_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(8),
      I1 => \q_rd_data_reg[15]_4\(8),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(8),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(8),
      O => \q_rd_data[8]_i_2_n_0\
    );
\q_rd_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(16),
      I1 => \q_rd_data_reg[15]_0\(16),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(16),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(16),
      O => \q_rd_data[8]_i_3_n_0\
    );
\q_rd_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \q_rd_data[9]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => \q_rd_data[9]_i_3_n_0\,
      O => \q_rd_data[9]_i_1_n_0\
    );
\q_rd_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q_rd_data_reg[15]_3\(9),
      I1 => \q_rd_data_reg[15]_4\(9),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_5\(9),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_6\(9),
      O => \q_rd_data[9]_i_2_n_0\
    );
\q_rd_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_rd_data(17),
      I1 => \q_rd_data_reg[15]_0\(17),
      I2 => p_0_in(1),
      I3 => \q_rd_data_reg[15]_1\(17),
      I4 => p_0_in(0),
      I5 => \q_rd_data_reg[15]_2\(17),
      O => \q_rd_data[9]_i_3_n_0\
    );
\q_rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[0]_i_1_n_0\,
      Q => q_rd_data(0),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[10]_i_1_n_0\,
      Q => q_rd_data(10),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[11]_i_1_n_0\,
      Q => q_rd_data(11),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[12]_i_1_n_0\,
      Q => q_rd_data(12),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[13]_i_1_n_0\,
      Q => q_rd_data(13),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[14]_i_1_n_0\,
      Q => q_rd_data(14),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[15]_i_1_n_0\,
      Q => q_rd_data(15),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[1]_i_1_n_0\,
      Q => q_rd_data(1),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[2]_i_1_n_0\,
      Q => q_rd_data(2),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[3]_i_1_n_0\,
      Q => q_rd_data(3),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[48]_i_1_n_0\,
      Q => q_rd_data(48),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[49]_i_1_n_0\,
      Q => q_rd_data(49),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[4]_i_1_n_0\,
      Q => q_rd_data(4),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[50]_i_1_n_0\,
      Q => q_rd_data(50),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[51]_i_1_n_0\,
      Q => q_rd_data(51),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[52]_i_1_n_0\,
      Q => q_rd_data(52),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[53]_i_1_n_0\,
      Q => q_rd_data(53),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[54]_i_1_n_0\,
      Q => q_rd_data(54),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[55]_i_2_n_0\,
      Q => q_rd_data(55),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[5]_i_1_n_0\,
      Q => q_rd_data(5),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[6]_i_1_n_0\,
      Q => q_rd_data(6),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[7]_i_1_n_0\,
      Q => q_rd_data(7),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[8]_i_1_n_0\,
      Q => q_rd_data(8),
      R => \q_rd_data[55]_i_1_n_0\
    );
\q_rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => \q_rd_data[9]_i_1_n_0\,
      Q => q_rd_data(9),
      R => \q_rd_data[55]_i_1_n_0\
    );
q_rena_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5580"
    )
        port map (
      I0 => i_resetn,
      I1 => \^s_axil_arready_reg_0\,
      I2 => s_axil_arvalid,
      I3 => q_rena_reg_n_0,
      O => q_rena_i_1_n_0
    );
q_rena_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => q_rena_i_1_n_0,
      Q => q_rena_reg_n_0,
      R => '0'
    );
s_axil_arready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_resetn,
      I1 => s_axil_arvalid,
      I2 => \^s_axil_arready_reg_0\,
      O => s_axil_arready_i_1_n_0
    );
s_axil_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s_axil_arready_i_1_n_0,
      Q => \^s_axil_arready_reg_0\,
      R => '0'
    );
\s_axil_rdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_resetn,
      I1 => q_rena_reg_n_0,
      O => q_rd_data_0
    );
\s_axil_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(0),
      Q => s_axil_rdata(0),
      R => '0'
    );
\s_axil_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(10),
      Q => s_axil_rdata(10),
      R => '0'
    );
\s_axil_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(11),
      Q => s_axil_rdata(11),
      R => '0'
    );
\s_axil_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(12),
      Q => s_axil_rdata(12),
      R => '0'
    );
\s_axil_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(13),
      Q => s_axil_rdata(13),
      R => '0'
    );
\s_axil_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(14),
      Q => s_axil_rdata(14),
      R => '0'
    );
\s_axil_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(15),
      Q => s_axil_rdata(15),
      R => '0'
    );
\s_axil_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(1),
      Q => s_axil_rdata(1),
      R => '0'
    );
\s_axil_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(2),
      Q => s_axil_rdata(2),
      R => '0'
    );
\s_axil_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(3),
      Q => s_axil_rdata(3),
      R => '0'
    );
\s_axil_rdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(48),
      Q => s_axil_rdata(16),
      R => '0'
    );
\s_axil_rdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(49),
      Q => s_axil_rdata(17),
      R => '0'
    );
\s_axil_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(4),
      Q => s_axil_rdata(4),
      R => '0'
    );
\s_axil_rdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(50),
      Q => s_axil_rdata(18),
      R => '0'
    );
\s_axil_rdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(51),
      Q => s_axil_rdata(19),
      R => '0'
    );
\s_axil_rdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(52),
      Q => s_axil_rdata(20),
      R => '0'
    );
\s_axil_rdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(53),
      Q => s_axil_rdata(21),
      R => '0'
    );
\s_axil_rdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(54),
      Q => s_axil_rdata(22),
      R => '0'
    );
\s_axil_rdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(55),
      Q => s_axil_rdata(23),
      R => '0'
    );
\s_axil_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(5),
      Q => s_axil_rdata(5),
      R => '0'
    );
\s_axil_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(6),
      Q => s_axil_rdata(6),
      R => '0'
    );
\s_axil_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(7),
      Q => s_axil_rdata(7),
      R => '0'
    );
\s_axil_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(8),
      Q => s_axil_rdata(8),
      R => '0'
    );
\s_axil_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_rd_data_0,
      D => q_rd_data(9),
      Q => s_axil_rdata(9),
      R => '0'
    );
s_axil_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => q_rena_reg_n_0,
      I1 => i_resetn,
      I2 => \^s_axil_rvalid\,
      I3 => s_axil_rready,
      O => s_axil_rvalid_i_1_n_0
    );
s_axil_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s_axil_rvalid_i_1_n_0,
      Q => \^s_axil_rvalid\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider is
  port (
    i_div_s_rst_p : in STD_LOGIC;
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dat_vld : in STD_LOGIC;
    o_div_dat_rdy : out STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_res_vld : out STD_LOGIC;
    o_div_res_dat : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DVD_W : integer;
  attribute DVD_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is 16;
  attribute DVR_W : integer;
  attribute DVR_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is 16;
  attribute L : string;
  attribute L of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "32";
  attribute M : string;
  attribute M of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "17";
  attribute N : integer;
  attribute N of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is 2;
  attribute R : integer;
  attribute R of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is 2;
  attribute RES_W : integer;
  attribute RES_W of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider is
  signal data0 : STD_LOGIC;
  signal data18 : STD_LOGIC;
  signal data19 : STD_LOGIC;
  signal data20 : STD_LOGIC;
  signal data21 : STD_LOGIC;
  signal data22 : STD_LOGIC;
  signal data23 : STD_LOGIC;
  signal data24 : STD_LOGIC;
  signal data25 : STD_LOGIC;
  signal data26 : STD_LOGIC;
  signal data27 : STD_LOGIC;
  signal data28 : STD_LOGIC;
  signal data29 : STD_LOGIC;
  signal data30 : STD_LOGIC;
  signal data31 : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_1_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_2_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_3_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_4_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_5_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_6_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_7_n_0\ : STD_LOGIC;
  signal \div_loop[0].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \div_loop[1].throughput_on.q_dly_rem_ena\ : STD_LOGIC;
  signal \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\ : STD_LOGIC;
  signal \div_loop[1].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[0]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal m_div_res_vld : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal q_div_dat_vld : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of q_div_dat_vld : signal is "35";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of q_div_dat_vld : signal is "found";
  signal q_div_dat_vld_i_1_n_0 : STD_LOGIC;
  signal q_div_dvd_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_div_dvd_dat0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \q_div_dvd_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvr_dat[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_div_dvr_dat_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal q_div_s_rst_p : STD_LOGIC;
  signal q_sgn_div_sgn : STD_LOGIC;
  signal q_sgn_div_sgn_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w_div_quo_dat[0]\ : STD_LOGIC;
  signal \w_div_quo_dat[16]\ : STD_LOGIC;
  signal w_div_res_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_dly_dvd_dat[0]\ : STD_LOGIC;
  signal \w_dly_dvd_dat[1]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[0]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[1]\ : STD_LOGIC;
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_delay_sign_o_dly_a_value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DELAY : string;
  attribute DELAY of \delay_dividend[0].u_delay_dividend\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_dividend[0].u_delay_dividend\ : label is "yes";
  attribute RESET : string;
  attribute RESET of \delay_dividend[0].u_delay_dividend\ : label is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \delay_dividend[0].u_delay_dividend\ : label is "Yes";
  attribute STYLE : string;
  attribute STYLE of \delay_dividend[0].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \delay_dividend[0].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_dividend[1].u_delay_dividend\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_dividend[1].u_delay_dividend\ : label is "yes";
  attribute RESET of \delay_dividend[1].u_delay_dividend\ : label is "1'b0";
  attribute SHREG of \delay_dividend[1].u_delay_dividend\ : label is "Yes";
  attribute STYLE of \delay_dividend[1].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH of \delay_dividend[1].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_divisor[1].u_delay_divisor\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_divisor[1].u_delay_divisor\ : label is "yes";
  attribute RESET of \delay_divisor[1].u_delay_divisor\ : label is "1'b0";
  attribute SHREG of \delay_divisor[1].u_delay_divisor\ : label is "No";
  attribute STYLE of \delay_divisor[1].u_delay_divisor\ : label is "Register";
  attribute WIDTH_integer : integer;
  attribute WIDTH_integer of \delay_divisor[1].u_delay_divisor\ : label is 16;
  attribute DELAY of \delay_quotient[0].u_delay_quotient\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_quotient[0].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[0].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[0].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[0].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[0].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[10].u_delay_quotient\ : label is "6";
  attribute KEEP_HIERARCHY of \delay_quotient[10].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[10].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[10].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[10].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[10].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[11].u_delay_quotient\ : label is "5";
  attribute KEEP_HIERARCHY of \delay_quotient[11].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[11].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[11].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[11].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[11].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[12].u_delay_quotient\ : label is "4";
  attribute KEEP_HIERARCHY of \delay_quotient[12].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[12].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[12].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[12].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[12].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[13].u_delay_quotient\ : label is "3";
  attribute KEEP_HIERARCHY of \delay_quotient[13].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[13].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[13].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[13].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[13].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[14].u_delay_quotient\ : label is "2";
  attribute KEEP_HIERARCHY of \delay_quotient[14].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[14].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[14].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[14].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[14].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_quotient[15].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[15].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[15].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[15].u_delay_quotient\ : label is "Register";
  attribute WIDTH of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[16].u_delay_quotient\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_quotient[16].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[16].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[16].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[16].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[16].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[1].u_delay_quotient\ : label is "15";
  attribute KEEP_HIERARCHY of \delay_quotient[1].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[1].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[1].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[1].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[1].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[2].u_delay_quotient\ : label is "14";
  attribute KEEP_HIERARCHY of \delay_quotient[2].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[2].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[2].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[2].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[2].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[3].u_delay_quotient\ : label is "13";
  attribute KEEP_HIERARCHY of \delay_quotient[3].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[3].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[3].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[3].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[3].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[4].u_delay_quotient\ : label is "12";
  attribute KEEP_HIERARCHY of \delay_quotient[4].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[4].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[4].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[4].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[4].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[5].u_delay_quotient\ : label is "11";
  attribute KEEP_HIERARCHY of \delay_quotient[5].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[5].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[5].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[5].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[5].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[6].u_delay_quotient\ : label is "10";
  attribute KEEP_HIERARCHY of \delay_quotient[6].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[6].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[6].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[6].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[6].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[7].u_delay_quotient\ : label is "9";
  attribute KEEP_HIERARCHY of \delay_quotient[7].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[7].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[7].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[7].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[7].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[8].u_delay_quotient\ : label is "8";
  attribute KEEP_HIERARCHY of \delay_quotient[8].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[8].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[8].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[8].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[8].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[9].u_delay_quotient\ : label is "7";
  attribute KEEP_HIERARCHY of \delay_quotient[9].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[9].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[9].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[9].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[9].u_delay_quotient\ : label is "1";
  attribute DVR_W of \div_loop[0].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[0].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \div_loop[0].u_div\ : label is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \div_loop[0].u_div\ : label is "17";
  attribute USE_REG : string;
  attribute USE_REG of \div_loop[0].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_loop[0].u_div_i_1\ : label is "soft_lutpair111";
  attribute DVR_W of \div_loop[1].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[1].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY of \div_loop[1].u_div\ : label is "1'b1";
  attribute REM_W of \div_loop[1].u_div\ : label is "17";
  attribute USE_REG of \div_loop[1].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_10\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_11\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_13\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_14\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_15\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_16\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_17\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_9\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of o_div_dat_rdy_INST_0 : label is "soft_lutpair100";
  attribute RTL_MAX_FANOUT of q_div_dat_vld_reg : label is "found";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[8]_i_1\ : label is 35;
  attribute DELAY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "16";
  attribute KEEP_HIERARCHY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "yes";
  attribute RESET of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1'b0";
  attribute SHREG of \throughput_on.delay_enable[1].u_delay_valid\ : label is "Yes";
  attribute STYLE of \throughput_on.delay_enable[1].u_delay_valid\ : label is "SRL_REG";
  attribute WIDTH of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[3]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[3]_i_2\ : label is "soft_lutpair101";
  attribute DELAY of u_delay_sign : label is "18";
  attribute KEEP_HIERARCHY of u_delay_sign : label is "yes";
  attribute RESET of u_delay_sign : label is "1'b1";
  attribute SHREG of u_delay_sign : label is "Yes";
  attribute STYLE of u_delay_sign : label is "SRL_REG";
  attribute WIDTH of u_delay_sign : label is "1";
  attribute DELAY of u_delay_valid : label is "16";
  attribute KEEP_HIERARCHY of u_delay_valid : label is "yes";
  attribute RESET of u_delay_valid : label is "1'b1";
  attribute SHREG of u_delay_valid : label is "Yes";
  attribute STYLE of u_delay_valid : label is "SRL";
  attribute WIDTH of u_delay_valid : label is "1";
begin
\delay_dividend[0].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[0]\
    );
\delay_dividend[0].u_delay_dividend_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(3)
    );
\delay_dividend[0].u_delay_dividend_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_4_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_5_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_6_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_7_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data29,
      I1 => data30,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data31,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data0,
      O => \delay_dividend[0].u_delay_dividend_i_4_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25,
      I1 => data26,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data27,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data28,
      O => \delay_dividend[0].u_delay_dividend_i_5_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data21,
      I1 => data22,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data23,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data24,
      O => \delay_dividend[0].u_delay_dividend_i_6_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data18,
      I1 => \throughput_on.q_div_rep_cnt_reg\(1),
      I2 => data19,
      I3 => \throughput_on.q_div_rep_cnt_reg\(0),
      I4 => data20,
      O => \delay_dividend[0].u_delay_dividend_i_7_n_0\
    );
\delay_dividend[1].u_delay_dividend\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => '0',
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[1]\
    );
\delay_divisor[1].u_delay_divisor\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_dly_a_value(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_dly_a_value(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_dly_a_value(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_dly_a_value(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_dly_a_value(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_dly_a_value(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_dly_a_value(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_dly_a_value(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_dly_a_value(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_dly_a_value(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_dly_a_value(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_dly_a_value(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_dly_a_value(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_dly_a_value(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_dly_a_value(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_dly_s_ena_p => \w_dly_dvr_ena[1]\,
      i_dly_s_rst_p => '0',
      o_dly_a_value(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0)
    );
\delay_quotient[0].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(16)
    );
\delay_quotient[10].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(6)
    );
\delay_quotient[11].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(5)
    );
\delay_quotient[12].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(4)
    );
\delay_quotient[13].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(3)
    );
\delay_quotient[14].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(2)
    );
\delay_quotient[15].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(1)
    );
\delay_quotient[16].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[16]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(0)
    );
\delay_quotient[1].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(15)
    );
\delay_quotient[2].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(14)
    );
\delay_quotient[3].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(13)
    );
\delay_quotient[4].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(12)
    );
\delay_quotient[5].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(11)
    );
\delay_quotient[6].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(10)
    );
\delay_quotient[7].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(9)
    );
\delay_quotient[8].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(8)
    );
\delay_quotient[9].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(7)
    );
\div_loop[0].u_div\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[0]\,
      i_div_dvr_dat(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_div_dvr_dat(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_div_dvr_dat(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_div_dvr_dat(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_div_dvr_dat(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_div_dvr_dat(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_div_dvr_dat(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_div_dvr_dat(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_div_dvr_dat(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_div_dvr_dat(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_div_dvr_dat(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_div_dvr_dat(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_div_dvr_dat(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_div_dvr_dat(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_div_dvr_dat(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_div_dvr_dat(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_div_rem_dat(16 downto 0) => \div_loop[0].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[0]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[0]\(16 downto 0)
    );
\div_loop[0].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(16),
      I1 => \m_div_rem_dat[0]\(16),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(16)
    );
\div_loop[0].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(7),
      I1 => \m_div_rem_dat[0]\(7),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(7)
    );
\div_loop[0].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(6),
      I1 => \m_div_rem_dat[0]\(6),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(6)
    );
\div_loop[0].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(5),
      I1 => \m_div_rem_dat[0]\(5),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(5)
    );
\div_loop[0].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(4),
      I1 => \m_div_rem_dat[0]\(4),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(4)
    );
\div_loop[0].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(3),
      I1 => \m_div_rem_dat[0]\(3),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(3)
    );
\div_loop[0].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(2),
      I1 => \m_div_rem_dat[0]\(2),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(2)
    );
\div_loop[0].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(1),
      I1 => \m_div_rem_dat[0]\(1),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(1)
    );
\div_loop[0].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(0),
      I1 => \m_div_rem_dat[0]\(0),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(0)
    );
\div_loop[0].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(15),
      I1 => \m_div_rem_dat[0]\(15),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(15)
    );
\div_loop[0].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(14),
      I1 => \m_div_rem_dat[0]\(14),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(14)
    );
\div_loop[0].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(13),
      I1 => \m_div_rem_dat[0]\(13),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(13)
    );
\div_loop[0].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(12),
      I1 => \m_div_rem_dat[0]\(12),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(12)
    );
\div_loop[0].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(11),
      I1 => \m_div_rem_dat[0]\(11),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(11)
    );
\div_loop[0].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(10),
      I1 => \m_div_rem_dat[0]\(10),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(10)
    );
\div_loop[0].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(9),
      I1 => \m_div_rem_dat[0]\(9),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(9)
    );
\div_loop[0].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(8),
      I1 => \m_div_rem_dat[0]\(8),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(8)
    );
\div_loop[1].throughput_on.q_dly_rem_ena_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \w_dly_dvr_ena[1]\,
      I1 => q_div_s_rst_p,
      O => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\
    );
\div_loop[1].throughput_on.q_dly_rem_ena_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\,
      Q => \div_loop[1].throughput_on.q_dly_rem_ena\,
      R => '0'
    );
\div_loop[1].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[1]\,
      i_div_dvr_dat(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0),
      i_div_rem_dat(16 downto 0) => \div_loop[1].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[16]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[1]\(16 downto 0)
    );
\div_loop[1].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(16),
      I1 => \m_div_rem_dat[1]\(16),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(16)
    );
\div_loop[1].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(7),
      I1 => \m_div_rem_dat[1]\(7),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(7)
    );
\div_loop[1].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(6),
      I1 => \m_div_rem_dat[1]\(6),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(6)
    );
\div_loop[1].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(5),
      I1 => \m_div_rem_dat[1]\(5),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(5)
    );
\div_loop[1].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(4),
      I1 => \m_div_rem_dat[1]\(4),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(4)
    );
\div_loop[1].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(3),
      I1 => \m_div_rem_dat[1]\(3),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(3)
    );
\div_loop[1].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(2),
      I1 => \m_div_rem_dat[1]\(2),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(2)
    );
\div_loop[1].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(1),
      I1 => \m_div_rem_dat[1]\(1),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(1)
    );
\div_loop[1].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(0),
      I1 => \m_div_rem_dat[1]\(0),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(0)
    );
\div_loop[1].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(15),
      I1 => \m_div_rem_dat[1]\(15),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(15)
    );
\div_loop[1].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(14),
      I1 => \m_div_rem_dat[1]\(14),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(14)
    );
\div_loop[1].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(13),
      I1 => \m_div_rem_dat[1]\(13),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(13)
    );
\div_loop[1].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(12),
      I1 => \m_div_rem_dat[1]\(12),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(12)
    );
\div_loop[1].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(11),
      I1 => \m_div_rem_dat[1]\(11),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(11)
    );
\div_loop[1].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(10),
      I1 => \m_div_rem_dat[1]\(10),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(10)
    );
\div_loop[1].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(9),
      I1 => \m_div_rem_dat[1]\(9),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(9)
    );
\div_loop[1].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(8),
      I1 => \m_div_rem_dat[1]\(8),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(8)
    );
o_div_dat_rdy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      I4 => q_div_s_rst_p,
      O => o_div_dat_rdy
    );
q_div_dat_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      I5 => q_div_s_rst_p,
      O => q_div_dat_vld_i_1_n_0
    );
q_div_dat_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_div_dat_vld_i_1_n_0,
      Q => q_div_dat_vld,
      R => '0'
    );
\q_div_dvd_dat[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      O => \q_div_dvd_dat[11]_i_2_n_0\
    );
\q_div_dvd_dat[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      O => \q_div_dvd_dat[11]_i_3_n_0\
    );
\q_div_dvd_dat[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      O => \q_div_dvd_dat[11]_i_4_n_0\
    );
\q_div_dvd_dat[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      O => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      O => \q_div_dvd_dat[15]_i_2_n_0\
    );
\q_div_dvd_dat[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      O => \q_div_dvd_dat[15]_i_3_n_0\
    );
\q_div_dvd_dat[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      O => \q_div_dvd_dat[15]_i_4_n_0\
    );
\q_div_dvd_dat[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      O => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_2_n_0\
    );
\q_div_dvd_dat[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      O => \q_div_dvd_dat[3]_i_3_n_0\
    );
\q_div_dvd_dat[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      O => \q_div_dvd_dat[3]_i_4_n_0\
    );
\q_div_dvd_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_dvd_dat(15),
      I2 => i_div_dvr_dat(1),
      O => \q_div_dvd_dat[3]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      O => \q_div_dvd_dat[7]_i_2_n_0\
    );
\q_div_dvd_dat[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      O => \q_div_dvd_dat[7]_i_3_n_0\
    );
\q_div_dvd_dat[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      O => \q_div_dvd_dat[7]_i_4_n_0\
    );
\q_div_dvd_dat[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      O => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(0),
      Q => q_div_dvd_dat(0),
      R => '0'
    );
\q_div_dvd_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(10),
      Q => q_div_dvd_dat(10),
      R => '0'
    );
\q_div_dvd_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(11),
      Q => q_div_dvd_dat(11),
      R => '0'
    );
\q_div_dvd_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[11]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[11]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(11 downto 8),
      S(3) => \q_div_dvd_dat[11]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[11]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[11]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(12),
      Q => q_div_dvd_dat(12),
      R => '0'
    );
\q_div_dvd_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(13),
      Q => q_div_dvd_dat(13),
      R => '0'
    );
\q_div_dvd_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(14),
      Q => q_div_dvd_dat(14),
      R => '0'
    );
\q_div_dvd_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(15),
      Q => q_div_dvd_dat(15),
      R => '0'
    );
\q_div_dvd_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[15]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[15]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(15 downto 12),
      S(3) => \q_div_dvd_dat[15]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[15]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[15]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(16),
      Q => q_div_dvd_dat(16),
      R => '0'
    );
\q_div_dvd_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => q_div_dvd_dat0(16),
      S(3 downto 0) => B"0001"
    );
\q_div_dvd_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(1),
      Q => q_div_dvd_dat(1),
      R => '0'
    );
\q_div_dvd_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(2),
      Q => q_div_dvd_dat(2),
      R => '0'
    );
\q_div_dvd_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(3),
      Q => q_div_dvd_dat(3),
      R => '0'
    );
\q_div_dvd_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[3]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[3]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_div_dvd_dat[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => q_div_dvd_dat0(3 downto 0),
      S(3) => \q_div_dvd_dat[3]_i_3_n_0\,
      S(2) => \q_div_dvd_dat[3]_i_4_n_0\,
      S(1) => \q_div_dvd_dat[3]_i_5_n_0\,
      S(0) => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(4),
      Q => q_div_dvd_dat(4),
      R => '0'
    );
\q_div_dvd_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(5),
      Q => q_div_dvd_dat(5),
      R => '0'
    );
\q_div_dvd_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(6),
      Q => q_div_dvd_dat(6),
      R => '0'
    );
\q_div_dvd_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(7),
      Q => q_div_dvd_dat(7),
      R => '0'
    );
\q_div_dvd_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[7]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[7]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(7 downto 4),
      S(3) => \q_div_dvd_dat[7]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[7]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[7]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(8),
      Q => q_div_dvd_dat(8),
      R => '0'
    );
\q_div_dvd_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(9),
      Q => q_div_dvd_dat(9),
      R => '0'
    );
\q_div_dvr_dat_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(0),
      Q => \q_div_dvr_dat_reg_n_0_[0][0]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(10),
      Q => \q_div_dvr_dat_reg_n_0_[0][10]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(11),
      Q => \q_div_dvr_dat_reg_n_0_[0][11]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(12),
      Q => \q_div_dvr_dat_reg_n_0_[0][12]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(13),
      Q => \q_div_dvr_dat_reg_n_0_[0][13]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(14),
      Q => \q_div_dvr_dat_reg_n_0_[0][14]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(15),
      Q => \q_div_dvr_dat_reg_n_0_[0][15]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(1),
      Q => \q_div_dvr_dat_reg_n_0_[0][1]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(2),
      Q => \q_div_dvr_dat_reg_n_0_[0][2]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(3),
      Q => \q_div_dvr_dat_reg_n_0_[0][3]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(4),
      Q => \q_div_dvr_dat_reg_n_0_[0][4]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(5),
      Q => \q_div_dvr_dat_reg_n_0_[0][5]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(6),
      Q => \q_div_dvr_dat_reg_n_0_[0][6]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(7),
      Q => \q_div_dvr_dat_reg_n_0_[0][7]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(8),
      Q => \q_div_dvr_dat_reg_n_0_[0][8]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(9),
      Q => \q_div_dvr_dat_reg_n_0_[0][9]\,
      R => '0'
    );
\q_div_res_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_6\,
      Q => o_div_res_dat(9),
      R => '0'
    );
\q_div_res_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_5\,
      Q => o_div_res_dat(10),
      R => '0'
    );
\q_div_res_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_4\,
      Q => o_div_res_dat(11),
      R => '0'
    );
\q_div_res_dat_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[12]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[12]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[12]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[12]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[12]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[12]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(12 downto 9)
    );
\q_div_res_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_7\,
      Q => o_div_res_dat(12),
      R => '0'
    );
\q_div_res_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_6\,
      Q => o_div_res_dat(13),
      R => '0'
    );
\q_div_res_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_5\,
      Q => o_div_res_dat(14),
      R => '0'
    );
\q_div_res_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_4\,
      Q => o_div_res_dat(15),
      R => '0'
    );
\q_div_res_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(3) => \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_div_res_dat_reg[16]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[16]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[16]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[16]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[16]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[16]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(16 downto 13)
    );
\q_div_res_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_7\,
      Q => o_div_res_dat(0),
      R => '0'
    );
\q_div_res_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_6\,
      Q => o_div_res_dat(1),
      R => '0'
    );
\q_div_res_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_5\,
      Q => o_div_res_dat(2),
      R => '0'
    );
\q_div_res_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_4\,
      Q => o_div_res_dat(3),
      R => '0'
    );
\q_div_res_dat_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[4]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[4]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[4]_i_1_n_3\,
      CYINIT => w_div_res_dat(0),
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[4]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[4]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[4]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[4]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(4 downto 1)
    );
\q_div_res_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_7\,
      Q => o_div_res_dat(4),
      R => '0'
    );
\q_div_res_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_6\,
      Q => o_div_res_dat(5),
      R => '0'
    );
\q_div_res_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_5\,
      Q => o_div_res_dat(6),
      R => '0'
    );
\q_div_res_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_4\,
      Q => o_div_res_dat(7),
      R => '0'
    );
\q_div_res_dat_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[8]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[8]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[8]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[8]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[8]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[8]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(8 downto 5)
    );
\q_div_res_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_7\,
      Q => o_div_res_dat(8),
      R => '0'
    );
q_div_res_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => m_div_res_vld,
      Q => o_div_res_vld,
      R => '0'
    );
q_div_s_rst_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => i_div_s_rst_p,
      Q => q_div_s_rst_p,
      R => '0'
    );
\q_reg_dvd_dat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(0),
      Q => data18,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(1),
      Q => data19,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(2),
      Q => data20,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(3),
      Q => data21,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(4),
      Q => data22,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(5),
      Q => data23,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(6),
      Q => data24,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(7),
      Q => data25,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(8),
      Q => data26,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(9),
      Q => data27,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(10),
      Q => data28,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(11),
      Q => data29,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(12),
      Q => data30,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(13),
      Q => data31,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(14),
      Q => data0,
      R => q_div_s_rst_p
    );
q_sgn_div_sgn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_dvd_dat(15),
      O => q_sgn_div_sgn_i_1_n_0
    );
q_sgn_div_sgn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_sgn_div_sgn_i_1_n_0,
      Q => q_sgn_div_sgn,
      R => '0'
    );
\throughput_on.delay_enable[1].u_delay_valid\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__4\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_dly_dvr_ena[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvr_ena[1]\
    );
\throughput_on.delay_enable[1].u_delay_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => q_div_s_rst_p,
      I1 => \throughput_on.q_div_rdy_cnt\(2),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(1),
      I4 => \throughput_on.q_div_rdy_cnt\(3),
      I5 => i_div_dat_vld,
      O => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rdy_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      I2 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\
    );
\throughput_on.q_div_rdy_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(0),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(1),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(2),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(3),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rep_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rep_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(1),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \p_0_in__0\(1)
    );
\throughput_on.q_div_rep_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      O => \p_0_in__0\(2)
    );
\throughput_on.q_div_rep_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(3),
      O => sel
    );
\throughput_on.q_div_rep_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(3),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\throughput_on.q_div_rep_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rep_cnt_reg\(0),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => \throughput_on.q_div_rep_cnt_reg\(1),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => \throughput_on.q_div_rep_cnt_reg\(2),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => \throughput_on.q_div_rep_cnt_reg\(3),
      R => \w_dly_dvr_ena[0]\
    );
u_delay_sign: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_sgn_div_sgn,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => NLW_u_delay_sign_o_dly_a_value_UNCONNECTED(0)
    );
u_delay_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_div_dat_vld,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => q_div_s_rst_p,
      o_dly_a_value(0) => m_div_res_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ is
  port (
    i_div_s_rst_p : in STD_LOGIC;
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dat_vld : in STD_LOGIC;
    o_div_dat_rdy : out STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_res_vld : out STD_LOGIC;
    o_div_res_dat : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DVD_W : integer;
  attribute DVD_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is 16;
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is 16;
  attribute L : string;
  attribute L of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "32";
  attribute M : string;
  attribute M of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "17";
  attribute N : integer;
  attribute N of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "divider";
  attribute R : integer;
  attribute R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is 2;
  attribute RES_W : integer;
  attribute RES_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\ is
  signal data0 : STD_LOGIC;
  signal data18 : STD_LOGIC;
  signal data19 : STD_LOGIC;
  signal data20 : STD_LOGIC;
  signal data21 : STD_LOGIC;
  signal data22 : STD_LOGIC;
  signal data23 : STD_LOGIC;
  signal data24 : STD_LOGIC;
  signal data25 : STD_LOGIC;
  signal data26 : STD_LOGIC;
  signal data27 : STD_LOGIC;
  signal data28 : STD_LOGIC;
  signal data29 : STD_LOGIC;
  signal data30 : STD_LOGIC;
  signal data31 : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_1_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_2_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_3_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_4_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_5_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_6_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_7_n_0\ : STD_LOGIC;
  signal \div_loop[0].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \div_loop[1].throughput_on.q_dly_rem_ena\ : STD_LOGIC;
  signal \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\ : STD_LOGIC;
  signal \div_loop[1].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[0]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal m_div_res_vld : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal q_div_dat_vld : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of q_div_dat_vld : signal is "35";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of q_div_dat_vld : signal is "found";
  signal q_div_dat_vld_i_1_n_0 : STD_LOGIC;
  signal q_div_dvd_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_div_dvd_dat0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \q_div_dvd_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvr_dat[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_div_dvr_dat_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal q_div_s_rst_p : STD_LOGIC;
  signal q_sgn_div_sgn : STD_LOGIC;
  signal q_sgn_div_sgn_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w_div_quo_dat[0]\ : STD_LOGIC;
  signal \w_div_quo_dat[16]\ : STD_LOGIC;
  signal w_div_res_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_dly_dvd_dat[0]\ : STD_LOGIC;
  signal \w_dly_dvd_dat[1]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[0]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[1]\ : STD_LOGIC;
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_delay_sign_o_dly_a_value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DELAY : string;
  attribute DELAY of \delay_dividend[0].u_delay_dividend\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_dividend[0].u_delay_dividend\ : label is "yes";
  attribute RESET : string;
  attribute RESET of \delay_dividend[0].u_delay_dividend\ : label is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \delay_dividend[0].u_delay_dividend\ : label is "Yes";
  attribute STYLE : string;
  attribute STYLE of \delay_dividend[0].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \delay_dividend[0].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_dividend[1].u_delay_dividend\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_dividend[1].u_delay_dividend\ : label is "yes";
  attribute RESET of \delay_dividend[1].u_delay_dividend\ : label is "1'b0";
  attribute SHREG of \delay_dividend[1].u_delay_dividend\ : label is "Yes";
  attribute STYLE of \delay_dividend[1].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH of \delay_dividend[1].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_divisor[1].u_delay_divisor\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_divisor[1].u_delay_divisor\ : label is "yes";
  attribute RESET of \delay_divisor[1].u_delay_divisor\ : label is "1'b0";
  attribute SHREG of \delay_divisor[1].u_delay_divisor\ : label is "No";
  attribute STYLE of \delay_divisor[1].u_delay_divisor\ : label is "Register";
  attribute WIDTH_integer : integer;
  attribute WIDTH_integer of \delay_divisor[1].u_delay_divisor\ : label is 16;
  attribute DELAY of \delay_quotient[0].u_delay_quotient\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_quotient[0].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[0].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[0].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[0].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[0].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[10].u_delay_quotient\ : label is "6";
  attribute KEEP_HIERARCHY of \delay_quotient[10].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[10].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[10].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[10].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[10].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[11].u_delay_quotient\ : label is "5";
  attribute KEEP_HIERARCHY of \delay_quotient[11].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[11].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[11].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[11].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[11].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[12].u_delay_quotient\ : label is "4";
  attribute KEEP_HIERARCHY of \delay_quotient[12].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[12].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[12].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[12].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[12].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[13].u_delay_quotient\ : label is "3";
  attribute KEEP_HIERARCHY of \delay_quotient[13].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[13].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[13].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[13].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[13].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[14].u_delay_quotient\ : label is "2";
  attribute KEEP_HIERARCHY of \delay_quotient[14].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[14].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[14].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[14].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[14].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_quotient[15].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[15].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[15].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[15].u_delay_quotient\ : label is "Register";
  attribute WIDTH of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[16].u_delay_quotient\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_quotient[16].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[16].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[16].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[16].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[16].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[1].u_delay_quotient\ : label is "15";
  attribute KEEP_HIERARCHY of \delay_quotient[1].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[1].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[1].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[1].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[1].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[2].u_delay_quotient\ : label is "14";
  attribute KEEP_HIERARCHY of \delay_quotient[2].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[2].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[2].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[2].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[2].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[3].u_delay_quotient\ : label is "13";
  attribute KEEP_HIERARCHY of \delay_quotient[3].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[3].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[3].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[3].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[3].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[4].u_delay_quotient\ : label is "12";
  attribute KEEP_HIERARCHY of \delay_quotient[4].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[4].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[4].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[4].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[4].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[5].u_delay_quotient\ : label is "11";
  attribute KEEP_HIERARCHY of \delay_quotient[5].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[5].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[5].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[5].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[5].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[6].u_delay_quotient\ : label is "10";
  attribute KEEP_HIERARCHY of \delay_quotient[6].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[6].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[6].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[6].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[6].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[7].u_delay_quotient\ : label is "9";
  attribute KEEP_HIERARCHY of \delay_quotient[7].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[7].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[7].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[7].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[7].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[8].u_delay_quotient\ : label is "8";
  attribute KEEP_HIERARCHY of \delay_quotient[8].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[8].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[8].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[8].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[8].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[9].u_delay_quotient\ : label is "7";
  attribute KEEP_HIERARCHY of \delay_quotient[9].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[9].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[9].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[9].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[9].u_delay_quotient\ : label is "1";
  attribute DVR_W of \div_loop[0].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[0].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \div_loop[0].u_div\ : label is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \div_loop[0].u_div\ : label is "17";
  attribute USE_REG : string;
  attribute USE_REG of \div_loop[0].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_loop[0].u_div_i_1\ : label is "soft_lutpair24";
  attribute DVR_W of \div_loop[1].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[1].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY of \div_loop[1].u_div\ : label is "1'b1";
  attribute REM_W of \div_loop[1].u_div\ : label is "17";
  attribute USE_REG of \div_loop[1].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_13\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_14\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_15\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_16\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_17\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of o_div_dat_rdy_INST_0 : label is "soft_lutpair13";
  attribute RTL_MAX_FANOUT of q_div_dat_vld_reg : label is "found";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[8]_i_1\ : label is 35;
  attribute DELAY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "16";
  attribute KEEP_HIERARCHY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "yes";
  attribute RESET of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1'b0";
  attribute SHREG of \throughput_on.delay_enable[1].u_delay_valid\ : label is "Yes";
  attribute STYLE of \throughput_on.delay_enable[1].u_delay_valid\ : label is "SRL_REG";
  attribute WIDTH of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[3]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[3]_i_2\ : label is "soft_lutpair14";
  attribute DELAY of u_delay_sign : label is "18";
  attribute KEEP_HIERARCHY of u_delay_sign : label is "yes";
  attribute RESET of u_delay_sign : label is "1'b1";
  attribute SHREG of u_delay_sign : label is "Yes";
  attribute STYLE of u_delay_sign : label is "SRL_REG";
  attribute WIDTH of u_delay_sign : label is "1";
  attribute DELAY of u_delay_valid : label is "16";
  attribute KEEP_HIERARCHY of u_delay_valid : label is "yes";
  attribute RESET of u_delay_valid : label is "1'b1";
  attribute SHREG of u_delay_valid : label is "Yes";
  attribute STYLE of u_delay_valid : label is "SRL";
  attribute WIDTH of u_delay_valid : label is "1";
begin
\delay_dividend[0].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[0]\
    );
\delay_dividend[0].u_delay_dividend_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(3)
    );
\delay_dividend[0].u_delay_dividend_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_4_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_5_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_6_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_7_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data29,
      I1 => data30,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data31,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data0,
      O => \delay_dividend[0].u_delay_dividend_i_4_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25,
      I1 => data26,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data27,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data28,
      O => \delay_dividend[0].u_delay_dividend_i_5_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data21,
      I1 => data22,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data23,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data24,
      O => \delay_dividend[0].u_delay_dividend_i_6_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data18,
      I1 => \throughput_on.q_div_rep_cnt_reg\(1),
      I2 => data19,
      I3 => \throughput_on.q_div_rep_cnt_reg\(0),
      I4 => data20,
      O => \delay_dividend[0].u_delay_dividend_i_7_n_0\
    );
\delay_dividend[1].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => '0',
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[1]\
    );
\delay_divisor[1].u_delay_divisor\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_dly_a_value(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_dly_a_value(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_dly_a_value(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_dly_a_value(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_dly_a_value(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_dly_a_value(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_dly_a_value(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_dly_a_value(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_dly_a_value(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_dly_a_value(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_dly_a_value(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_dly_a_value(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_dly_a_value(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_dly_a_value(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_dly_a_value(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_dly_s_ena_p => \w_dly_dvr_ena[1]\,
      i_dly_s_rst_p => '0',
      o_dly_a_value(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0)
    );
\delay_quotient[0].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(16)
    );
\delay_quotient[10].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(6)
    );
\delay_quotient[11].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(5)
    );
\delay_quotient[12].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(4)
    );
\delay_quotient[13].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(3)
    );
\delay_quotient[14].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(2)
    );
\delay_quotient[15].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(1)
    );
\delay_quotient[16].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[16]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(0)
    );
\delay_quotient[1].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(15)
    );
\delay_quotient[2].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(14)
    );
\delay_quotient[3].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(13)
    );
\delay_quotient[4].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(12)
    );
\delay_quotient[5].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(11)
    );
\delay_quotient[6].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(10)
    );
\delay_quotient[7].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(9)
    );
\delay_quotient[8].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(8)
    );
\delay_quotient[9].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(7)
    );
\div_loop[0].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__1\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[0]\,
      i_div_dvr_dat(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_div_dvr_dat(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_div_dvr_dat(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_div_dvr_dat(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_div_dvr_dat(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_div_dvr_dat(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_div_dvr_dat(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_div_dvr_dat(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_div_dvr_dat(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_div_dvr_dat(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_div_dvr_dat(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_div_dvr_dat(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_div_dvr_dat(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_div_dvr_dat(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_div_dvr_dat(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_div_dvr_dat(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_div_rem_dat(16 downto 0) => \div_loop[0].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[0]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[0]\(16 downto 0)
    );
\div_loop[0].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(16),
      I1 => \m_div_rem_dat[0]\(16),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(16)
    );
\div_loop[0].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(7),
      I1 => \m_div_rem_dat[0]\(7),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(7)
    );
\div_loop[0].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(6),
      I1 => \m_div_rem_dat[0]\(6),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(6)
    );
\div_loop[0].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(5),
      I1 => \m_div_rem_dat[0]\(5),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(5)
    );
\div_loop[0].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(4),
      I1 => \m_div_rem_dat[0]\(4),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(4)
    );
\div_loop[0].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(3),
      I1 => \m_div_rem_dat[0]\(3),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(3)
    );
\div_loop[0].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(2),
      I1 => \m_div_rem_dat[0]\(2),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(2)
    );
\div_loop[0].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(1),
      I1 => \m_div_rem_dat[0]\(1),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(1)
    );
\div_loop[0].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(0),
      I1 => \m_div_rem_dat[0]\(0),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(0)
    );
\div_loop[0].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(15),
      I1 => \m_div_rem_dat[0]\(15),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(15)
    );
\div_loop[0].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(14),
      I1 => \m_div_rem_dat[0]\(14),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(14)
    );
\div_loop[0].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(13),
      I1 => \m_div_rem_dat[0]\(13),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(13)
    );
\div_loop[0].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(12),
      I1 => \m_div_rem_dat[0]\(12),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(12)
    );
\div_loop[0].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(11),
      I1 => \m_div_rem_dat[0]\(11),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(11)
    );
\div_loop[0].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(10),
      I1 => \m_div_rem_dat[0]\(10),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(10)
    );
\div_loop[0].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(9),
      I1 => \m_div_rem_dat[0]\(9),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(9)
    );
\div_loop[0].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(8),
      I1 => \m_div_rem_dat[0]\(8),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(8)
    );
\div_loop[1].throughput_on.q_dly_rem_ena_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \w_dly_dvr_ena[1]\,
      I1 => q_div_s_rst_p,
      O => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\
    );
\div_loop[1].throughput_on.q_dly_rem_ena_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\,
      Q => \div_loop[1].throughput_on.q_dly_rem_ena\,
      R => '0'
    );
\div_loop[1].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__1\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[1]\,
      i_div_dvr_dat(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0),
      i_div_rem_dat(16 downto 0) => \div_loop[1].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[16]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[1]\(16 downto 0)
    );
\div_loop[1].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(16),
      I1 => \m_div_rem_dat[1]\(16),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(16)
    );
\div_loop[1].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(7),
      I1 => \m_div_rem_dat[1]\(7),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(7)
    );
\div_loop[1].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(6),
      I1 => \m_div_rem_dat[1]\(6),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(6)
    );
\div_loop[1].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(5),
      I1 => \m_div_rem_dat[1]\(5),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(5)
    );
\div_loop[1].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(4),
      I1 => \m_div_rem_dat[1]\(4),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(4)
    );
\div_loop[1].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(3),
      I1 => \m_div_rem_dat[1]\(3),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(3)
    );
\div_loop[1].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(2),
      I1 => \m_div_rem_dat[1]\(2),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(2)
    );
\div_loop[1].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(1),
      I1 => \m_div_rem_dat[1]\(1),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(1)
    );
\div_loop[1].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(0),
      I1 => \m_div_rem_dat[1]\(0),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(0)
    );
\div_loop[1].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(15),
      I1 => \m_div_rem_dat[1]\(15),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(15)
    );
\div_loop[1].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(14),
      I1 => \m_div_rem_dat[1]\(14),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(14)
    );
\div_loop[1].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(13),
      I1 => \m_div_rem_dat[1]\(13),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(13)
    );
\div_loop[1].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(12),
      I1 => \m_div_rem_dat[1]\(12),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(12)
    );
\div_loop[1].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(11),
      I1 => \m_div_rem_dat[1]\(11),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(11)
    );
\div_loop[1].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(10),
      I1 => \m_div_rem_dat[1]\(10),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(10)
    );
\div_loop[1].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(9),
      I1 => \m_div_rem_dat[1]\(9),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(9)
    );
\div_loop[1].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(8),
      I1 => \m_div_rem_dat[1]\(8),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(8)
    );
o_div_dat_rdy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      I4 => q_div_s_rst_p,
      O => o_div_dat_rdy
    );
q_div_dat_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      I5 => q_div_s_rst_p,
      O => q_div_dat_vld_i_1_n_0
    );
q_div_dat_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_div_dat_vld_i_1_n_0,
      Q => q_div_dat_vld,
      R => '0'
    );
\q_div_dvd_dat[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      O => \q_div_dvd_dat[11]_i_2_n_0\
    );
\q_div_dvd_dat[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      O => \q_div_dvd_dat[11]_i_3_n_0\
    );
\q_div_dvd_dat[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      O => \q_div_dvd_dat[11]_i_4_n_0\
    );
\q_div_dvd_dat[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      O => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      O => \q_div_dvd_dat[15]_i_2_n_0\
    );
\q_div_dvd_dat[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      O => \q_div_dvd_dat[15]_i_3_n_0\
    );
\q_div_dvd_dat[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      O => \q_div_dvd_dat[15]_i_4_n_0\
    );
\q_div_dvd_dat[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      O => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_2_n_0\
    );
\q_div_dvd_dat[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      O => \q_div_dvd_dat[3]_i_3_n_0\
    );
\q_div_dvd_dat[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      O => \q_div_dvd_dat[3]_i_4_n_0\
    );
\q_div_dvd_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_dvd_dat(15),
      I2 => i_div_dvr_dat(1),
      O => \q_div_dvd_dat[3]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      O => \q_div_dvd_dat[7]_i_2_n_0\
    );
\q_div_dvd_dat[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      O => \q_div_dvd_dat[7]_i_3_n_0\
    );
\q_div_dvd_dat[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      O => \q_div_dvd_dat[7]_i_4_n_0\
    );
\q_div_dvd_dat[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      O => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(0),
      Q => q_div_dvd_dat(0),
      R => '0'
    );
\q_div_dvd_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(10),
      Q => q_div_dvd_dat(10),
      R => '0'
    );
\q_div_dvd_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(11),
      Q => q_div_dvd_dat(11),
      R => '0'
    );
\q_div_dvd_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[11]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[11]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(11 downto 8),
      S(3) => \q_div_dvd_dat[11]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[11]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[11]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(12),
      Q => q_div_dvd_dat(12),
      R => '0'
    );
\q_div_dvd_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(13),
      Q => q_div_dvd_dat(13),
      R => '0'
    );
\q_div_dvd_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(14),
      Q => q_div_dvd_dat(14),
      R => '0'
    );
\q_div_dvd_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(15),
      Q => q_div_dvd_dat(15),
      R => '0'
    );
\q_div_dvd_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[15]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[15]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(15 downto 12),
      S(3) => \q_div_dvd_dat[15]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[15]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[15]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(16),
      Q => q_div_dvd_dat(16),
      R => '0'
    );
\q_div_dvd_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => q_div_dvd_dat0(16),
      S(3 downto 0) => B"0001"
    );
\q_div_dvd_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(1),
      Q => q_div_dvd_dat(1),
      R => '0'
    );
\q_div_dvd_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(2),
      Q => q_div_dvd_dat(2),
      R => '0'
    );
\q_div_dvd_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(3),
      Q => q_div_dvd_dat(3),
      R => '0'
    );
\q_div_dvd_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[3]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[3]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_div_dvd_dat[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => q_div_dvd_dat0(3 downto 0),
      S(3) => \q_div_dvd_dat[3]_i_3_n_0\,
      S(2) => \q_div_dvd_dat[3]_i_4_n_0\,
      S(1) => \q_div_dvd_dat[3]_i_5_n_0\,
      S(0) => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(4),
      Q => q_div_dvd_dat(4),
      R => '0'
    );
\q_div_dvd_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(5),
      Q => q_div_dvd_dat(5),
      R => '0'
    );
\q_div_dvd_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(6),
      Q => q_div_dvd_dat(6),
      R => '0'
    );
\q_div_dvd_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(7),
      Q => q_div_dvd_dat(7),
      R => '0'
    );
\q_div_dvd_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[7]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[7]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(7 downto 4),
      S(3) => \q_div_dvd_dat[7]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[7]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[7]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(8),
      Q => q_div_dvd_dat(8),
      R => '0'
    );
\q_div_dvd_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(9),
      Q => q_div_dvd_dat(9),
      R => '0'
    );
\q_div_dvr_dat_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(0),
      Q => \q_div_dvr_dat_reg_n_0_[0][0]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(10),
      Q => \q_div_dvr_dat_reg_n_0_[0][10]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(11),
      Q => \q_div_dvr_dat_reg_n_0_[0][11]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(12),
      Q => \q_div_dvr_dat_reg_n_0_[0][12]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(13),
      Q => \q_div_dvr_dat_reg_n_0_[0][13]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(14),
      Q => \q_div_dvr_dat_reg_n_0_[0][14]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(15),
      Q => \q_div_dvr_dat_reg_n_0_[0][15]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(1),
      Q => \q_div_dvr_dat_reg_n_0_[0][1]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(2),
      Q => \q_div_dvr_dat_reg_n_0_[0][2]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(3),
      Q => \q_div_dvr_dat_reg_n_0_[0][3]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(4),
      Q => \q_div_dvr_dat_reg_n_0_[0][4]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(5),
      Q => \q_div_dvr_dat_reg_n_0_[0][5]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(6),
      Q => \q_div_dvr_dat_reg_n_0_[0][6]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(7),
      Q => \q_div_dvr_dat_reg_n_0_[0][7]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(8),
      Q => \q_div_dvr_dat_reg_n_0_[0][8]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(9),
      Q => \q_div_dvr_dat_reg_n_0_[0][9]\,
      R => '0'
    );
\q_div_res_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_6\,
      Q => o_div_res_dat(9),
      R => '0'
    );
\q_div_res_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_5\,
      Q => o_div_res_dat(10),
      R => '0'
    );
\q_div_res_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_4\,
      Q => o_div_res_dat(11),
      R => '0'
    );
\q_div_res_dat_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[12]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[12]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[12]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[12]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[12]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[12]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(12 downto 9)
    );
\q_div_res_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_7\,
      Q => o_div_res_dat(12),
      R => '0'
    );
\q_div_res_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_6\,
      Q => o_div_res_dat(13),
      R => '0'
    );
\q_div_res_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_5\,
      Q => o_div_res_dat(14),
      R => '0'
    );
\q_div_res_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_4\,
      Q => o_div_res_dat(15),
      R => '0'
    );
\q_div_res_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(3) => \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_div_res_dat_reg[16]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[16]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[16]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[16]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[16]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[16]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(16 downto 13)
    );
\q_div_res_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_7\,
      Q => o_div_res_dat(0),
      R => '0'
    );
\q_div_res_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_6\,
      Q => o_div_res_dat(1),
      R => '0'
    );
\q_div_res_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_5\,
      Q => o_div_res_dat(2),
      R => '0'
    );
\q_div_res_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_4\,
      Q => o_div_res_dat(3),
      R => '0'
    );
\q_div_res_dat_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[4]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[4]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[4]_i_1_n_3\,
      CYINIT => w_div_res_dat(0),
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[4]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[4]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[4]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[4]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(4 downto 1)
    );
\q_div_res_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_7\,
      Q => o_div_res_dat(4),
      R => '0'
    );
\q_div_res_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_6\,
      Q => o_div_res_dat(5),
      R => '0'
    );
\q_div_res_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_5\,
      Q => o_div_res_dat(6),
      R => '0'
    );
\q_div_res_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_4\,
      Q => o_div_res_dat(7),
      R => '0'
    );
\q_div_res_dat_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[8]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[8]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[8]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[8]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[8]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[8]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(8 downto 5)
    );
\q_div_res_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_7\,
      Q => o_div_res_dat(8),
      R => '0'
    );
q_div_res_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => m_div_res_vld,
      Q => o_div_res_vld,
      R => '0'
    );
q_div_s_rst_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => i_div_s_rst_p,
      Q => q_div_s_rst_p,
      R => '0'
    );
\q_reg_dvd_dat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(0),
      Q => data18,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(1),
      Q => data19,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(2),
      Q => data20,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(3),
      Q => data21,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(4),
      Q => data22,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(5),
      Q => data23,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(6),
      Q => data24,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(7),
      Q => data25,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(8),
      Q => data26,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(9),
      Q => data27,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(10),
      Q => data28,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(11),
      Q => data29,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(12),
      Q => data30,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(13),
      Q => data31,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(14),
      Q => data0,
      R => q_div_s_rst_p
    );
q_sgn_div_sgn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_dvd_dat(15),
      O => q_sgn_div_sgn_i_1_n_0
    );
q_sgn_div_sgn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_sgn_div_sgn_i_1_n_0,
      Q => q_sgn_div_sgn,
      R => '0'
    );
\throughput_on.delay_enable[1].u_delay_valid\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__7\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_dly_dvr_ena[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvr_ena[1]\
    );
\throughput_on.delay_enable[1].u_delay_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => q_div_s_rst_p,
      I1 => \throughput_on.q_div_rdy_cnt\(2),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(1),
      I4 => \throughput_on.q_div_rdy_cnt\(3),
      I5 => i_div_dat_vld,
      O => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rdy_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      I2 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\
    );
\throughput_on.q_div_rdy_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(0),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(1),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(2),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(3),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rep_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rep_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(1),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \p_0_in__0\(1)
    );
\throughput_on.q_div_rep_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      O => \p_0_in__0\(2)
    );
\throughput_on.q_div_rep_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(3),
      O => sel
    );
\throughput_on.q_div_rep_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(3),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\throughput_on.q_div_rep_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rep_cnt_reg\(0),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => \throughput_on.q_div_rep_cnt_reg\(1),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => \throughput_on.q_div_rep_cnt_reg\(2),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => \throughput_on.q_div_rep_cnt_reg\(3),
      R => \w_dly_dvr_ena[0]\
    );
u_delay_sign: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_sgn_div_sgn,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => NLW_u_delay_sign_o_dly_a_value_UNCONNECTED(0)
    );
u_delay_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__1\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_div_dat_vld,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => q_div_s_rst_p,
      o_dly_a_value(0) => m_div_res_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ is
  port (
    i_div_s_rst_p : in STD_LOGIC;
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dat_vld : in STD_LOGIC;
    o_div_dat_rdy : out STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_res_vld : out STD_LOGIC;
    o_div_res_dat : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DVD_W : integer;
  attribute DVD_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is 16;
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is 16;
  attribute L : string;
  attribute L of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "32";
  attribute M : string;
  attribute M of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "17";
  attribute N : integer;
  attribute N of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "divider";
  attribute R : integer;
  attribute R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is 2;
  attribute RES_W : integer;
  attribute RES_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\ is
  signal data0 : STD_LOGIC;
  signal data18 : STD_LOGIC;
  signal data19 : STD_LOGIC;
  signal data20 : STD_LOGIC;
  signal data21 : STD_LOGIC;
  signal data22 : STD_LOGIC;
  signal data23 : STD_LOGIC;
  signal data24 : STD_LOGIC;
  signal data25 : STD_LOGIC;
  signal data26 : STD_LOGIC;
  signal data27 : STD_LOGIC;
  signal data28 : STD_LOGIC;
  signal data29 : STD_LOGIC;
  signal data30 : STD_LOGIC;
  signal data31 : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_1_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_2_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_3_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_4_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_5_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_6_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_7_n_0\ : STD_LOGIC;
  signal \div_loop[0].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \div_loop[1].throughput_on.q_dly_rem_ena\ : STD_LOGIC;
  signal \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\ : STD_LOGIC;
  signal \div_loop[1].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[0]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal m_div_res_vld : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal q_div_dat_vld : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of q_div_dat_vld : signal is "35";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of q_div_dat_vld : signal is "found";
  signal q_div_dat_vld_i_1_n_0 : STD_LOGIC;
  signal q_div_dvd_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_div_dvd_dat0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \q_div_dvd_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvr_dat[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_div_dvr_dat_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal q_div_s_rst_p : STD_LOGIC;
  signal q_sgn_div_sgn : STD_LOGIC;
  signal q_sgn_div_sgn_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w_div_quo_dat[0]\ : STD_LOGIC;
  signal \w_div_quo_dat[16]\ : STD_LOGIC;
  signal w_div_res_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_dly_dvd_dat[0]\ : STD_LOGIC;
  signal \w_dly_dvd_dat[1]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[0]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[1]\ : STD_LOGIC;
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_delay_sign_o_dly_a_value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DELAY : string;
  attribute DELAY of \delay_dividend[0].u_delay_dividend\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_dividend[0].u_delay_dividend\ : label is "yes";
  attribute RESET : string;
  attribute RESET of \delay_dividend[0].u_delay_dividend\ : label is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \delay_dividend[0].u_delay_dividend\ : label is "Yes";
  attribute STYLE : string;
  attribute STYLE of \delay_dividend[0].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \delay_dividend[0].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_dividend[1].u_delay_dividend\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_dividend[1].u_delay_dividend\ : label is "yes";
  attribute RESET of \delay_dividend[1].u_delay_dividend\ : label is "1'b0";
  attribute SHREG of \delay_dividend[1].u_delay_dividend\ : label is "Yes";
  attribute STYLE of \delay_dividend[1].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH of \delay_dividend[1].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_divisor[1].u_delay_divisor\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_divisor[1].u_delay_divisor\ : label is "yes";
  attribute RESET of \delay_divisor[1].u_delay_divisor\ : label is "1'b0";
  attribute SHREG of \delay_divisor[1].u_delay_divisor\ : label is "No";
  attribute STYLE of \delay_divisor[1].u_delay_divisor\ : label is "Register";
  attribute WIDTH_integer : integer;
  attribute WIDTH_integer of \delay_divisor[1].u_delay_divisor\ : label is 16;
  attribute DELAY of \delay_quotient[0].u_delay_quotient\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_quotient[0].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[0].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[0].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[0].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[0].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[10].u_delay_quotient\ : label is "6";
  attribute KEEP_HIERARCHY of \delay_quotient[10].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[10].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[10].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[10].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[10].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[11].u_delay_quotient\ : label is "5";
  attribute KEEP_HIERARCHY of \delay_quotient[11].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[11].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[11].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[11].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[11].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[12].u_delay_quotient\ : label is "4";
  attribute KEEP_HIERARCHY of \delay_quotient[12].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[12].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[12].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[12].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[12].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[13].u_delay_quotient\ : label is "3";
  attribute KEEP_HIERARCHY of \delay_quotient[13].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[13].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[13].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[13].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[13].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[14].u_delay_quotient\ : label is "2";
  attribute KEEP_HIERARCHY of \delay_quotient[14].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[14].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[14].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[14].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[14].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_quotient[15].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[15].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[15].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[15].u_delay_quotient\ : label is "Register";
  attribute WIDTH of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[16].u_delay_quotient\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_quotient[16].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[16].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[16].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[16].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[16].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[1].u_delay_quotient\ : label is "15";
  attribute KEEP_HIERARCHY of \delay_quotient[1].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[1].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[1].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[1].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[1].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[2].u_delay_quotient\ : label is "14";
  attribute KEEP_HIERARCHY of \delay_quotient[2].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[2].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[2].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[2].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[2].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[3].u_delay_quotient\ : label is "13";
  attribute KEEP_HIERARCHY of \delay_quotient[3].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[3].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[3].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[3].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[3].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[4].u_delay_quotient\ : label is "12";
  attribute KEEP_HIERARCHY of \delay_quotient[4].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[4].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[4].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[4].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[4].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[5].u_delay_quotient\ : label is "11";
  attribute KEEP_HIERARCHY of \delay_quotient[5].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[5].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[5].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[5].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[5].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[6].u_delay_quotient\ : label is "10";
  attribute KEEP_HIERARCHY of \delay_quotient[6].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[6].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[6].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[6].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[6].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[7].u_delay_quotient\ : label is "9";
  attribute KEEP_HIERARCHY of \delay_quotient[7].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[7].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[7].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[7].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[7].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[8].u_delay_quotient\ : label is "8";
  attribute KEEP_HIERARCHY of \delay_quotient[8].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[8].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[8].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[8].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[8].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[9].u_delay_quotient\ : label is "7";
  attribute KEEP_HIERARCHY of \delay_quotient[9].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[9].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[9].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[9].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[9].u_delay_quotient\ : label is "1";
  attribute DVR_W of \div_loop[0].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[0].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \div_loop[0].u_div\ : label is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \div_loop[0].u_div\ : label is "17";
  attribute USE_REG : string;
  attribute USE_REG of \div_loop[0].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_loop[0].u_div_i_1\ : label is "soft_lutpair53";
  attribute DVR_W of \div_loop[1].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[1].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY of \div_loop[1].u_div\ : label is "1'b1";
  attribute REM_W of \div_loop[1].u_div\ : label is "17";
  attribute USE_REG of \div_loop[1].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_11\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_12\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_13\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_14\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_15\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_17\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_8\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of o_div_dat_rdy_INST_0 : label is "soft_lutpair42";
  attribute RTL_MAX_FANOUT of q_div_dat_vld_reg : label is "found";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[8]_i_1\ : label is 35;
  attribute DELAY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "16";
  attribute KEEP_HIERARCHY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "yes";
  attribute RESET of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1'b0";
  attribute SHREG of \throughput_on.delay_enable[1].u_delay_valid\ : label is "Yes";
  attribute STYLE of \throughput_on.delay_enable[1].u_delay_valid\ : label is "SRL_REG";
  attribute WIDTH of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[3]_i_2\ : label is "soft_lutpair43";
  attribute DELAY of u_delay_sign : label is "18";
  attribute KEEP_HIERARCHY of u_delay_sign : label is "yes";
  attribute RESET of u_delay_sign : label is "1'b1";
  attribute SHREG of u_delay_sign : label is "Yes";
  attribute STYLE of u_delay_sign : label is "SRL_REG";
  attribute WIDTH of u_delay_sign : label is "1";
  attribute DELAY of u_delay_valid : label is "16";
  attribute KEEP_HIERARCHY of u_delay_valid : label is "yes";
  attribute RESET of u_delay_valid : label is "1'b1";
  attribute SHREG of u_delay_valid : label is "Yes";
  attribute STYLE of u_delay_valid : label is "SRL";
  attribute WIDTH of u_delay_valid : label is "1";
begin
\delay_dividend[0].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[0]\
    );
\delay_dividend[0].u_delay_dividend_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(3)
    );
\delay_dividend[0].u_delay_dividend_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_4_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_5_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_6_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_7_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data29,
      I1 => data30,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data31,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data0,
      O => \delay_dividend[0].u_delay_dividend_i_4_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25,
      I1 => data26,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data27,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data28,
      O => \delay_dividend[0].u_delay_dividend_i_5_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data21,
      I1 => data22,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data23,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data24,
      O => \delay_dividend[0].u_delay_dividend_i_6_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data18,
      I1 => \throughput_on.q_div_rep_cnt_reg\(1),
      I2 => data19,
      I3 => \throughput_on.q_div_rep_cnt_reg\(0),
      I4 => data20,
      O => \delay_dividend[0].u_delay_dividend_i_7_n_0\
    );
\delay_dividend[1].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => '0',
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[1]\
    );
\delay_divisor[1].u_delay_divisor\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_dly_a_value(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_dly_a_value(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_dly_a_value(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_dly_a_value(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_dly_a_value(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_dly_a_value(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_dly_a_value(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_dly_a_value(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_dly_a_value(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_dly_a_value(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_dly_a_value(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_dly_a_value(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_dly_a_value(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_dly_a_value(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_dly_a_value(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_dly_s_ena_p => \w_dly_dvr_ena[1]\,
      i_dly_s_rst_p => '0',
      o_dly_a_value(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0)
    );
\delay_quotient[0].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(16)
    );
\delay_quotient[10].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(6)
    );
\delay_quotient[11].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(5)
    );
\delay_quotient[12].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(4)
    );
\delay_quotient[13].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(3)
    );
\delay_quotient[14].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(2)
    );
\delay_quotient[15].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(1)
    );
\delay_quotient[16].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[16]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(0)
    );
\delay_quotient[1].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(15)
    );
\delay_quotient[2].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(14)
    );
\delay_quotient[3].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(13)
    );
\delay_quotient[4].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(12)
    );
\delay_quotient[5].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(11)
    );
\delay_quotient[6].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(10)
    );
\delay_quotient[7].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(9)
    );
\delay_quotient[8].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(8)
    );
\delay_quotient[9].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(7)
    );
\div_loop[0].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__2\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[0]\,
      i_div_dvr_dat(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_div_dvr_dat(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_div_dvr_dat(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_div_dvr_dat(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_div_dvr_dat(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_div_dvr_dat(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_div_dvr_dat(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_div_dvr_dat(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_div_dvr_dat(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_div_dvr_dat(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_div_dvr_dat(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_div_dvr_dat(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_div_dvr_dat(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_div_dvr_dat(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_div_dvr_dat(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_div_dvr_dat(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_div_rem_dat(16 downto 0) => \div_loop[0].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[0]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[0]\(16 downto 0)
    );
\div_loop[0].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(16),
      I1 => \m_div_rem_dat[0]\(16),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(16)
    );
\div_loop[0].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(7),
      I1 => \m_div_rem_dat[0]\(7),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(7)
    );
\div_loop[0].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(6),
      I1 => \m_div_rem_dat[0]\(6),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(6)
    );
\div_loop[0].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(5),
      I1 => \m_div_rem_dat[0]\(5),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(5)
    );
\div_loop[0].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(4),
      I1 => \m_div_rem_dat[0]\(4),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(4)
    );
\div_loop[0].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(3),
      I1 => \m_div_rem_dat[0]\(3),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(3)
    );
\div_loop[0].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(2),
      I1 => \m_div_rem_dat[0]\(2),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(2)
    );
\div_loop[0].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(1),
      I1 => \m_div_rem_dat[0]\(1),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(1)
    );
\div_loop[0].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(0),
      I1 => \m_div_rem_dat[0]\(0),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(0)
    );
\div_loop[0].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(15),
      I1 => \m_div_rem_dat[0]\(15),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(15)
    );
\div_loop[0].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(14),
      I1 => \m_div_rem_dat[0]\(14),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(14)
    );
\div_loop[0].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(13),
      I1 => \m_div_rem_dat[0]\(13),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(13)
    );
\div_loop[0].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(12),
      I1 => \m_div_rem_dat[0]\(12),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(12)
    );
\div_loop[0].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(11),
      I1 => \m_div_rem_dat[0]\(11),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(11)
    );
\div_loop[0].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(10),
      I1 => \m_div_rem_dat[0]\(10),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(10)
    );
\div_loop[0].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(9),
      I1 => \m_div_rem_dat[0]\(9),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(9)
    );
\div_loop[0].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(8),
      I1 => \m_div_rem_dat[0]\(8),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(8)
    );
\div_loop[1].throughput_on.q_dly_rem_ena_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \w_dly_dvr_ena[1]\,
      I1 => q_div_s_rst_p,
      O => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\
    );
\div_loop[1].throughput_on.q_dly_rem_ena_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\,
      Q => \div_loop[1].throughput_on.q_dly_rem_ena\,
      R => '0'
    );
\div_loop[1].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__2\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[1]\,
      i_div_dvr_dat(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0),
      i_div_rem_dat(16 downto 0) => \div_loop[1].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[16]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[1]\(16 downto 0)
    );
\div_loop[1].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(16),
      I1 => \m_div_rem_dat[1]\(16),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(16)
    );
\div_loop[1].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(7),
      I1 => \m_div_rem_dat[1]\(7),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(7)
    );
\div_loop[1].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(6),
      I1 => \m_div_rem_dat[1]\(6),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(6)
    );
\div_loop[1].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(5),
      I1 => \m_div_rem_dat[1]\(5),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(5)
    );
\div_loop[1].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(4),
      I1 => \m_div_rem_dat[1]\(4),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(4)
    );
\div_loop[1].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(3),
      I1 => \m_div_rem_dat[1]\(3),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(3)
    );
\div_loop[1].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(2),
      I1 => \m_div_rem_dat[1]\(2),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(2)
    );
\div_loop[1].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(1),
      I1 => \m_div_rem_dat[1]\(1),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(1)
    );
\div_loop[1].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(0),
      I1 => \m_div_rem_dat[1]\(0),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(0)
    );
\div_loop[1].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(15),
      I1 => \m_div_rem_dat[1]\(15),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(15)
    );
\div_loop[1].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(14),
      I1 => \m_div_rem_dat[1]\(14),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(14)
    );
\div_loop[1].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(13),
      I1 => \m_div_rem_dat[1]\(13),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(13)
    );
\div_loop[1].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(12),
      I1 => \m_div_rem_dat[1]\(12),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(12)
    );
\div_loop[1].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(11),
      I1 => \m_div_rem_dat[1]\(11),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(11)
    );
\div_loop[1].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(10),
      I1 => \m_div_rem_dat[1]\(10),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(10)
    );
\div_loop[1].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(9),
      I1 => \m_div_rem_dat[1]\(9),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(9)
    );
\div_loop[1].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(8),
      I1 => \m_div_rem_dat[1]\(8),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(8)
    );
o_div_dat_rdy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      I4 => q_div_s_rst_p,
      O => o_div_dat_rdy
    );
q_div_dat_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      I5 => q_div_s_rst_p,
      O => q_div_dat_vld_i_1_n_0
    );
q_div_dat_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_div_dat_vld_i_1_n_0,
      Q => q_div_dat_vld,
      R => '0'
    );
\q_div_dvd_dat[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      O => \q_div_dvd_dat[11]_i_2_n_0\
    );
\q_div_dvd_dat[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      O => \q_div_dvd_dat[11]_i_3_n_0\
    );
\q_div_dvd_dat[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      O => \q_div_dvd_dat[11]_i_4_n_0\
    );
\q_div_dvd_dat[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      O => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      O => \q_div_dvd_dat[15]_i_2_n_0\
    );
\q_div_dvd_dat[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      O => \q_div_dvd_dat[15]_i_3_n_0\
    );
\q_div_dvd_dat[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      O => \q_div_dvd_dat[15]_i_4_n_0\
    );
\q_div_dvd_dat[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      O => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_2_n_0\
    );
\q_div_dvd_dat[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      O => \q_div_dvd_dat[3]_i_3_n_0\
    );
\q_div_dvd_dat[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      O => \q_div_dvd_dat[3]_i_4_n_0\
    );
\q_div_dvd_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_dvd_dat(15),
      I2 => i_div_dvr_dat(1),
      O => \q_div_dvd_dat[3]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      O => \q_div_dvd_dat[7]_i_2_n_0\
    );
\q_div_dvd_dat[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      O => \q_div_dvd_dat[7]_i_3_n_0\
    );
\q_div_dvd_dat[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      O => \q_div_dvd_dat[7]_i_4_n_0\
    );
\q_div_dvd_dat[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      O => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(0),
      Q => q_div_dvd_dat(0),
      R => '0'
    );
\q_div_dvd_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(10),
      Q => q_div_dvd_dat(10),
      R => '0'
    );
\q_div_dvd_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(11),
      Q => q_div_dvd_dat(11),
      R => '0'
    );
\q_div_dvd_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[11]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[11]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(11 downto 8),
      S(3) => \q_div_dvd_dat[11]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[11]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[11]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(12),
      Q => q_div_dvd_dat(12),
      R => '0'
    );
\q_div_dvd_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(13),
      Q => q_div_dvd_dat(13),
      R => '0'
    );
\q_div_dvd_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(14),
      Q => q_div_dvd_dat(14),
      R => '0'
    );
\q_div_dvd_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(15),
      Q => q_div_dvd_dat(15),
      R => '0'
    );
\q_div_dvd_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[15]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[15]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(15 downto 12),
      S(3) => \q_div_dvd_dat[15]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[15]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[15]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(16),
      Q => q_div_dvd_dat(16),
      R => '0'
    );
\q_div_dvd_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => q_div_dvd_dat0(16),
      S(3 downto 0) => B"0001"
    );
\q_div_dvd_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(1),
      Q => q_div_dvd_dat(1),
      R => '0'
    );
\q_div_dvd_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(2),
      Q => q_div_dvd_dat(2),
      R => '0'
    );
\q_div_dvd_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(3),
      Q => q_div_dvd_dat(3),
      R => '0'
    );
\q_div_dvd_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[3]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[3]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_div_dvd_dat[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => q_div_dvd_dat0(3 downto 0),
      S(3) => \q_div_dvd_dat[3]_i_3_n_0\,
      S(2) => \q_div_dvd_dat[3]_i_4_n_0\,
      S(1) => \q_div_dvd_dat[3]_i_5_n_0\,
      S(0) => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(4),
      Q => q_div_dvd_dat(4),
      R => '0'
    );
\q_div_dvd_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(5),
      Q => q_div_dvd_dat(5),
      R => '0'
    );
\q_div_dvd_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(6),
      Q => q_div_dvd_dat(6),
      R => '0'
    );
\q_div_dvd_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(7),
      Q => q_div_dvd_dat(7),
      R => '0'
    );
\q_div_dvd_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[7]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[7]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(7 downto 4),
      S(3) => \q_div_dvd_dat[7]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[7]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[7]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(8),
      Q => q_div_dvd_dat(8),
      R => '0'
    );
\q_div_dvd_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(9),
      Q => q_div_dvd_dat(9),
      R => '0'
    );
\q_div_dvr_dat_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(0),
      Q => \q_div_dvr_dat_reg_n_0_[0][0]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(10),
      Q => \q_div_dvr_dat_reg_n_0_[0][10]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(11),
      Q => \q_div_dvr_dat_reg_n_0_[0][11]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(12),
      Q => \q_div_dvr_dat_reg_n_0_[0][12]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(13),
      Q => \q_div_dvr_dat_reg_n_0_[0][13]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(14),
      Q => \q_div_dvr_dat_reg_n_0_[0][14]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(15),
      Q => \q_div_dvr_dat_reg_n_0_[0][15]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(1),
      Q => \q_div_dvr_dat_reg_n_0_[0][1]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(2),
      Q => \q_div_dvr_dat_reg_n_0_[0][2]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(3),
      Q => \q_div_dvr_dat_reg_n_0_[0][3]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(4),
      Q => \q_div_dvr_dat_reg_n_0_[0][4]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(5),
      Q => \q_div_dvr_dat_reg_n_0_[0][5]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(6),
      Q => \q_div_dvr_dat_reg_n_0_[0][6]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(7),
      Q => \q_div_dvr_dat_reg_n_0_[0][7]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(8),
      Q => \q_div_dvr_dat_reg_n_0_[0][8]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(9),
      Q => \q_div_dvr_dat_reg_n_0_[0][9]\,
      R => '0'
    );
\q_div_res_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_6\,
      Q => o_div_res_dat(9),
      R => '0'
    );
\q_div_res_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_5\,
      Q => o_div_res_dat(10),
      R => '0'
    );
\q_div_res_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_4\,
      Q => o_div_res_dat(11),
      R => '0'
    );
\q_div_res_dat_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[12]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[12]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[12]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[12]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[12]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[12]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(12 downto 9)
    );
\q_div_res_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_7\,
      Q => o_div_res_dat(12),
      R => '0'
    );
\q_div_res_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_6\,
      Q => o_div_res_dat(13),
      R => '0'
    );
\q_div_res_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_5\,
      Q => o_div_res_dat(14),
      R => '0'
    );
\q_div_res_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_4\,
      Q => o_div_res_dat(15),
      R => '0'
    );
\q_div_res_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(3) => \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_div_res_dat_reg[16]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[16]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[16]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[16]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[16]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[16]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(16 downto 13)
    );
\q_div_res_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_7\,
      Q => o_div_res_dat(0),
      R => '0'
    );
\q_div_res_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_6\,
      Q => o_div_res_dat(1),
      R => '0'
    );
\q_div_res_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_5\,
      Q => o_div_res_dat(2),
      R => '0'
    );
\q_div_res_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_4\,
      Q => o_div_res_dat(3),
      R => '0'
    );
\q_div_res_dat_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[4]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[4]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[4]_i_1_n_3\,
      CYINIT => w_div_res_dat(0),
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[4]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[4]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[4]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[4]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(4 downto 1)
    );
\q_div_res_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_7\,
      Q => o_div_res_dat(4),
      R => '0'
    );
\q_div_res_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_6\,
      Q => o_div_res_dat(5),
      R => '0'
    );
\q_div_res_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_5\,
      Q => o_div_res_dat(6),
      R => '0'
    );
\q_div_res_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_4\,
      Q => o_div_res_dat(7),
      R => '0'
    );
\q_div_res_dat_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[8]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[8]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[8]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[8]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[8]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[8]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(8 downto 5)
    );
\q_div_res_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_7\,
      Q => o_div_res_dat(8),
      R => '0'
    );
q_div_res_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => m_div_res_vld,
      Q => o_div_res_vld,
      R => '0'
    );
q_div_s_rst_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => i_div_s_rst_p,
      Q => q_div_s_rst_p,
      R => '0'
    );
\q_reg_dvd_dat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(0),
      Q => data18,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(1),
      Q => data19,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(2),
      Q => data20,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(3),
      Q => data21,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(4),
      Q => data22,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(5),
      Q => data23,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(6),
      Q => data24,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(7),
      Q => data25,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(8),
      Q => data26,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(9),
      Q => data27,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(10),
      Q => data28,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(11),
      Q => data29,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(12),
      Q => data30,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(13),
      Q => data31,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(14),
      Q => data0,
      R => q_div_s_rst_p
    );
q_sgn_div_sgn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_dvd_dat(15),
      O => q_sgn_div_sgn_i_1_n_0
    );
q_sgn_div_sgn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_sgn_div_sgn_i_1_n_0,
      Q => q_sgn_div_sgn,
      R => '0'
    );
\throughput_on.delay_enable[1].u_delay_valid\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__6\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_dly_dvr_ena[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvr_ena[1]\
    );
\throughput_on.delay_enable[1].u_delay_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => q_div_s_rst_p,
      I1 => \throughput_on.q_div_rdy_cnt\(2),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(1),
      I4 => \throughput_on.q_div_rdy_cnt\(3),
      I5 => i_div_dat_vld,
      O => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rdy_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      I2 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\
    );
\throughput_on.q_div_rdy_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(0),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(1),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(2),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(3),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rep_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rep_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(1),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \p_0_in__0\(1)
    );
\throughput_on.q_div_rep_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      O => \p_0_in__0\(2)
    );
\throughput_on.q_div_rep_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(3),
      O => sel
    );
\throughput_on.q_div_rep_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(3),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\throughput_on.q_div_rep_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rep_cnt_reg\(0),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => \throughput_on.q_div_rep_cnt_reg\(1),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => \throughput_on.q_div_rep_cnt_reg\(2),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => \throughput_on.q_div_rep_cnt_reg\(3),
      R => \w_dly_dvr_ena[0]\
    );
u_delay_sign: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_sgn_div_sgn,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => NLW_u_delay_sign_o_dly_a_value_UNCONNECTED(0)
    );
u_delay_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__2\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_div_dat_vld,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => q_div_s_rst_p,
      o_dly_a_value(0) => m_div_res_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ is
  port (
    i_div_s_rst_p : in STD_LOGIC;
    i_div_a_clk_p : in STD_LOGIC;
    i_div_dat_vld : in STD_LOGIC;
    o_div_dat_rdy : out STD_LOGIC;
    i_div_dvd_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_dvr_dat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o_div_res_vld : out STD_LOGIC;
    o_div_res_dat : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DVD_W : integer;
  attribute DVD_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is 16;
  attribute DVR_W : integer;
  attribute DVR_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is 16;
  attribute L : string;
  attribute L of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "32";
  attribute M : string;
  attribute M of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "17";
  attribute N : integer;
  attribute N of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "divider";
  attribute R : integer;
  attribute R of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is 2;
  attribute RES_W : integer;
  attribute RES_W of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "1'b1";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\ is
  signal data0 : STD_LOGIC;
  signal data18 : STD_LOGIC;
  signal data19 : STD_LOGIC;
  signal data20 : STD_LOGIC;
  signal data21 : STD_LOGIC;
  signal data22 : STD_LOGIC;
  signal data23 : STD_LOGIC;
  signal data24 : STD_LOGIC;
  signal data25 : STD_LOGIC;
  signal data26 : STD_LOGIC;
  signal data27 : STD_LOGIC;
  signal data28 : STD_LOGIC;
  signal data29 : STD_LOGIC;
  signal data30 : STD_LOGIC;
  signal data31 : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_1_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_2_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_3_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_4_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_5_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_6_n_0\ : STD_LOGIC;
  signal \delay_dividend[0].u_delay_dividend_i_7_n_0\ : STD_LOGIC;
  signal \div_loop[0].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \div_loop[1].throughput_on.q_dly_rem_ena\ : STD_LOGIC;
  signal \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\ : STD_LOGIC;
  signal \div_loop[1].w_div_rem_dat\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[0]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \m_div_rem_dat[1]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal m_div_res_vld : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal q_div_dat_vld : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of q_div_dat_vld : signal is "35";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of q_div_dat_vld : signal is "found";
  signal q_div_dat_vld_i_1_n_0 : STD_LOGIC;
  signal q_div_dvd_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal q_div_dvd_dat0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \q_div_dvd_dat[11]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[11]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[15]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[3]_i_6_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_4_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat[7]_i_5_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_dvd_dat_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_dvr_dat[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_div_dvr_dat_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \q_div_dvr_dat_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_div_res_dat_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal q_div_s_rst_p : STD_LOGIC;
  signal q_sgn_div_sgn : STD_LOGIC;
  signal q_sgn_div_sgn_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \throughput_on.q_div_rep_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w_div_quo_dat[0]\ : STD_LOGIC;
  signal \w_div_quo_dat[16]\ : STD_LOGIC;
  signal w_div_res_dat : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \w_dly_dvd_dat[0]\ : STD_LOGIC;
  signal \w_dly_dvd_dat[1]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[0]\ : STD_LOGIC;
  signal \w_dly_dvr_ena[1]\ : STD_LOGIC;
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_u_delay_sign_o_dly_a_value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DELAY : string;
  attribute DELAY of \delay_dividend[0].u_delay_dividend\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_dividend[0].u_delay_dividend\ : label is "yes";
  attribute RESET : string;
  attribute RESET of \delay_dividend[0].u_delay_dividend\ : label is "1'b0";
  attribute SHREG : string;
  attribute SHREG of \delay_dividend[0].u_delay_dividend\ : label is "Yes";
  attribute STYLE : string;
  attribute STYLE of \delay_dividend[0].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH : string;
  attribute WIDTH of \delay_dividend[0].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_dividend[1].u_delay_dividend\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_dividend[1].u_delay_dividend\ : label is "yes";
  attribute RESET of \delay_dividend[1].u_delay_dividend\ : label is "1'b0";
  attribute SHREG of \delay_dividend[1].u_delay_dividend\ : label is "Yes";
  attribute STYLE of \delay_dividend[1].u_delay_dividend\ : label is "SRL_REG";
  attribute WIDTH of \delay_dividend[1].u_delay_dividend\ : label is "1";
  attribute DELAY of \delay_divisor[1].u_delay_divisor\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_divisor[1].u_delay_divisor\ : label is "yes";
  attribute RESET of \delay_divisor[1].u_delay_divisor\ : label is "1'b0";
  attribute SHREG of \delay_divisor[1].u_delay_divisor\ : label is "No";
  attribute STYLE of \delay_divisor[1].u_delay_divisor\ : label is "Register";
  attribute WIDTH_integer : integer;
  attribute WIDTH_integer of \delay_divisor[1].u_delay_divisor\ : label is 16;
  attribute DELAY of \delay_quotient[0].u_delay_quotient\ : label is "16";
  attribute KEEP_HIERARCHY of \delay_quotient[0].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[0].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[0].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[0].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[0].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[10].u_delay_quotient\ : label is "6";
  attribute KEEP_HIERARCHY of \delay_quotient[10].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[10].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[10].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[10].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[10].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[11].u_delay_quotient\ : label is "5";
  attribute KEEP_HIERARCHY of \delay_quotient[11].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[11].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[11].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[11].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[11].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[12].u_delay_quotient\ : label is "4";
  attribute KEEP_HIERARCHY of \delay_quotient[12].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[12].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[12].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[12].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[12].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[13].u_delay_quotient\ : label is "3";
  attribute KEEP_HIERARCHY of \delay_quotient[13].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[13].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[13].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[13].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[13].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[14].u_delay_quotient\ : label is "2";
  attribute KEEP_HIERARCHY of \delay_quotient[14].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[14].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[14].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[14].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[14].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute KEEP_HIERARCHY of \delay_quotient[15].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[15].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[15].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[15].u_delay_quotient\ : label is "Register";
  attribute WIDTH of \delay_quotient[15].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[16].u_delay_quotient\ : label is "0";
  attribute KEEP_HIERARCHY of \delay_quotient[16].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[16].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[16].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[16].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[16].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[1].u_delay_quotient\ : label is "15";
  attribute KEEP_HIERARCHY of \delay_quotient[1].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[1].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[1].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[1].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[1].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[2].u_delay_quotient\ : label is "14";
  attribute KEEP_HIERARCHY of \delay_quotient[2].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[2].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[2].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[2].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[2].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[3].u_delay_quotient\ : label is "13";
  attribute KEEP_HIERARCHY of \delay_quotient[3].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[3].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[3].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[3].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[3].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[4].u_delay_quotient\ : label is "12";
  attribute KEEP_HIERARCHY of \delay_quotient[4].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[4].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[4].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[4].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[4].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[5].u_delay_quotient\ : label is "11";
  attribute KEEP_HIERARCHY of \delay_quotient[5].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[5].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[5].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[5].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[5].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[6].u_delay_quotient\ : label is "10";
  attribute KEEP_HIERARCHY of \delay_quotient[6].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[6].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[6].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[6].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[6].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[7].u_delay_quotient\ : label is "9";
  attribute KEEP_HIERARCHY of \delay_quotient[7].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[7].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[7].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[7].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[7].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[8].u_delay_quotient\ : label is "8";
  attribute KEEP_HIERARCHY of \delay_quotient[8].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[8].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[8].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[8].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[8].u_delay_quotient\ : label is "1";
  attribute DELAY of \delay_quotient[9].u_delay_quotient\ : label is "7";
  attribute KEEP_HIERARCHY of \delay_quotient[9].u_delay_quotient\ : label is "yes";
  attribute RESET of \delay_quotient[9].u_delay_quotient\ : label is "1'b0";
  attribute SHREG of \delay_quotient[9].u_delay_quotient\ : label is "Yes";
  attribute STYLE of \delay_quotient[9].u_delay_quotient\ : label is "SRL";
  attribute WIDTH of \delay_quotient[9].u_delay_quotient\ : label is "1";
  attribute DVR_W of \div_loop[0].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[0].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY : string;
  attribute QUOTIENT_ONLY of \div_loop[0].u_div\ : label is "1'b0";
  attribute REM_W : string;
  attribute REM_W of \div_loop[0].u_div\ : label is "17";
  attribute USE_REG : string;
  attribute USE_REG of \div_loop[0].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_loop[0].u_div_i_1\ : label is "soft_lutpair82";
  attribute DVR_W of \div_loop[1].u_div\ : label is 16;
  attribute KEEP_HIERARCHY of \div_loop[1].u_div\ : label is "yes";
  attribute QUOTIENT_ONLY of \div_loop[1].u_div\ : label is "1'b1";
  attribute REM_W of \div_loop[1].u_div\ : label is "17";
  attribute USE_REG of \div_loop[1].u_div\ : label is "1'b1";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_10\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_12\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_13\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_15\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_16\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_17\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_7\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_8\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \div_loop[1].u_div_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of o_div_dat_rdy_INST_0 : label is "soft_lutpair71";
  attribute RTL_MAX_FANOUT of q_div_dat_vld_reg : label is "found";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \q_div_res_dat_reg[8]_i_1\ : label is 35;
  attribute DELAY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "16";
  attribute KEEP_HIERARCHY of \throughput_on.delay_enable[1].u_delay_valid\ : label is "yes";
  attribute RESET of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1'b0";
  attribute SHREG of \throughput_on.delay_enable[1].u_delay_valid\ : label is "Yes";
  attribute STYLE of \throughput_on.delay_enable[1].u_delay_valid\ : label is "SRL_REG";
  attribute WIDTH of \throughput_on.delay_enable[1].u_delay_valid\ : label is "1";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rdy_cnt[3]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \throughput_on.q_div_rep_cnt[3]_i_2\ : label is "soft_lutpair72";
  attribute DELAY of u_delay_sign : label is "18";
  attribute KEEP_HIERARCHY of u_delay_sign : label is "yes";
  attribute RESET of u_delay_sign : label is "1'b1";
  attribute SHREG of u_delay_sign : label is "Yes";
  attribute STYLE of u_delay_sign : label is "SRL_REG";
  attribute WIDTH of u_delay_sign : label is "1";
  attribute DELAY of u_delay_valid : label is "16";
  attribute KEEP_HIERARCHY of u_delay_valid : label is "yes";
  attribute RESET of u_delay_valid : label is "1'b1";
  attribute SHREG of u_delay_valid : label is "Yes";
  attribute STYLE of u_delay_valid : label is "SRL";
  attribute WIDTH of u_delay_valid : label is "1";
begin
\delay_dividend[0].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized0__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[0]\
    );
\delay_dividend[0].u_delay_dividend_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_1_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(3)
    );
\delay_dividend[0].u_delay_dividend_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_4_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_5_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_2_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \delay_dividend[0].u_delay_dividend_i_6_n_0\,
      I1 => \delay_dividend[0].u_delay_dividend_i_7_n_0\,
      O => \delay_dividend[0].u_delay_dividend_i_3_n_0\,
      S => \throughput_on.q_div_rep_cnt_reg\(2)
    );
\delay_dividend[0].u_delay_dividend_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data29,
      I1 => data30,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data31,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data0,
      O => \delay_dividend[0].u_delay_dividend_i_4_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data25,
      I1 => data26,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data27,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data28,
      O => \delay_dividend[0].u_delay_dividend_i_5_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data21,
      I1 => data22,
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => data23,
      I4 => \throughput_on.q_div_rep_cnt_reg\(0),
      I5 => data24,
      O => \delay_dividend[0].u_delay_dividend_i_6_n_0\
    );
\delay_dividend[0].u_delay_dividend_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data18,
      I1 => \throughput_on.q_div_rep_cnt_reg\(1),
      I2 => data19,
      I3 => \throughput_on.q_div_rep_cnt_reg\(0),
      I4 => data20,
      O => \delay_dividend[0].u_delay_dividend_i_7_n_0\
    );
\delay_dividend[1].u_delay_dividend\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => '0',
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvd_dat[1]\
    );
\delay_divisor[1].u_delay_divisor\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized1__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_dly_a_value(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_dly_a_value(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_dly_a_value(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_dly_a_value(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_dly_a_value(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_dly_a_value(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_dly_a_value(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_dly_a_value(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_dly_a_value(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_dly_a_value(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_dly_a_value(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_dly_a_value(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_dly_a_value(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_dly_a_value(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_dly_a_value(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_dly_s_ena_p => \w_dly_dvr_ena[1]\,
      i_dly_s_rst_p => '0',
      o_dly_a_value(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0)
    );
\delay_quotient[0].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized2__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(16)
    );
\delay_quotient[10].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized12__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(6)
    );
\delay_quotient[11].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized13__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(5)
    );
\delay_quotient[12].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized14__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(4)
    );
\delay_quotient[13].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized15__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(3)
    );
\delay_quotient[14].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized16__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(2)
    );
\delay_quotient[15].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized17__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(1)
    );
\delay_quotient[16].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized18__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[16]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(0)
    );
\delay_quotient[1].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized3__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(15)
    );
\delay_quotient[2].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized4__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(14)
    );
\delay_quotient[3].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized5__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(13)
    );
\delay_quotient[4].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized6__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(12)
    );
\delay_quotient[5].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized7__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(11)
    );
\delay_quotient[6].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized8__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(10)
    );
\delay_quotient[7].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized9__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(9)
    );
\delay_quotient[8].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized10__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(8)
    );
\delay_quotient[9].u_delay_quotient\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized11__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_div_quo_dat[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => w_div_res_dat(7)
    );
\div_loop[0].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__3\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[0]\,
      i_div_dvr_dat(15) => \q_div_dvr_dat_reg_n_0_[0][15]\,
      i_div_dvr_dat(14) => \q_div_dvr_dat_reg_n_0_[0][14]\,
      i_div_dvr_dat(13) => \q_div_dvr_dat_reg_n_0_[0][13]\,
      i_div_dvr_dat(12) => \q_div_dvr_dat_reg_n_0_[0][12]\,
      i_div_dvr_dat(11) => \q_div_dvr_dat_reg_n_0_[0][11]\,
      i_div_dvr_dat(10) => \q_div_dvr_dat_reg_n_0_[0][10]\,
      i_div_dvr_dat(9) => \q_div_dvr_dat_reg_n_0_[0][9]\,
      i_div_dvr_dat(8) => \q_div_dvr_dat_reg_n_0_[0][8]\,
      i_div_dvr_dat(7) => \q_div_dvr_dat_reg_n_0_[0][7]\,
      i_div_dvr_dat(6) => \q_div_dvr_dat_reg_n_0_[0][6]\,
      i_div_dvr_dat(5) => \q_div_dvr_dat_reg_n_0_[0][5]\,
      i_div_dvr_dat(4) => \q_div_dvr_dat_reg_n_0_[0][4]\,
      i_div_dvr_dat(3) => \q_div_dvr_dat_reg_n_0_[0][3]\,
      i_div_dvr_dat(2) => \q_div_dvr_dat_reg_n_0_[0][2]\,
      i_div_dvr_dat(1) => \q_div_dvr_dat_reg_n_0_[0][1]\,
      i_div_dvr_dat(0) => \q_div_dvr_dat_reg_n_0_[0][0]\,
      i_div_rem_dat(16 downto 0) => \div_loop[0].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[0]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[0]\(16 downto 0)
    );
\div_loop[0].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(16),
      I1 => \m_div_rem_dat[0]\(16),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(16)
    );
\div_loop[0].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(7),
      I1 => \m_div_rem_dat[0]\(7),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(7)
    );
\div_loop[0].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(6),
      I1 => \m_div_rem_dat[0]\(6),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(6)
    );
\div_loop[0].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(5),
      I1 => \m_div_rem_dat[0]\(5),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(5)
    );
\div_loop[0].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(4),
      I1 => \m_div_rem_dat[0]\(4),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(4)
    );
\div_loop[0].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(3),
      I1 => \m_div_rem_dat[0]\(3),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(3)
    );
\div_loop[0].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(2),
      I1 => \m_div_rem_dat[0]\(2),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(2)
    );
\div_loop[0].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(1),
      I1 => \m_div_rem_dat[0]\(1),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(1)
    );
\div_loop[0].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(0),
      I1 => \m_div_rem_dat[0]\(0),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(0)
    );
\div_loop[0].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(15),
      I1 => \m_div_rem_dat[0]\(15),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(15)
    );
\div_loop[0].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(14),
      I1 => \m_div_rem_dat[0]\(14),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(14)
    );
\div_loop[0].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(13),
      I1 => \m_div_rem_dat[0]\(13),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(13)
    );
\div_loop[0].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(12),
      I1 => \m_div_rem_dat[0]\(12),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(12)
    );
\div_loop[0].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(11),
      I1 => \m_div_rem_dat[0]\(11),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(11)
    );
\div_loop[0].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(10),
      I1 => \m_div_rem_dat[0]\(10),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(10)
    );
\div_loop[0].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(9),
      I1 => \m_div_rem_dat[0]\(9),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(9)
    );
\div_loop[0].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_div_dvd_dat(8),
      I1 => \m_div_rem_dat[0]\(8),
      I2 => q_div_dat_vld,
      O => \div_loop[0].w_div_rem_dat\(8)
    );
\div_loop[1].throughput_on.q_dly_rem_ena_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \w_dly_dvr_ena[1]\,
      I1 => q_div_s_rst_p,
      O => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\
    );
\div_loop[1].throughput_on.q_dly_rem_ena_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => \div_loop[1].throughput_on.q_dly_rem_ena_i_1_n_0\,
      Q => \div_loop[1].throughput_on.q_dly_rem_ena\,
      R => '0'
    );
\div_loop[1].u_div\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_div__parameterized0__3\
     port map (
      i_div_a_clk_p => i_div_a_clk_p,
      i_div_dvd_dat => \w_dly_dvd_dat[1]\,
      i_div_dvr_dat(15 downto 0) => \q_div_dvr_dat[1]\(15 downto 0),
      i_div_rem_dat(16 downto 0) => \div_loop[1].w_div_rem_dat\(16 downto 0),
      o_div_quo_dat => \w_div_quo_dat[16]\,
      o_div_rem_dat(16 downto 0) => \m_div_rem_dat[1]\(16 downto 0)
    );
\div_loop[1].u_div_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(16),
      I1 => \m_div_rem_dat[1]\(16),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(16)
    );
\div_loop[1].u_div_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(7),
      I1 => \m_div_rem_dat[1]\(7),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(7)
    );
\div_loop[1].u_div_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(6),
      I1 => \m_div_rem_dat[1]\(6),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(6)
    );
\div_loop[1].u_div_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(5),
      I1 => \m_div_rem_dat[1]\(5),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(5)
    );
\div_loop[1].u_div_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(4),
      I1 => \m_div_rem_dat[1]\(4),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(4)
    );
\div_loop[1].u_div_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(3),
      I1 => \m_div_rem_dat[1]\(3),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(3)
    );
\div_loop[1].u_div_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(2),
      I1 => \m_div_rem_dat[1]\(2),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(2)
    );
\div_loop[1].u_div_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(1),
      I1 => \m_div_rem_dat[1]\(1),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(1)
    );
\div_loop[1].u_div_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(0),
      I1 => \m_div_rem_dat[1]\(0),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(0)
    );
\div_loop[1].u_div_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(15),
      I1 => \m_div_rem_dat[1]\(15),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(15)
    );
\div_loop[1].u_div_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(14),
      I1 => \m_div_rem_dat[1]\(14),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(14)
    );
\div_loop[1].u_div_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(13),
      I1 => \m_div_rem_dat[1]\(13),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(13)
    );
\div_loop[1].u_div_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(12),
      I1 => \m_div_rem_dat[1]\(12),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(12)
    );
\div_loop[1].u_div_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(11),
      I1 => \m_div_rem_dat[1]\(11),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(11)
    );
\div_loop[1].u_div_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(10),
      I1 => \m_div_rem_dat[1]\(10),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(10)
    );
\div_loop[1].u_div_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(9),
      I1 => \m_div_rem_dat[1]\(9),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(9)
    );
\div_loop[1].u_div_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \m_div_rem_dat[0]\(8),
      I1 => \m_div_rem_dat[1]\(8),
      I2 => \div_loop[1].throughput_on.q_dly_rem_ena\,
      O => \div_loop[1].w_div_rem_dat\(8)
    );
o_div_dat_rdy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      I4 => q_div_s_rst_p,
      O => o_div_dat_rdy
    );
q_div_dat_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      I5 => q_div_s_rst_p,
      O => q_div_dat_vld_i_1_n_0
    );
q_div_dat_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_div_dat_vld_i_1_n_0,
      Q => q_div_dat_vld,
      R => '0'
    );
\q_div_dvd_dat[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(11),
      O => \q_div_dvd_dat[11]_i_2_n_0\
    );
\q_div_dvd_dat[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(10),
      O => \q_div_dvd_dat[11]_i_3_n_0\
    );
\q_div_dvd_dat[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(9),
      O => \q_div_dvd_dat[11]_i_4_n_0\
    );
\q_div_dvd_dat[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(8),
      O => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      O => \q_div_dvd_dat[15]_i_2_n_0\
    );
\q_div_dvd_dat[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(14),
      O => \q_div_dvd_dat[15]_i_3_n_0\
    );
\q_div_dvd_dat[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(13),
      O => \q_div_dvd_dat[15]_i_4_n_0\
    );
\q_div_dvd_dat[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(12),
      O => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_2_n_0\
    );
\q_div_dvd_dat[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(3),
      O => \q_div_dvd_dat[3]_i_3_n_0\
    );
\q_div_dvd_dat[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(2),
      O => \q_div_dvd_dat[3]_i_4_n_0\
    );
\q_div_dvd_dat[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_div_dvr_dat(0),
      I1 => i_div_dvd_dat(15),
      I2 => i_div_dvr_dat(1),
      O => \q_div_dvd_dat[3]_i_5_n_0\
    );
\q_div_dvd_dat[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvd_dat(15),
      I1 => i_div_dvr_dat(0),
      O => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(7),
      O => \q_div_dvd_dat[7]_i_2_n_0\
    );
\q_div_dvd_dat[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(6),
      O => \q_div_dvd_dat[7]_i_3_n_0\
    );
\q_div_dvd_dat[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(5),
      O => \q_div_dvd_dat[7]_i_4_n_0\
    );
\q_div_dvd_dat[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_div_dvr_dat(4),
      O => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(0),
      Q => q_div_dvd_dat(0),
      R => '0'
    );
\q_div_dvd_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(10),
      Q => q_div_dvd_dat(10),
      R => '0'
    );
\q_div_dvd_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(11),
      Q => q_div_dvd_dat(11),
      R => '0'
    );
\q_div_dvd_dat_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[11]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[11]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(11 downto 8),
      S(3) => \q_div_dvd_dat[11]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[11]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[11]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[11]_i_5_n_0\
    );
\q_div_dvd_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(12),
      Q => q_div_dvd_dat(12),
      R => '0'
    );
\q_div_dvd_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(13),
      Q => q_div_dvd_dat(13),
      R => '0'
    );
\q_div_dvd_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(14),
      Q => q_div_dvd_dat(14),
      R => '0'
    );
\q_div_dvd_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(15),
      Q => q_div_dvd_dat(15),
      R => '0'
    );
\q_div_dvd_dat_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[11]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[15]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[15]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(15 downto 12),
      S(3) => \q_div_dvd_dat[15]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[15]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[15]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[15]_i_5_n_0\
    );
\q_div_dvd_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(16),
      Q => q_div_dvd_dat(16),
      R => '0'
    );
\q_div_dvd_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_q_div_dvd_dat_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q_div_dvd_dat_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => q_div_dvd_dat0(16),
      S(3 downto 0) => B"0001"
    );
\q_div_dvd_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(1),
      Q => q_div_dvd_dat(1),
      R => '0'
    );
\q_div_dvd_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(2),
      Q => q_div_dvd_dat(2),
      R => '0'
    );
\q_div_dvd_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(3),
      Q => q_div_dvd_dat(3),
      R => '0'
    );
\q_div_dvd_dat_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[3]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[3]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \q_div_dvd_dat[3]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => q_div_dvd_dat0(3 downto 0),
      S(3) => \q_div_dvd_dat[3]_i_3_n_0\,
      S(2) => \q_div_dvd_dat[3]_i_4_n_0\,
      S(1) => \q_div_dvd_dat[3]_i_5_n_0\,
      S(0) => \q_div_dvd_dat[3]_i_6_n_0\
    );
\q_div_dvd_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(4),
      Q => q_div_dvd_dat(4),
      R => '0'
    );
\q_div_dvd_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(5),
      Q => q_div_dvd_dat(5),
      R => '0'
    );
\q_div_dvd_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(6),
      Q => q_div_dvd_dat(6),
      R => '0'
    );
\q_div_dvd_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(7),
      Q => q_div_dvd_dat(7),
      R => '0'
    );
\q_div_dvd_dat_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_dvd_dat_reg[3]_i_1_n_0\,
      CO(3) => \q_div_dvd_dat_reg[7]_i_1_n_0\,
      CO(2) => \q_div_dvd_dat_reg[7]_i_1_n_1\,
      CO(1) => \q_div_dvd_dat_reg[7]_i_1_n_2\,
      CO(0) => \q_div_dvd_dat_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => q_div_dvd_dat0(7 downto 4),
      S(3) => \q_div_dvd_dat[7]_i_2_n_0\,
      S(2) => \q_div_dvd_dat[7]_i_3_n_0\,
      S(1) => \q_div_dvd_dat[7]_i_4_n_0\,
      S(0) => \q_div_dvd_dat[7]_i_5_n_0\
    );
\q_div_dvd_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(8),
      Q => q_div_dvd_dat(8),
      R => '0'
    );
\q_div_dvd_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => q_div_dvd_dat0(9),
      Q => q_div_dvd_dat(9),
      R => '0'
    );
\q_div_dvr_dat_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(0),
      Q => \q_div_dvr_dat_reg_n_0_[0][0]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(10),
      Q => \q_div_dvr_dat_reg_n_0_[0][10]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(11),
      Q => \q_div_dvr_dat_reg_n_0_[0][11]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(12),
      Q => \q_div_dvr_dat_reg_n_0_[0][12]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(13),
      Q => \q_div_dvr_dat_reg_n_0_[0][13]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(14),
      Q => \q_div_dvr_dat_reg_n_0_[0][14]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(15),
      Q => \q_div_dvr_dat_reg_n_0_[0][15]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(1),
      Q => \q_div_dvr_dat_reg_n_0_[0][1]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(2),
      Q => \q_div_dvr_dat_reg_n_0_[0][2]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(3),
      Q => \q_div_dvr_dat_reg_n_0_[0][3]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(4),
      Q => \q_div_dvr_dat_reg_n_0_[0][4]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(5),
      Q => \q_div_dvr_dat_reg_n_0_[0][5]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(6),
      Q => \q_div_dvr_dat_reg_n_0_[0][6]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(7),
      Q => \q_div_dvr_dat_reg_n_0_[0][7]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(8),
      Q => \q_div_dvr_dat_reg_n_0_[0][8]\,
      R => '0'
    );
\q_div_dvr_dat_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvr_dat(9),
      Q => \q_div_dvr_dat_reg_n_0_[0][9]\,
      R => '0'
    );
\q_div_res_dat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_6\,
      Q => o_div_res_dat(9),
      R => '0'
    );
\q_div_res_dat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_5\,
      Q => o_div_res_dat(10),
      R => '0'
    );
\q_div_res_dat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_4\,
      Q => o_div_res_dat(11),
      R => '0'
    );
\q_div_res_dat_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[12]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[12]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[12]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[12]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[12]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[12]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(12 downto 9)
    );
\q_div_res_dat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_7\,
      Q => o_div_res_dat(12),
      R => '0'
    );
\q_div_res_dat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_6\,
      Q => o_div_res_dat(13),
      R => '0'
    );
\q_div_res_dat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_5\,
      Q => o_div_res_dat(14),
      R => '0'
    );
\q_div_res_dat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[16]_i_1_n_4\,
      Q => o_div_res_dat(15),
      R => '0'
    );
\q_div_res_dat_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[12]_i_1_n_0\,
      CO(3) => \NLW_q_div_res_dat_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_div_res_dat_reg[16]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[16]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[16]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[16]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[16]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[16]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(16 downto 13)
    );
\q_div_res_dat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_7\,
      Q => o_div_res_dat(0),
      R => '0'
    );
\q_div_res_dat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_6\,
      Q => o_div_res_dat(1),
      R => '0'
    );
\q_div_res_dat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_5\,
      Q => o_div_res_dat(2),
      R => '0'
    );
\q_div_res_dat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[4]_i_1_n_4\,
      Q => o_div_res_dat(3),
      R => '0'
    );
\q_div_res_dat_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[4]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[4]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[4]_i_1_n_3\,
      CYINIT => w_div_res_dat(0),
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[4]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[4]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[4]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[4]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(4 downto 1)
    );
\q_div_res_dat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_7\,
      Q => o_div_res_dat(4),
      R => '0'
    );
\q_div_res_dat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_6\,
      Q => o_div_res_dat(5),
      R => '0'
    );
\q_div_res_dat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_5\,
      Q => o_div_res_dat(6),
      R => '0'
    );
\q_div_res_dat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[8]_i_1_n_4\,
      Q => o_div_res_dat(7),
      R => '0'
    );
\q_div_res_dat_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_div_res_dat_reg[4]_i_1_n_0\,
      CO(3) => \q_div_res_dat_reg[8]_i_1_n_0\,
      CO(2) => \q_div_res_dat_reg[8]_i_1_n_1\,
      CO(1) => \q_div_res_dat_reg[8]_i_1_n_2\,
      CO(0) => \q_div_res_dat_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_div_res_dat_reg[8]_i_1_n_4\,
      O(2) => \q_div_res_dat_reg[8]_i_1_n_5\,
      O(1) => \q_div_res_dat_reg[8]_i_1_n_6\,
      O(0) => \q_div_res_dat_reg[8]_i_1_n_7\,
      S(3 downto 0) => w_div_res_dat(8 downto 5)
    );
\q_div_res_dat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => m_div_res_vld,
      D => \q_div_res_dat_reg[12]_i_1_n_7\,
      Q => o_div_res_dat(8),
      R => '0'
    );
q_div_res_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => m_div_res_vld,
      Q => o_div_res_vld,
      R => '0'
    );
q_div_s_rst_p_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => i_div_s_rst_p,
      Q => q_div_s_rst_p,
      R => '0'
    );
\q_reg_dvd_dat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(0),
      Q => data18,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(1),
      Q => data19,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(2),
      Q => data20,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(3),
      Q => data21,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(4),
      Q => data22,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(5),
      Q => data23,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(6),
      Q => data24,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(7),
      Q => data25,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(8),
      Q => data26,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(9),
      Q => data27,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(10),
      Q => data28,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(11),
      Q => data29,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(12),
      Q => data30,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(13),
      Q => data31,
      R => q_div_s_rst_p
    );
\q_reg_dvd_dat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \w_dly_dvr_ena[0]\,
      D => i_div_dvd_dat(14),
      Q => data0,
      R => q_div_s_rst_p
    );
q_sgn_div_sgn_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_div_dvr_dat(15),
      I1 => i_div_dvd_dat(15),
      O => q_sgn_div_sgn_i_1_n_0
    );
q_sgn_div_sgn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => '1',
      D => q_sgn_div_sgn_i_1_n_0,
      Q => q_sgn_div_sgn,
      R => '0'
    );
\throughput_on.delay_enable[1].u_delay_valid\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__5\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => \w_dly_dvr_ena[0]\,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => \w_dly_dvr_ena[1]\
    );
\throughput_on.delay_enable[1].u_delay_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => q_div_s_rst_p,
      I1 => \throughput_on.q_div_rdy_cnt\(2),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(1),
      I4 => \throughput_on.q_div_rdy_cnt\(3),
      I5 => i_div_dat_vld,
      O => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rdy_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      O => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(1),
      I1 => \throughput_on.q_div_rdy_cnt\(0),
      I2 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_div_dat_vld,
      I1 => \throughput_on.q_div_rdy_cnt\(3),
      I2 => \throughput_on.q_div_rdy_cnt\(1),
      I3 => \throughput_on.q_div_rdy_cnt\(0),
      I4 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\
    );
\throughput_on.q_div_rdy_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \throughput_on.q_div_rdy_cnt\(3),
      I1 => \throughput_on.q_div_rdy_cnt\(1),
      I2 => \throughput_on.q_div_rdy_cnt\(0),
      I3 => \throughput_on.q_div_rdy_cnt\(2),
      O => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\
    );
\throughput_on.q_div_rdy_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(0),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[1]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(1),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[2]_i_1_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(2),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rdy_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => \throughput_on.q_div_rdy_cnt[3]_i_1_n_0\,
      D => \throughput_on.q_div_rdy_cnt[3]_i_2_n_0\,
      Q => \throughput_on.q_div_rdy_cnt\(3),
      R => q_div_s_rst_p
    );
\throughput_on.q_div_rep_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\
    );
\throughput_on.q_div_rep_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(1),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      O => \p_0_in__0\(1)
    );
\throughput_on.q_div_rep_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      O => \p_0_in__0\(2)
    );
\throughput_on.q_div_rep_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(2),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(3),
      O => sel
    );
\throughput_on.q_div_rep_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \throughput_on.q_div_rep_cnt_reg\(3),
      I1 => \throughput_on.q_div_rep_cnt_reg\(0),
      I2 => \throughput_on.q_div_rep_cnt_reg\(1),
      I3 => \throughput_on.q_div_rep_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\throughput_on.q_div_rep_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \throughput_on.q_div_rep_cnt[0]_i_1_n_0\,
      Q => \throughput_on.q_div_rep_cnt_reg\(0),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(1),
      Q => \throughput_on.q_div_rep_cnt_reg\(1),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(2),
      Q => \throughput_on.q_div_rep_cnt_reg\(2),
      R => \w_dly_dvr_ena[0]\
    );
\throughput_on.q_div_rep_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_div_a_clk_p,
      CE => sel,
      D => \p_0_in__0\(3),
      Q => \throughput_on.q_div_rep_cnt_reg\(3),
      R => \w_dly_dvr_ena[0]\
    );
u_delay_sign: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized20__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_sgn_div_sgn,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => '0',
      o_dly_a_value(0) => NLW_u_delay_sign_o_dly_a_value_UNCONNECTED(0)
    );
u_delay_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider_delay__parameterized19__3\
     port map (
      i_dly_a_clk_p => i_div_a_clk_p,
      i_dly_a_value(0) => q_div_dat_vld,
      i_dly_s_ena_p => '1',
      i_dly_s_rst_p => q_div_s_rst_p,
      o_dly_a_value(0) => m_div_res_vld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg is
  port (
    \block[0].w_avg_valid\ : out STD_LOGIC;
    i_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_s_rst_p : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_data_cnt_reg[0]_0\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_1\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_2\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_3\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_4\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_5\ : in STD_LOGIC;
    q_last : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg is
  signal \^block[0].w_avg_valid\ : STD_LOGIC;
  signal \^i_valid\ : STD_LOGIC;
  signal o_valid_i_1_n_0 : STD_LOGIC;
  signal \q_data_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_data_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal q_div_rdy : STD_LOGIC;
  signal q_div_res_dat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_div_res_vld : STD_LOGIC;
  signal q_div_vld : STD_LOGIC;
  signal q_div_vld_i_1_n_0 : STD_LOGIC;
  signal \q_sum_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal q_sum_buf_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_sum_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_q_data_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_sum_buf_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DVD_W : integer;
  attribute DVD_W of DIVIDER : label is 16;
  attribute DVR_W : integer;
  attribute DVR_W of DIVIDER : label is 16;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of DIVIDER : label is "yes";
  attribute L : string;
  attribute L of DIVIDER : label is "32";
  attribute M : string;
  attribute M of DIVIDER : label is "17";
  attribute N : integer;
  attribute N of DIVIDER : label is 2;
  attribute R : integer;
  attribute R of DIVIDER : label is 2;
  attribute RES_W : integer;
  attribute RES_W of DIVIDER : label is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of DIVIDER : label is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of DIVIDER : label is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of DIVIDER : label is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of DIVIDER : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of o_valid_i_1 : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of q_div_vld_i_1 : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[8]_i_1\ : label is 11;
begin
  \block[0].w_avg_valid\ <= \^block[0].w_avg_valid\;
  i_valid <= \^i_valid\;
DIVIDER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__1\
     port map (
      i_div_a_clk_p => i_clk,
      i_div_dat_vld => q_div_vld,
      i_div_dvd_dat(15 downto 0) => q_sum_buf_reg(15 downto 0),
      i_div_dvr_dat(15 downto 0) => q_data_cnt_reg(15 downto 0),
      i_div_s_rst_p => i_div_s_rst_p,
      o_div_dat_rdy => q_div_rdy,
      o_div_res_dat(15 downto 0) => q_div_res_dat(15 downto 0),
      o_div_res_vld => q_div_res_vld
    );
\o_avg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(0),
      Q => Q(0),
      R => '0'
    );
\o_avg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(10),
      Q => Q(10),
      R => '0'
    );
\o_avg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(11),
      Q => Q(11),
      R => '0'
    );
\o_avg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(12),
      Q => Q(12),
      R => '0'
    );
\o_avg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(13),
      Q => Q(13),
      R => '0'
    );
\o_avg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(14),
      Q => Q(14),
      R => '0'
    );
\o_avg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(15),
      Q => Q(15),
      R => '0'
    );
\o_avg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(1),
      Q => Q(1),
      R => '0'
    );
\o_avg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(2),
      Q => Q(2),
      R => '0'
    );
\o_avg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(3),
      Q => Q(3),
      R => '0'
    );
\o_avg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(4),
      Q => Q(4),
      R => '0'
    );
\o_avg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(5),
      Q => Q(5),
      R => '0'
    );
\o_avg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(6),
      Q => Q(6),
      R => '0'
    );
\o_avg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(7),
      Q => Q(7),
      R => '0'
    );
\o_avg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(8),
      Q => Q(8),
      R => '0'
    );
\o_avg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(9),
      Q => Q(9),
      R => '0'
    );
o_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^block[0].w_avg_valid\,
      I1 => q_div_res_vld,
      O => o_valid_i_1_n_0
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_valid_i_1_n_0,
      Q => \^block[0].w_avg_valid\,
      R => '0'
    );
\q_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \q_data_cnt_reg[0]_0\,
      I1 => \q_data_cnt_reg[0]_1\,
      I2 => \q_data_cnt_reg[0]_2\,
      I3 => \q_data_cnt_reg[0]_3\,
      I4 => \q_data_cnt_reg[0]_4\,
      I5 => \q_data_cnt_reg[0]_5\,
      O => \^i_valid\
    );
\q_data_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_data_cnt[0]_i_2_n_0\
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[0]_i_1_n_7\,
      Q => q_data_cnt_reg(0),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_data_cnt_reg[0]_i_1_n_0\,
      CO(2) => \q_data_cnt_reg[0]_i_1_n_1\,
      CO(1) => \q_data_cnt_reg[0]_i_1_n_2\,
      CO(0) => \q_data_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \q_data_cnt_reg[0]_i_1_n_4\,
      O(2) => \q_data_cnt_reg[0]_i_1_n_5\,
      O(1) => \q_data_cnt_reg[0]_i_1_n_6\,
      O(0) => \q_data_cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => q_data_cnt_reg(3 downto 1),
      S(0) => \q_data_cnt[0]_i_2_n_0\
    );
\q_data_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[8]_i_1_n_5\,
      Q => q_data_cnt_reg(10),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[8]_i_1_n_4\,
      Q => q_data_cnt_reg(11),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[12]_i_1_n_7\,
      Q => q_data_cnt_reg(12),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_q_data_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_data_cnt_reg[12]_i_1_n_1\,
      CO(1) => \q_data_cnt_reg[12]_i_1_n_2\,
      CO(0) => \q_data_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[12]_i_1_n_4\,
      O(2) => \q_data_cnt_reg[12]_i_1_n_5\,
      O(1) => \q_data_cnt_reg[12]_i_1_n_6\,
      O(0) => \q_data_cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(15 downto 12)
    );
\q_data_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[12]_i_1_n_6\,
      Q => q_data_cnt_reg(13),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[12]_i_1_n_5\,
      Q => q_data_cnt_reg(14),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[12]_i_1_n_4\,
      Q => q_data_cnt_reg(15),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[0]_i_1_n_6\,
      Q => q_data_cnt_reg(1),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[0]_i_1_n_5\,
      Q => q_data_cnt_reg(2),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[0]_i_1_n_4\,
      Q => q_data_cnt_reg(3),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[4]_i_1_n_7\,
      Q => q_data_cnt_reg(4),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[0]_i_1_n_0\,
      CO(3) => \q_data_cnt_reg[4]_i_1_n_0\,
      CO(2) => \q_data_cnt_reg[4]_i_1_n_1\,
      CO(1) => \q_data_cnt_reg[4]_i_1_n_2\,
      CO(0) => \q_data_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[4]_i_1_n_4\,
      O(2) => \q_data_cnt_reg[4]_i_1_n_5\,
      O(1) => \q_data_cnt_reg[4]_i_1_n_6\,
      O(0) => \q_data_cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(7 downto 4)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[4]_i_1_n_6\,
      Q => q_data_cnt_reg(5),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[4]_i_1_n_5\,
      Q => q_data_cnt_reg(6),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[4]_i_1_n_4\,
      Q => q_data_cnt_reg(7),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[8]_i_1_n_7\,
      Q => q_data_cnt_reg(8),
      R => \^block[0].w_avg_valid\
    );
\q_data_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[4]_i_1_n_0\,
      CO(3) => \q_data_cnt_reg[8]_i_1_n_0\,
      CO(2) => \q_data_cnt_reg[8]_i_1_n_1\,
      CO(1) => \q_data_cnt_reg[8]_i_1_n_2\,
      CO(0) => \q_data_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[8]_i_1_n_4\,
      O(2) => \q_data_cnt_reg[8]_i_1_n_5\,
      O(1) => \q_data_cnt_reg[8]_i_1_n_6\,
      O(0) => \q_data_cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(11 downto 8)
    );
\q_data_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_data_cnt_reg[8]_i_1_n_6\,
      Q => q_data_cnt_reg(9),
      R => \^block[0].w_avg_valid\
    );
q_div_vld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q_div_vld,
      I1 => q_last(0),
      I2 => q_div_rdy,
      I3 => q_div_res_vld,
      O => q_div_vld_i_1_n_0
    );
q_div_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => q_div_vld_i_1_n_0,
      Q => q_div_vld,
      R => '0'
    );
\q_sum_buf[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(3),
      I1 => q_sum_buf_reg(3),
      O => \q_sum_buf[0]_i_2_n_0\
    );
\q_sum_buf[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(2),
      I1 => q_sum_buf_reg(2),
      O => \q_sum_buf[0]_i_3_n_0\
    );
\q_sum_buf[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(1),
      I1 => q_sum_buf_reg(1),
      O => \q_sum_buf[0]_i_4_n_0\
    );
\q_sum_buf[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(0),
      I1 => q_sum_buf_reg(0),
      O => \q_sum_buf[0]_i_5_n_0\
    );
\q_sum_buf[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(15),
      I1 => q_sum_buf_reg(15),
      O => \q_sum_buf[12]_i_2_n_0\
    );
\q_sum_buf[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(14),
      I1 => q_sum_buf_reg(14),
      O => \q_sum_buf[12]_i_3_n_0\
    );
\q_sum_buf[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(13),
      I1 => q_sum_buf_reg(13),
      O => \q_sum_buf[12]_i_4_n_0\
    );
\q_sum_buf[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(12),
      I1 => q_sum_buf_reg(12),
      O => \q_sum_buf[12]_i_5_n_0\
    );
\q_sum_buf[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(7),
      I1 => q_sum_buf_reg(7),
      O => \q_sum_buf[4]_i_2_n_0\
    );
\q_sum_buf[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(6),
      I1 => q_sum_buf_reg(6),
      O => \q_sum_buf[4]_i_3_n_0\
    );
\q_sum_buf[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(5),
      I1 => q_sum_buf_reg(5),
      O => \q_sum_buf[4]_i_4_n_0\
    );
\q_sum_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(4),
      I1 => q_sum_buf_reg(4),
      O => \q_sum_buf[4]_i_5_n_0\
    );
\q_sum_buf[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(11),
      I1 => q_sum_buf_reg(11),
      O => \q_sum_buf[8]_i_2_n_0\
    );
\q_sum_buf[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(10),
      I1 => q_sum_buf_reg(10),
      O => \q_sum_buf[8]_i_3_n_0\
    );
\q_sum_buf[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(9),
      I1 => q_sum_buf_reg(9),
      O => \q_sum_buf[8]_i_4_n_0\
    );
\q_sum_buf[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(8),
      I1 => q_sum_buf_reg(8),
      O => \q_sum_buf[8]_i_5_n_0\
    );
\q_sum_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[0]_i_1_n_7\,
      Q => q_sum_buf_reg(0),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_sum_buf_reg[0]_i_1_n_0\,
      CO(2) => \q_sum_buf_reg[0]_i_1_n_1\,
      CO(1) => \q_sum_buf_reg[0]_i_1_n_2\,
      CO(0) => \q_sum_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(3 downto 0),
      O(3) => \q_sum_buf_reg[0]_i_1_n_4\,
      O(2) => \q_sum_buf_reg[0]_i_1_n_5\,
      O(1) => \q_sum_buf_reg[0]_i_1_n_6\,
      O(0) => \q_sum_buf_reg[0]_i_1_n_7\,
      S(3) => \q_sum_buf[0]_i_2_n_0\,
      S(2) => \q_sum_buf[0]_i_3_n_0\,
      S(1) => \q_sum_buf[0]_i_4_n_0\,
      S(0) => \q_sum_buf[0]_i_5_n_0\
    );
\q_sum_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[8]_i_1_n_5\,
      Q => q_sum_buf_reg(10),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[8]_i_1_n_4\,
      Q => q_sum_buf_reg(11),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[12]_i_1_n_7\,
      Q => q_sum_buf_reg(12),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[8]_i_1_n_0\,
      CO(3) => \NLW_q_sum_buf_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \q_sum_buf_reg[12]_i_1_n_1\,
      CO(1) => \q_sum_buf_reg[12]_i_1_n_2\,
      CO(0) => \q_sum_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => s_tdata(14 downto 12),
      O(3) => \q_sum_buf_reg[12]_i_1_n_4\,
      O(2) => \q_sum_buf_reg[12]_i_1_n_5\,
      O(1) => \q_sum_buf_reg[12]_i_1_n_6\,
      O(0) => \q_sum_buf_reg[12]_i_1_n_7\,
      S(3) => \q_sum_buf[12]_i_2_n_0\,
      S(2) => \q_sum_buf[12]_i_3_n_0\,
      S(1) => \q_sum_buf[12]_i_4_n_0\,
      S(0) => \q_sum_buf[12]_i_5_n_0\
    );
\q_sum_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[12]_i_1_n_6\,
      Q => q_sum_buf_reg(13),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[12]_i_1_n_5\,
      Q => q_sum_buf_reg(14),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[12]_i_1_n_4\,
      Q => q_sum_buf_reg(15),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[0]_i_1_n_6\,
      Q => q_sum_buf_reg(1),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[0]_i_1_n_5\,
      Q => q_sum_buf_reg(2),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[0]_i_1_n_4\,
      Q => q_sum_buf_reg(3),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[4]_i_1_n_7\,
      Q => q_sum_buf_reg(4),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[0]_i_1_n_0\,
      CO(3) => \q_sum_buf_reg[4]_i_1_n_0\,
      CO(2) => \q_sum_buf_reg[4]_i_1_n_1\,
      CO(1) => \q_sum_buf_reg[4]_i_1_n_2\,
      CO(0) => \q_sum_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(7 downto 4),
      O(3) => \q_sum_buf_reg[4]_i_1_n_4\,
      O(2) => \q_sum_buf_reg[4]_i_1_n_5\,
      O(1) => \q_sum_buf_reg[4]_i_1_n_6\,
      O(0) => \q_sum_buf_reg[4]_i_1_n_7\,
      S(3) => \q_sum_buf[4]_i_2_n_0\,
      S(2) => \q_sum_buf[4]_i_3_n_0\,
      S(1) => \q_sum_buf[4]_i_4_n_0\,
      S(0) => \q_sum_buf[4]_i_5_n_0\
    );
\q_sum_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[4]_i_1_n_6\,
      Q => q_sum_buf_reg(5),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[4]_i_1_n_5\,
      Q => q_sum_buf_reg(6),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[4]_i_1_n_4\,
      Q => q_sum_buf_reg(7),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[8]_i_1_n_7\,
      Q => q_sum_buf_reg(8),
      R => \^block[0].w_avg_valid\
    );
\q_sum_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[4]_i_1_n_0\,
      CO(3) => \q_sum_buf_reg[8]_i_1_n_0\,
      CO(2) => \q_sum_buf_reg[8]_i_1_n_1\,
      CO(1) => \q_sum_buf_reg[8]_i_1_n_2\,
      CO(0) => \q_sum_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(11 downto 8),
      O(3) => \q_sum_buf_reg[8]_i_1_n_4\,
      O(2) => \q_sum_buf_reg[8]_i_1_n_5\,
      O(1) => \q_sum_buf_reg[8]_i_1_n_6\,
      O(0) => \q_sum_buf_reg[8]_i_1_n_7\,
      S(3) => \q_sum_buf[8]_i_2_n_0\,
      S(2) => \q_sum_buf[8]_i_3_n_0\,
      S(1) => \q_sum_buf[8]_i_4_n_0\,
      S(0) => \q_sum_buf[8]_i_5_n_0\
    );
\q_sum_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^i_valid\,
      D => \q_sum_buf_reg[8]_i_1_n_6\,
      Q => q_sum_buf_reg(9),
      R => \^block[0].w_avg_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_0 is
  port (
    \block[1].w_avg_valid\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    s_tvalid_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_s_rst_p : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_data_cnt_reg[0]_0\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_1\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_2\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_3\ : in STD_LOGIC;
    \q_data_cnt_reg[0]_4\ : in STD_LOGIC;
    s_tvalid : in STD_LOGIC;
    \q_data_cnt_reg[0]_5\ : in STD_LOGIC;
    q_div_vld_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_0 : entity is "avg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_0 is
  signal \^block[1].w_avg_valid\ : STD_LOGIC;
  signal \o_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_data_cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal q_div_rdy : STD_LOGIC;
  signal q_div_res_dat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_div_res_vld : STD_LOGIC;
  signal q_div_vld : STD_LOGIC;
  signal \q_div_vld_i_1__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal q_sum_buf_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_sum_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^s_tvalid_0\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \NLW_q_data_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_sum_buf_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DVD_W : integer;
  attribute DVD_W of DIVIDER : label is 16;
  attribute DVR_W : integer;
  attribute DVR_W of DIVIDER : label is 16;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of DIVIDER : label is "yes";
  attribute L : string;
  attribute L of DIVIDER : label is "32";
  attribute M : string;
  attribute M of DIVIDER : label is "17";
  attribute N : integer;
  attribute N of DIVIDER : label is 2;
  attribute R : integer;
  attribute R of DIVIDER : label is 2;
  attribute RES_W : integer;
  attribute RES_W of DIVIDER : label is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of DIVIDER : label is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of DIVIDER : label is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of DIVIDER : label is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of DIVIDER : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_valid_i_1__0\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \q_div_vld_i_1__0\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[8]_i_1__0\ : label is 11;
begin
  \block[1].w_avg_valid\ <= \^block[1].w_avg_valid\;
  s_tvalid_0 <= \^s_tvalid_0\;
  sel <= \^sel\;
DIVIDER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__2\
     port map (
      i_div_a_clk_p => i_clk,
      i_div_dat_vld => q_div_vld,
      i_div_dvd_dat(15 downto 0) => q_sum_buf_reg(15 downto 0),
      i_div_dvr_dat(15 downto 0) => q_data_cnt_reg(15 downto 0),
      i_div_s_rst_p => i_div_s_rst_p,
      o_div_dat_rdy => q_div_rdy,
      o_div_res_dat(15 downto 0) => q_div_res_dat(15 downto 0),
      o_div_res_vld => q_div_res_vld
    );
\o_avg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(0),
      Q => Q(0),
      R => '0'
    );
\o_avg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(10),
      Q => Q(10),
      R => '0'
    );
\o_avg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(11),
      Q => Q(11),
      R => '0'
    );
\o_avg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(12),
      Q => Q(12),
      R => '0'
    );
\o_avg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(13),
      Q => Q(13),
      R => '0'
    );
\o_avg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(14),
      Q => Q(14),
      R => '0'
    );
\o_avg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(15),
      Q => Q(15),
      R => '0'
    );
\o_avg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(1),
      Q => Q(1),
      R => '0'
    );
\o_avg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(2),
      Q => Q(2),
      R => '0'
    );
\o_avg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(3),
      Q => Q(3),
      R => '0'
    );
\o_avg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(4),
      Q => Q(4),
      R => '0'
    );
\o_avg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(5),
      Q => Q(5),
      R => '0'
    );
\o_avg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(6),
      Q => Q(6),
      R => '0'
    );
\o_avg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(7),
      Q => Q(7),
      R => '0'
    );
\o_avg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(8),
      Q => Q(8),
      R => '0'
    );
\o_avg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(9),
      Q => Q(9),
      R => '0'
    );
\o_valid_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^block[1].w_avg_valid\,
      I1 => q_div_res_vld,
      O => \o_valid_i_1__0_n_0\
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_valid_i_1__0_n_0\,
      Q => \^block[1].w_avg_valid\,
      R => '0'
    );
\q_data[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \q_data_cnt_reg[0]_0\,
      I1 => \q_data_cnt_reg[0]_1\,
      I2 => \q_data_cnt_reg[0]_2\,
      I3 => \q_data_cnt_reg[0]_3\,
      I4 => \^s_tvalid_0\,
      I5 => \q_data_cnt_reg[0]_4\,
      O => \^sel\
    );
\q_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_tvalid,
      I1 => \q_data_cnt_reg[0]_5\,
      O => \^s_tvalid_0\
    );
\q_data_cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_data_cnt[0]_i_2__0_n_0\
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[0]_i_1__0_n_7\,
      Q => q_data_cnt_reg(0),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_data_cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \q_data_cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \q_data_cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \q_data_cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \q_data_cnt_reg[0]_i_1__0_n_4\,
      O(2) => \q_data_cnt_reg[0]_i_1__0_n_5\,
      O(1) => \q_data_cnt_reg[0]_i_1__0_n_6\,
      O(0) => \q_data_cnt_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => q_data_cnt_reg(3 downto 1),
      S(0) => \q_data_cnt[0]_i_2__0_n_0\
    );
\q_data_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[8]_i_1__0_n_5\,
      Q => q_data_cnt_reg(10),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[8]_i_1__0_n_4\,
      Q => q_data_cnt_reg(11),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[12]_i_1__0_n_7\,
      Q => q_data_cnt_reg(12),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_q_data_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \q_data_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \q_data_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \q_data_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \q_data_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \q_data_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \q_data_cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => q_data_cnt_reg(15 downto 12)
    );
\q_data_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[12]_i_1__0_n_6\,
      Q => q_data_cnt_reg(13),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[12]_i_1__0_n_5\,
      Q => q_data_cnt_reg(14),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[12]_i_1__0_n_4\,
      Q => q_data_cnt_reg(15),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[0]_i_1__0_n_6\,
      Q => q_data_cnt_reg(1),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[0]_i_1__0_n_5\,
      Q => q_data_cnt_reg(2),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[0]_i_1__0_n_4\,
      Q => q_data_cnt_reg(3),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[4]_i_1__0_n_7\,
      Q => q_data_cnt_reg(4),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \q_data_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \q_data_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \q_data_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \q_data_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \q_data_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \q_data_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \q_data_cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => q_data_cnt_reg(7 downto 4)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[4]_i_1__0_n_6\,
      Q => q_data_cnt_reg(5),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[4]_i_1__0_n_5\,
      Q => q_data_cnt_reg(6),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[4]_i_1__0_n_4\,
      Q => q_data_cnt_reg(7),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[8]_i_1__0_n_7\,
      Q => q_data_cnt_reg(8),
      R => \^block[1].w_avg_valid\
    );
\q_data_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \q_data_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \q_data_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \q_data_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \q_data_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \q_data_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \q_data_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \q_data_cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => q_data_cnt_reg(11 downto 8)
    );
\q_data_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_data_cnt_reg[8]_i_1__0_n_6\,
      Q => q_data_cnt_reg(9),
      R => \^block[1].w_avg_valid\
    );
\q_div_vld_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q_div_vld,
      I1 => q_div_vld_reg_0,
      I2 => q_div_rdy,
      I3 => q_div_res_vld,
      O => \q_div_vld_i_1__0_n_0\
    );
q_div_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_div_vld_i_1__0_n_0\,
      Q => q_div_vld,
      R => '0'
    );
\q_sum_buf[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(3),
      I1 => q_sum_buf_reg(3),
      O => \q_sum_buf[0]_i_2__0_n_0\
    );
\q_sum_buf[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(2),
      I1 => q_sum_buf_reg(2),
      O => \q_sum_buf[0]_i_3__0_n_0\
    );
\q_sum_buf[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(1),
      I1 => q_sum_buf_reg(1),
      O => \q_sum_buf[0]_i_4__0_n_0\
    );
\q_sum_buf[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(0),
      I1 => q_sum_buf_reg(0),
      O => \q_sum_buf[0]_i_5__0_n_0\
    );
\q_sum_buf[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(15),
      I1 => q_sum_buf_reg(15),
      O => \q_sum_buf[12]_i_2__0_n_0\
    );
\q_sum_buf[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(14),
      I1 => q_sum_buf_reg(14),
      O => \q_sum_buf[12]_i_3__0_n_0\
    );
\q_sum_buf[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(13),
      I1 => q_sum_buf_reg(13),
      O => \q_sum_buf[12]_i_4__0_n_0\
    );
\q_sum_buf[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(12),
      I1 => q_sum_buf_reg(12),
      O => \q_sum_buf[12]_i_5__0_n_0\
    );
\q_sum_buf[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(7),
      I1 => q_sum_buf_reg(7),
      O => \q_sum_buf[4]_i_2__0_n_0\
    );
\q_sum_buf[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(6),
      I1 => q_sum_buf_reg(6),
      O => \q_sum_buf[4]_i_3__0_n_0\
    );
\q_sum_buf[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(5),
      I1 => q_sum_buf_reg(5),
      O => \q_sum_buf[4]_i_4__0_n_0\
    );
\q_sum_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(4),
      I1 => q_sum_buf_reg(4),
      O => \q_sum_buf[4]_i_5__0_n_0\
    );
\q_sum_buf[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(11),
      I1 => q_sum_buf_reg(11),
      O => \q_sum_buf[8]_i_2__0_n_0\
    );
\q_sum_buf[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(10),
      I1 => q_sum_buf_reg(10),
      O => \q_sum_buf[8]_i_3__0_n_0\
    );
\q_sum_buf[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(9),
      I1 => q_sum_buf_reg(9),
      O => \q_sum_buf[8]_i_4__0_n_0\
    );
\q_sum_buf[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(8),
      I1 => q_sum_buf_reg(8),
      O => \q_sum_buf[8]_i_5__0_n_0\
    );
\q_sum_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[0]_i_1__0_n_7\,
      Q => q_sum_buf_reg(0),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_sum_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \q_sum_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \q_sum_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \q_sum_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(3 downto 0),
      O(3) => \q_sum_buf_reg[0]_i_1__0_n_4\,
      O(2) => \q_sum_buf_reg[0]_i_1__0_n_5\,
      O(1) => \q_sum_buf_reg[0]_i_1__0_n_6\,
      O(0) => \q_sum_buf_reg[0]_i_1__0_n_7\,
      S(3) => \q_sum_buf[0]_i_2__0_n_0\,
      S(2) => \q_sum_buf[0]_i_3__0_n_0\,
      S(1) => \q_sum_buf[0]_i_4__0_n_0\,
      S(0) => \q_sum_buf[0]_i_5__0_n_0\
    );
\q_sum_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[8]_i_1__0_n_5\,
      Q => q_sum_buf_reg(10),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[8]_i_1__0_n_4\,
      Q => q_sum_buf_reg(11),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[12]_i_1__0_n_7\,
      Q => q_sum_buf_reg(12),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_q_sum_buf_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \q_sum_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \q_sum_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \q_sum_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => s_tdata(14 downto 12),
      O(3) => \q_sum_buf_reg[12]_i_1__0_n_4\,
      O(2) => \q_sum_buf_reg[12]_i_1__0_n_5\,
      O(1) => \q_sum_buf_reg[12]_i_1__0_n_6\,
      O(0) => \q_sum_buf_reg[12]_i_1__0_n_7\,
      S(3) => \q_sum_buf[12]_i_2__0_n_0\,
      S(2) => \q_sum_buf[12]_i_3__0_n_0\,
      S(1) => \q_sum_buf[12]_i_4__0_n_0\,
      S(0) => \q_sum_buf[12]_i_5__0_n_0\
    );
\q_sum_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[12]_i_1__0_n_6\,
      Q => q_sum_buf_reg(13),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[12]_i_1__0_n_5\,
      Q => q_sum_buf_reg(14),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[12]_i_1__0_n_4\,
      Q => q_sum_buf_reg(15),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[0]_i_1__0_n_6\,
      Q => q_sum_buf_reg(1),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[0]_i_1__0_n_5\,
      Q => q_sum_buf_reg(2),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[0]_i_1__0_n_4\,
      Q => q_sum_buf_reg(3),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[4]_i_1__0_n_7\,
      Q => q_sum_buf_reg(4),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \q_sum_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \q_sum_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \q_sum_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \q_sum_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(7 downto 4),
      O(3) => \q_sum_buf_reg[4]_i_1__0_n_4\,
      O(2) => \q_sum_buf_reg[4]_i_1__0_n_5\,
      O(1) => \q_sum_buf_reg[4]_i_1__0_n_6\,
      O(0) => \q_sum_buf_reg[4]_i_1__0_n_7\,
      S(3) => \q_sum_buf[4]_i_2__0_n_0\,
      S(2) => \q_sum_buf[4]_i_3__0_n_0\,
      S(1) => \q_sum_buf[4]_i_4__0_n_0\,
      S(0) => \q_sum_buf[4]_i_5__0_n_0\
    );
\q_sum_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[4]_i_1__0_n_6\,
      Q => q_sum_buf_reg(5),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[4]_i_1__0_n_5\,
      Q => q_sum_buf_reg(6),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[4]_i_1__0_n_4\,
      Q => q_sum_buf_reg(7),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[8]_i_1__0_n_7\,
      Q => q_sum_buf_reg(8),
      R => \^block[1].w_avg_valid\
    );
\q_sum_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \q_sum_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \q_sum_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \q_sum_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \q_sum_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(11 downto 8),
      O(3) => \q_sum_buf_reg[8]_i_1__0_n_4\,
      O(2) => \q_sum_buf_reg[8]_i_1__0_n_5\,
      O(1) => \q_sum_buf_reg[8]_i_1__0_n_6\,
      O(0) => \q_sum_buf_reg[8]_i_1__0_n_7\,
      S(3) => \q_sum_buf[8]_i_2__0_n_0\,
      S(2) => \q_sum_buf[8]_i_3__0_n_0\,
      S(1) => \q_sum_buf[8]_i_4__0_n_0\,
      S(0) => \q_sum_buf[8]_i_5__0_n_0\
    );
\q_sum_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^sel\,
      D => \q_sum_buf_reg[8]_i_1__0_n_6\,
      Q => q_sum_buf_reg(9),
      R => \^block[1].w_avg_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_4 is
  port (
    \block[2].w_avg_valid\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_div_s_rst_p : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_sum_buf_reg[0]_0\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_1\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_2\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_3\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_4\ : in STD_LOGIC;
    s_tvalid : in STD_LOGIC;
    \q_sum_buf_reg[0]_5\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_6\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_7\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_8\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_9\ : in STD_LOGIC;
    q_last_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_4 : entity is "avg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_4 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^block[2].w_avg_valid\ : STD_LOGIC;
  signal \o_valid_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \q_data_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_data_cnt_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal q_div_rdy : STD_LOGIC;
  signal q_div_res_dat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_div_res_vld : STD_LOGIC;
  signal q_div_vld : STD_LOGIC;
  signal \q_div_vld_i_1__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_5__1_n_0\ : STD_LOGIC;
  signal q_sum_buf_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_sum_buf_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_q_data_cnt_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_sum_buf_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DVD_W : integer;
  attribute DVD_W of DIVIDER : label is 16;
  attribute DVR_W : integer;
  attribute DVR_W of DIVIDER : label is 16;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of DIVIDER : label is "yes";
  attribute L : string;
  attribute L of DIVIDER : label is "32";
  attribute M : string;
  attribute M of DIVIDER : label is "17";
  attribute N : integer;
  attribute N of DIVIDER : label is 2;
  attribute R : integer;
  attribute R of DIVIDER : label is 2;
  attribute RES_W : integer;
  attribute RES_W of DIVIDER : label is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of DIVIDER : label is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of DIVIDER : label is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of DIVIDER : label is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of DIVIDER : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_valid_i_1__1\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[8]_i_1__1\ : label is 11;
  attribute SOFT_HLUTNM of \q_div_vld_i_1__1\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[8]_i_1__1\ : label is 11;
begin
  E(0) <= \^e\(0);
  \block[2].w_avg_valid\ <= \^block[2].w_avg_valid\;
DIVIDER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider__3\
     port map (
      i_div_a_clk_p => i_clk,
      i_div_dat_vld => q_div_vld,
      i_div_dvd_dat(15 downto 0) => q_sum_buf_reg(15 downto 0),
      i_div_dvr_dat(15 downto 0) => q_data_cnt_reg(15 downto 0),
      i_div_s_rst_p => i_div_s_rst_p,
      o_div_dat_rdy => q_div_rdy,
      o_div_res_dat(15 downto 0) => q_div_res_dat(15 downto 0),
      o_div_res_vld => q_div_res_vld
    );
\o_avg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(0),
      Q => Q(0),
      R => '0'
    );
\o_avg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(10),
      Q => Q(10),
      R => '0'
    );
\o_avg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(11),
      Q => Q(11),
      R => '0'
    );
\o_avg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(12),
      Q => Q(12),
      R => '0'
    );
\o_avg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(13),
      Q => Q(13),
      R => '0'
    );
\o_avg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(14),
      Q => Q(14),
      R => '0'
    );
\o_avg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(15),
      Q => Q(15),
      R => '0'
    );
\o_avg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(1),
      Q => Q(1),
      R => '0'
    );
\o_avg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(2),
      Q => Q(2),
      R => '0'
    );
\o_avg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(3),
      Q => Q(3),
      R => '0'
    );
\o_avg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(4),
      Q => Q(4),
      R => '0'
    );
\o_avg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(5),
      Q => Q(5),
      R => '0'
    );
\o_avg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(6),
      Q => Q(6),
      R => '0'
    );
\o_avg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(7),
      Q => Q(7),
      R => '0'
    );
\o_avg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(8),
      Q => Q(8),
      R => '0'
    );
\o_avg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(9),
      Q => Q(9),
      R => '0'
    );
\o_valid_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^block[2].w_avg_valid\,
      I1 => q_div_res_vld,
      O => \o_valid_i_1__1_n_0\
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_valid_i_1__1_n_0\,
      Q => \^block[2].w_avg_valid\,
      R => '0'
    );
\q_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \q_sum_buf_reg[0]_0\,
      I1 => \q_sum_buf_reg[0]_1\,
      I2 => \q_sum_buf_reg[0]_2\,
      I3 => \q_sum_buf_reg[0]_3\,
      I4 => \q_data[15]_i_2_n_0\,
      I5 => \q_sum_buf_reg[0]_4\,
      O => \^e\(0)
    );
\q_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_tvalid,
      I1 => \q_sum_buf_reg[0]_5\,
      I2 => \q_sum_buf_reg[0]_6\,
      I3 => \q_sum_buf_reg[0]_7\,
      I4 => \q_sum_buf_reg[0]_8\,
      I5 => \q_sum_buf_reg[0]_9\,
      O => \q_data[15]_i_2_n_0\
    );
\q_data_cnt[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_data_cnt[0]_i_2__1_n_0\
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__1_n_7\,
      Q => q_data_cnt_reg(0),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_data_cnt_reg[0]_i_1__1_n_0\,
      CO(2) => \q_data_cnt_reg[0]_i_1__1_n_1\,
      CO(1) => \q_data_cnt_reg[0]_i_1__1_n_2\,
      CO(0) => \q_data_cnt_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \q_data_cnt_reg[0]_i_1__1_n_4\,
      O(2) => \q_data_cnt_reg[0]_i_1__1_n_5\,
      O(1) => \q_data_cnt_reg[0]_i_1__1_n_6\,
      O(0) => \q_data_cnt_reg[0]_i_1__1_n_7\,
      S(3 downto 1) => q_data_cnt_reg(3 downto 1),
      S(0) => \q_data_cnt[0]_i_2__1_n_0\
    );
\q_data_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__1_n_5\,
      Q => q_data_cnt_reg(10),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__1_n_4\,
      Q => q_data_cnt_reg(11),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__1_n_7\,
      Q => q_data_cnt_reg(12),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_q_data_cnt_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \q_data_cnt_reg[12]_i_1__1_n_1\,
      CO(1) => \q_data_cnt_reg[12]_i_1__1_n_2\,
      CO(0) => \q_data_cnt_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[12]_i_1__1_n_4\,
      O(2) => \q_data_cnt_reg[12]_i_1__1_n_5\,
      O(1) => \q_data_cnt_reg[12]_i_1__1_n_6\,
      O(0) => \q_data_cnt_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(15 downto 12)
    );
\q_data_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__1_n_6\,
      Q => q_data_cnt_reg(13),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__1_n_5\,
      Q => q_data_cnt_reg(14),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__1_n_4\,
      Q => q_data_cnt_reg(15),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__1_n_6\,
      Q => q_data_cnt_reg(1),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__1_n_5\,
      Q => q_data_cnt_reg(2),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__1_n_4\,
      Q => q_data_cnt_reg(3),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__1_n_7\,
      Q => q_data_cnt_reg(4),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[0]_i_1__1_n_0\,
      CO(3) => \q_data_cnt_reg[4]_i_1__1_n_0\,
      CO(2) => \q_data_cnt_reg[4]_i_1__1_n_1\,
      CO(1) => \q_data_cnt_reg[4]_i_1__1_n_2\,
      CO(0) => \q_data_cnt_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[4]_i_1__1_n_4\,
      O(2) => \q_data_cnt_reg[4]_i_1__1_n_5\,
      O(1) => \q_data_cnt_reg[4]_i_1__1_n_6\,
      O(0) => \q_data_cnt_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(7 downto 4)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__1_n_6\,
      Q => q_data_cnt_reg(5),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__1_n_5\,
      Q => q_data_cnt_reg(6),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__1_n_4\,
      Q => q_data_cnt_reg(7),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__1_n_7\,
      Q => q_data_cnt_reg(8),
      R => \^block[2].w_avg_valid\
    );
\q_data_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[4]_i_1__1_n_0\,
      CO(3) => \q_data_cnt_reg[8]_i_1__1_n_0\,
      CO(2) => \q_data_cnt_reg[8]_i_1__1_n_1\,
      CO(1) => \q_data_cnt_reg[8]_i_1__1_n_2\,
      CO(0) => \q_data_cnt_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[8]_i_1__1_n_4\,
      O(2) => \q_data_cnt_reg[8]_i_1__1_n_5\,
      O(1) => \q_data_cnt_reg[8]_i_1__1_n_6\,
      O(0) => \q_data_cnt_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => q_data_cnt_reg(11 downto 8)
    );
\q_data_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__1_n_6\,
      Q => q_data_cnt_reg(9),
      R => \^block[2].w_avg_valid\
    );
\q_div_vld_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q_div_vld,
      I1 => q_last_2,
      I2 => q_div_rdy,
      I3 => q_div_res_vld,
      O => \q_div_vld_i_1__1_n_0\
    );
q_div_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_div_vld_i_1__1_n_0\,
      Q => q_div_vld,
      R => '0'
    );
\q_sum_buf[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(3),
      I1 => q_sum_buf_reg(3),
      O => \q_sum_buf[0]_i_2__1_n_0\
    );
\q_sum_buf[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(2),
      I1 => q_sum_buf_reg(2),
      O => \q_sum_buf[0]_i_3__1_n_0\
    );
\q_sum_buf[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(1),
      I1 => q_sum_buf_reg(1),
      O => \q_sum_buf[0]_i_4__1_n_0\
    );
\q_sum_buf[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(0),
      I1 => q_sum_buf_reg(0),
      O => \q_sum_buf[0]_i_5__1_n_0\
    );
\q_sum_buf[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(15),
      I1 => q_sum_buf_reg(15),
      O => \q_sum_buf[12]_i_2__1_n_0\
    );
\q_sum_buf[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(14),
      I1 => q_sum_buf_reg(14),
      O => \q_sum_buf[12]_i_3__1_n_0\
    );
\q_sum_buf[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(13),
      I1 => q_sum_buf_reg(13),
      O => \q_sum_buf[12]_i_4__1_n_0\
    );
\q_sum_buf[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(12),
      I1 => q_sum_buf_reg(12),
      O => \q_sum_buf[12]_i_5__1_n_0\
    );
\q_sum_buf[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(7),
      I1 => q_sum_buf_reg(7),
      O => \q_sum_buf[4]_i_2__1_n_0\
    );
\q_sum_buf[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(6),
      I1 => q_sum_buf_reg(6),
      O => \q_sum_buf[4]_i_3__1_n_0\
    );
\q_sum_buf[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(5),
      I1 => q_sum_buf_reg(5),
      O => \q_sum_buf[4]_i_4__1_n_0\
    );
\q_sum_buf[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(4),
      I1 => q_sum_buf_reg(4),
      O => \q_sum_buf[4]_i_5__1_n_0\
    );
\q_sum_buf[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(11),
      I1 => q_sum_buf_reg(11),
      O => \q_sum_buf[8]_i_2__1_n_0\
    );
\q_sum_buf[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(10),
      I1 => q_sum_buf_reg(10),
      O => \q_sum_buf[8]_i_3__1_n_0\
    );
\q_sum_buf[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(9),
      I1 => q_sum_buf_reg(9),
      O => \q_sum_buf[8]_i_4__1_n_0\
    );
\q_sum_buf[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(8),
      I1 => q_sum_buf_reg(8),
      O => \q_sum_buf[8]_i_5__1_n_0\
    );
\q_sum_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__1_n_7\,
      Q => q_sum_buf_reg(0),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_sum_buf_reg[0]_i_1__1_n_0\,
      CO(2) => \q_sum_buf_reg[0]_i_1__1_n_1\,
      CO(1) => \q_sum_buf_reg[0]_i_1__1_n_2\,
      CO(0) => \q_sum_buf_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(3 downto 0),
      O(3) => \q_sum_buf_reg[0]_i_1__1_n_4\,
      O(2) => \q_sum_buf_reg[0]_i_1__1_n_5\,
      O(1) => \q_sum_buf_reg[0]_i_1__1_n_6\,
      O(0) => \q_sum_buf_reg[0]_i_1__1_n_7\,
      S(3) => \q_sum_buf[0]_i_2__1_n_0\,
      S(2) => \q_sum_buf[0]_i_3__1_n_0\,
      S(1) => \q_sum_buf[0]_i_4__1_n_0\,
      S(0) => \q_sum_buf[0]_i_5__1_n_0\
    );
\q_sum_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__1_n_5\,
      Q => q_sum_buf_reg(10),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__1_n_4\,
      Q => q_sum_buf_reg(11),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__1_n_7\,
      Q => q_sum_buf_reg(12),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_q_sum_buf_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \q_sum_buf_reg[12]_i_1__1_n_1\,
      CO(1) => \q_sum_buf_reg[12]_i_1__1_n_2\,
      CO(0) => \q_sum_buf_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => s_tdata(14 downto 12),
      O(3) => \q_sum_buf_reg[12]_i_1__1_n_4\,
      O(2) => \q_sum_buf_reg[12]_i_1__1_n_5\,
      O(1) => \q_sum_buf_reg[12]_i_1__1_n_6\,
      O(0) => \q_sum_buf_reg[12]_i_1__1_n_7\,
      S(3) => \q_sum_buf[12]_i_2__1_n_0\,
      S(2) => \q_sum_buf[12]_i_3__1_n_0\,
      S(1) => \q_sum_buf[12]_i_4__1_n_0\,
      S(0) => \q_sum_buf[12]_i_5__1_n_0\
    );
\q_sum_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__1_n_6\,
      Q => q_sum_buf_reg(13),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__1_n_5\,
      Q => q_sum_buf_reg(14),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__1_n_4\,
      Q => q_sum_buf_reg(15),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__1_n_6\,
      Q => q_sum_buf_reg(1),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__1_n_5\,
      Q => q_sum_buf_reg(2),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__1_n_4\,
      Q => q_sum_buf_reg(3),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__1_n_7\,
      Q => q_sum_buf_reg(4),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[0]_i_1__1_n_0\,
      CO(3) => \q_sum_buf_reg[4]_i_1__1_n_0\,
      CO(2) => \q_sum_buf_reg[4]_i_1__1_n_1\,
      CO(1) => \q_sum_buf_reg[4]_i_1__1_n_2\,
      CO(0) => \q_sum_buf_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(7 downto 4),
      O(3) => \q_sum_buf_reg[4]_i_1__1_n_4\,
      O(2) => \q_sum_buf_reg[4]_i_1__1_n_5\,
      O(1) => \q_sum_buf_reg[4]_i_1__1_n_6\,
      O(0) => \q_sum_buf_reg[4]_i_1__1_n_7\,
      S(3) => \q_sum_buf[4]_i_2__1_n_0\,
      S(2) => \q_sum_buf[4]_i_3__1_n_0\,
      S(1) => \q_sum_buf[4]_i_4__1_n_0\,
      S(0) => \q_sum_buf[4]_i_5__1_n_0\
    );
\q_sum_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__1_n_6\,
      Q => q_sum_buf_reg(5),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__1_n_5\,
      Q => q_sum_buf_reg(6),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__1_n_4\,
      Q => q_sum_buf_reg(7),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__1_n_7\,
      Q => q_sum_buf_reg(8),
      R => \^block[2].w_avg_valid\
    );
\q_sum_buf_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[4]_i_1__1_n_0\,
      CO(3) => \q_sum_buf_reg[8]_i_1__1_n_0\,
      CO(2) => \q_sum_buf_reg[8]_i_1__1_n_1\,
      CO(1) => \q_sum_buf_reg[8]_i_1__1_n_2\,
      CO(0) => \q_sum_buf_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(11 downto 8),
      O(3) => \q_sum_buf_reg[8]_i_1__1_n_4\,
      O(2) => \q_sum_buf_reg[8]_i_1__1_n_5\,
      O(1) => \q_sum_buf_reg[8]_i_1__1_n_6\,
      O(0) => \q_sum_buf_reg[8]_i_1__1_n_7\,
      S(3) => \q_sum_buf[8]_i_2__1_n_0\,
      S(2) => \q_sum_buf[8]_i_3__1_n_0\,
      S(1) => \q_sum_buf[8]_i_4__1_n_0\,
      S(0) => \q_sum_buf[8]_i_5__1_n_0\
    );
\q_sum_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__1_n_6\,
      Q => q_sum_buf_reg(9),
      R => \^block[2].w_avg_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_8 is
  port (
    i_div_s_rst_p : out STD_LOGIC;
    \block[3].w_avg_valid\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[9]\ : out STD_LOGIC;
    \cnt_reg[3]\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    \cnt_reg[12]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_tvalid : in STD_LOGIC;
    \q_sum_buf_reg[0]_0\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_1\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_2\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_3\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_4\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_5\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_6\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_7\ : in STD_LOGIC;
    \q_sum_buf_reg[0]_8\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    q_valid_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_resetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_8 : entity is "avg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_8 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^block[3].w_avg_valid\ : STD_LOGIC;
  signal \^cnt_reg[0]\ : STD_LOGIC;
  signal \^cnt_reg[12]\ : STD_LOGIC;
  signal \^cnt_reg[3]\ : STD_LOGIC;
  signal \^cnt_reg[9]\ : STD_LOGIC;
  signal \^i_div_s_rst_p\ : STD_LOGIC;
  signal \o_valid_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal q_data_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_data_cnt_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_data_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal q_div_rdy : STD_LOGIC;
  signal q_div_res_dat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_div_res_vld : STD_LOGIC;
  signal q_div_vld : STD_LOGIC;
  signal \q_div_vld_i_1__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf[8]_i_5__2_n_0\ : STD_LOGIC;
  signal q_sum_buf_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q_sum_buf_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \q_sum_buf_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_q_data_cnt_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_q_sum_buf_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DVD_W : integer;
  attribute DVD_W of DIVIDER : label is 16;
  attribute DVR_W : integer;
  attribute DVR_W of DIVIDER : label is 16;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of DIVIDER : label is "yes";
  attribute L : string;
  attribute L of DIVIDER : label is "32";
  attribute M : string;
  attribute M of DIVIDER : label is "17";
  attribute N : integer;
  attribute N of DIVIDER : label is 2;
  attribute R : integer;
  attribute R of DIVIDER : label is 2;
  attribute RES_W : integer;
  attribute RES_W of DIVIDER : label is 16;
  attribute ROUNDING : string;
  attribute ROUNDING of DIVIDER : label is "1'b1";
  attribute SIGNED : string;
  attribute SIGNED of DIVIDER : label is "1'b0";
  attribute THROUGHPUT : string;
  attribute THROUGHPUT of DIVIDER : label is "16";
  attribute USE_RESET : string;
  attribute USE_RESET of DIVIDER : label is "1'b1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_valid_i_1__2\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_data_cnt_reg[8]_i_1__2\ : label is 11;
  attribute SOFT_HLUTNM of \q_div_vld_i_1__2\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \q_sum_buf_reg[8]_i_1__2\ : label is 11;
begin
  E(0) <= \^e\(0);
  \block[3].w_avg_valid\ <= \^block[3].w_avg_valid\;
  \cnt_reg[0]\ <= \^cnt_reg[0]\;
  \cnt_reg[12]\ <= \^cnt_reg[12]\;
  \cnt_reg[3]\ <= \^cnt_reg[3]\;
  \cnt_reg[9]\ <= \^cnt_reg[9]\;
  i_div_s_rst_p <= \^i_div_s_rst_p\;
DIVIDER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divider
     port map (
      i_div_a_clk_p => i_clk,
      i_div_dat_vld => q_div_vld,
      i_div_dvd_dat(15 downto 0) => q_sum_buf_reg(15 downto 0),
      i_div_dvr_dat(15 downto 0) => q_data_cnt_reg(15 downto 0),
      i_div_s_rst_p => \^i_div_s_rst_p\,
      o_div_dat_rdy => q_div_rdy,
      o_div_res_dat(15 downto 0) => q_div_res_dat(15 downto 0),
      o_div_res_vld => q_div_res_vld
    );
DIVIDER_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_resetn,
      O => \^i_div_s_rst_p\
    );
\cnt[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \q_sum_buf_reg[0]_4\,
      I1 => \q_sum_buf_reg[0]_5\,
      O => \^cnt_reg[0]\
    );
\cnt[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => S(0),
      I1 => q_valid_reg(0),
      I2 => q_valid_reg(2),
      I3 => q_valid_reg(1),
      O => \^cnt_reg[12]\
    );
\o_avg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(0),
      Q => Q(0),
      R => '0'
    );
\o_avg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(10),
      Q => Q(10),
      R => '0'
    );
\o_avg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(11),
      Q => Q(11),
      R => '0'
    );
\o_avg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(12),
      Q => Q(12),
      R => '0'
    );
\o_avg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(13),
      Q => Q(13),
      R => '0'
    );
\o_avg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(14),
      Q => Q(14),
      R => '0'
    );
\o_avg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(15),
      Q => Q(15),
      R => '0'
    );
\o_avg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(1),
      Q => Q(1),
      R => '0'
    );
\o_avg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(2),
      Q => Q(2),
      R => '0'
    );
\o_avg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(3),
      Q => Q(3),
      R => '0'
    );
\o_avg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(4),
      Q => Q(4),
      R => '0'
    );
\o_avg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(5),
      Q => Q(5),
      R => '0'
    );
\o_avg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(6),
      Q => Q(6),
      R => '0'
    );
\o_avg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(7),
      Q => Q(7),
      R => '0'
    );
\o_avg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(8),
      Q => Q(8),
      R => '0'
    );
\o_avg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => q_div_res_vld,
      D => q_div_res_dat(9),
      Q => Q(9),
      R => '0'
    );
\o_valid_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^block[3].w_avg_valid\,
      I1 => q_div_res_vld,
      O => \o_valid_i_1__2_n_0\
    );
o_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_valid_i_1__2_n_0\,
      Q => \^block[3].w_avg_valid\,
      R => '0'
    );
\q_data[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^cnt_reg[9]\,
      I1 => \^cnt_reg[3]\,
      I2 => s_tvalid,
      I3 => \q_sum_buf_reg[0]_0\,
      I4 => \q_sum_buf_reg[0]_1\,
      I5 => \^cnt_reg[0]\,
      O => \^e\(0)
    );
\q_data[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \q_sum_buf_reg[0]_6\,
      I1 => \q_sum_buf_reg[0]_7\,
      I2 => \q_sum_buf_reg[0]_8\,
      I3 => \^cnt_reg[12]\,
      O => \^cnt_reg[9]\
    );
\q_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q_sum_buf_reg[0]_2\,
      I1 => \q_sum_buf_reg[0]_3\,
      O => \^cnt_reg[3]\
    );
\q_data_cnt[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_data_cnt_reg(0),
      O => \q_data_cnt[0]_i_2__2_n_0\
    );
\q_data_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__2_n_7\,
      Q => q_data_cnt_reg(0),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_data_cnt_reg[0]_i_1__2_n_0\,
      CO(2) => \q_data_cnt_reg[0]_i_1__2_n_1\,
      CO(1) => \q_data_cnt_reg[0]_i_1__2_n_2\,
      CO(0) => \q_data_cnt_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \q_data_cnt_reg[0]_i_1__2_n_4\,
      O(2) => \q_data_cnt_reg[0]_i_1__2_n_5\,
      O(1) => \q_data_cnt_reg[0]_i_1__2_n_6\,
      O(0) => \q_data_cnt_reg[0]_i_1__2_n_7\,
      S(3 downto 1) => q_data_cnt_reg(3 downto 1),
      S(0) => \q_data_cnt[0]_i_2__2_n_0\
    );
\q_data_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__2_n_5\,
      Q => q_data_cnt_reg(10),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__2_n_4\,
      Q => q_data_cnt_reg(11),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__2_n_7\,
      Q => q_data_cnt_reg(12),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[8]_i_1__2_n_0\,
      CO(3) => \NLW_q_data_cnt_reg[12]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \q_data_cnt_reg[12]_i_1__2_n_1\,
      CO(1) => \q_data_cnt_reg[12]_i_1__2_n_2\,
      CO(0) => \q_data_cnt_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[12]_i_1__2_n_4\,
      O(2) => \q_data_cnt_reg[12]_i_1__2_n_5\,
      O(1) => \q_data_cnt_reg[12]_i_1__2_n_6\,
      O(0) => \q_data_cnt_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => q_data_cnt_reg(15 downto 12)
    );
\q_data_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__2_n_6\,
      Q => q_data_cnt_reg(13),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__2_n_5\,
      Q => q_data_cnt_reg(14),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[12]_i_1__2_n_4\,
      Q => q_data_cnt_reg(15),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__2_n_6\,
      Q => q_data_cnt_reg(1),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__2_n_5\,
      Q => q_data_cnt_reg(2),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[0]_i_1__2_n_4\,
      Q => q_data_cnt_reg(3),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__2_n_7\,
      Q => q_data_cnt_reg(4),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[0]_i_1__2_n_0\,
      CO(3) => \q_data_cnt_reg[4]_i_1__2_n_0\,
      CO(2) => \q_data_cnt_reg[4]_i_1__2_n_1\,
      CO(1) => \q_data_cnt_reg[4]_i_1__2_n_2\,
      CO(0) => \q_data_cnt_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[4]_i_1__2_n_4\,
      O(2) => \q_data_cnt_reg[4]_i_1__2_n_5\,
      O(1) => \q_data_cnt_reg[4]_i_1__2_n_6\,
      O(0) => \q_data_cnt_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => q_data_cnt_reg(7 downto 4)
    );
\q_data_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__2_n_6\,
      Q => q_data_cnt_reg(5),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__2_n_5\,
      Q => q_data_cnt_reg(6),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[4]_i_1__2_n_4\,
      Q => q_data_cnt_reg(7),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__2_n_7\,
      Q => q_data_cnt_reg(8),
      R => \^block[3].w_avg_valid\
    );
\q_data_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_data_cnt_reg[4]_i_1__2_n_0\,
      CO(3) => \q_data_cnt_reg[8]_i_1__2_n_0\,
      CO(2) => \q_data_cnt_reg[8]_i_1__2_n_1\,
      CO(1) => \q_data_cnt_reg[8]_i_1__2_n_2\,
      CO(0) => \q_data_cnt_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \q_data_cnt_reg[8]_i_1__2_n_4\,
      O(2) => \q_data_cnt_reg[8]_i_1__2_n_5\,
      O(1) => \q_data_cnt_reg[8]_i_1__2_n_6\,
      O(0) => \q_data_cnt_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => q_data_cnt_reg(11 downto 8)
    );
\q_data_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_data_cnt_reg[8]_i_1__2_n_6\,
      Q => q_data_cnt_reg(9),
      R => \^block[3].w_avg_valid\
    );
\q_div_vld_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => q_div_vld,
      I1 => SR(0),
      I2 => q_div_rdy,
      I3 => q_div_res_vld,
      O => \q_div_vld_i_1__2_n_0\
    );
q_div_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \q_div_vld_i_1__2_n_0\,
      Q => q_div_vld,
      R => '0'
    );
\q_sum_buf[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(3),
      I1 => q_sum_buf_reg(3),
      O => \q_sum_buf[0]_i_2__2_n_0\
    );
\q_sum_buf[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(2),
      I1 => q_sum_buf_reg(2),
      O => \q_sum_buf[0]_i_3__2_n_0\
    );
\q_sum_buf[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(1),
      I1 => q_sum_buf_reg(1),
      O => \q_sum_buf[0]_i_4__2_n_0\
    );
\q_sum_buf[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(0),
      I1 => q_sum_buf_reg(0),
      O => \q_sum_buf[0]_i_5__2_n_0\
    );
\q_sum_buf[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(15),
      I1 => q_sum_buf_reg(15),
      O => \q_sum_buf[12]_i_2__2_n_0\
    );
\q_sum_buf[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(14),
      I1 => q_sum_buf_reg(14),
      O => \q_sum_buf[12]_i_3__2_n_0\
    );
\q_sum_buf[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(13),
      I1 => q_sum_buf_reg(13),
      O => \q_sum_buf[12]_i_4__2_n_0\
    );
\q_sum_buf[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(12),
      I1 => q_sum_buf_reg(12),
      O => \q_sum_buf[12]_i_5__2_n_0\
    );
\q_sum_buf[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(7),
      I1 => q_sum_buf_reg(7),
      O => \q_sum_buf[4]_i_2__2_n_0\
    );
\q_sum_buf[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(6),
      I1 => q_sum_buf_reg(6),
      O => \q_sum_buf[4]_i_3__2_n_0\
    );
\q_sum_buf[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(5),
      I1 => q_sum_buf_reg(5),
      O => \q_sum_buf[4]_i_4__2_n_0\
    );
\q_sum_buf[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(4),
      I1 => q_sum_buf_reg(4),
      O => \q_sum_buf[4]_i_5__2_n_0\
    );
\q_sum_buf[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(11),
      I1 => q_sum_buf_reg(11),
      O => \q_sum_buf[8]_i_2__2_n_0\
    );
\q_sum_buf[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(10),
      I1 => q_sum_buf_reg(10),
      O => \q_sum_buf[8]_i_3__2_n_0\
    );
\q_sum_buf[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(9),
      I1 => q_sum_buf_reg(9),
      O => \q_sum_buf[8]_i_4__2_n_0\
    );
\q_sum_buf[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata(8),
      I1 => q_sum_buf_reg(8),
      O => \q_sum_buf[8]_i_5__2_n_0\
    );
\q_sum_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__2_n_7\,
      Q => q_sum_buf_reg(0),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q_sum_buf_reg[0]_i_1__2_n_0\,
      CO(2) => \q_sum_buf_reg[0]_i_1__2_n_1\,
      CO(1) => \q_sum_buf_reg[0]_i_1__2_n_2\,
      CO(0) => \q_sum_buf_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(3 downto 0),
      O(3) => \q_sum_buf_reg[0]_i_1__2_n_4\,
      O(2) => \q_sum_buf_reg[0]_i_1__2_n_5\,
      O(1) => \q_sum_buf_reg[0]_i_1__2_n_6\,
      O(0) => \q_sum_buf_reg[0]_i_1__2_n_7\,
      S(3) => \q_sum_buf[0]_i_2__2_n_0\,
      S(2) => \q_sum_buf[0]_i_3__2_n_0\,
      S(1) => \q_sum_buf[0]_i_4__2_n_0\,
      S(0) => \q_sum_buf[0]_i_5__2_n_0\
    );
\q_sum_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__2_n_5\,
      Q => q_sum_buf_reg(10),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__2_n_4\,
      Q => q_sum_buf_reg(11),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__2_n_7\,
      Q => q_sum_buf_reg(12),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[8]_i_1__2_n_0\,
      CO(3) => \NLW_q_sum_buf_reg[12]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \q_sum_buf_reg[12]_i_1__2_n_1\,
      CO(1) => \q_sum_buf_reg[12]_i_1__2_n_2\,
      CO(0) => \q_sum_buf_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => s_tdata(14 downto 12),
      O(3) => \q_sum_buf_reg[12]_i_1__2_n_4\,
      O(2) => \q_sum_buf_reg[12]_i_1__2_n_5\,
      O(1) => \q_sum_buf_reg[12]_i_1__2_n_6\,
      O(0) => \q_sum_buf_reg[12]_i_1__2_n_7\,
      S(3) => \q_sum_buf[12]_i_2__2_n_0\,
      S(2) => \q_sum_buf[12]_i_3__2_n_0\,
      S(1) => \q_sum_buf[12]_i_4__2_n_0\,
      S(0) => \q_sum_buf[12]_i_5__2_n_0\
    );
\q_sum_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__2_n_6\,
      Q => q_sum_buf_reg(13),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__2_n_5\,
      Q => q_sum_buf_reg(14),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[12]_i_1__2_n_4\,
      Q => q_sum_buf_reg(15),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__2_n_6\,
      Q => q_sum_buf_reg(1),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__2_n_5\,
      Q => q_sum_buf_reg(2),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[0]_i_1__2_n_4\,
      Q => q_sum_buf_reg(3),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__2_n_7\,
      Q => q_sum_buf_reg(4),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[0]_i_1__2_n_0\,
      CO(3) => \q_sum_buf_reg[4]_i_1__2_n_0\,
      CO(2) => \q_sum_buf_reg[4]_i_1__2_n_1\,
      CO(1) => \q_sum_buf_reg[4]_i_1__2_n_2\,
      CO(0) => \q_sum_buf_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(7 downto 4),
      O(3) => \q_sum_buf_reg[4]_i_1__2_n_4\,
      O(2) => \q_sum_buf_reg[4]_i_1__2_n_5\,
      O(1) => \q_sum_buf_reg[4]_i_1__2_n_6\,
      O(0) => \q_sum_buf_reg[4]_i_1__2_n_7\,
      S(3) => \q_sum_buf[4]_i_2__2_n_0\,
      S(2) => \q_sum_buf[4]_i_3__2_n_0\,
      S(1) => \q_sum_buf[4]_i_4__2_n_0\,
      S(0) => \q_sum_buf[4]_i_5__2_n_0\
    );
\q_sum_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__2_n_6\,
      Q => q_sum_buf_reg(5),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__2_n_5\,
      Q => q_sum_buf_reg(6),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[4]_i_1__2_n_4\,
      Q => q_sum_buf_reg(7),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__2_n_7\,
      Q => q_sum_buf_reg(8),
      R => \^block[3].w_avg_valid\
    );
\q_sum_buf_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q_sum_buf_reg[4]_i_1__2_n_0\,
      CO(3) => \q_sum_buf_reg[8]_i_1__2_n_0\,
      CO(2) => \q_sum_buf_reg[8]_i_1__2_n_1\,
      CO(1) => \q_sum_buf_reg[8]_i_1__2_n_2\,
      CO(0) => \q_sum_buf_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_tdata(11 downto 8),
      O(3) => \q_sum_buf_reg[8]_i_1__2_n_4\,
      O(2) => \q_sum_buf_reg[8]_i_1__2_n_5\,
      O(1) => \q_sum_buf_reg[8]_i_1__2_n_6\,
      O(0) => \q_sum_buf_reg[8]_i_1__2_n_7\,
      S(3) => \q_sum_buf[8]_i_2__2_n_0\,
      S(2) => \q_sum_buf[8]_i_3__2_n_0\,
      S(1) => \q_sum_buf[8]_i_4__2_n_0\,
      S(0) => \q_sum_buf[8]_i_5__2_n_0\
    );
\q_sum_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \^e\(0),
      D => \q_sum_buf_reg[8]_i_1__2_n_6\,
      Q => q_sum_buf_reg(9),
      R => \^block[3].w_avg_valid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_procedural is
  port (
    s_axil_arready_reg : out STD_LOGIC;
    s_axil_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axil_rvalid : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    s_tlast : in STD_LOGIC;
    i_resetn : in STD_LOGIC;
    s_axil_arvalid : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_tvalid : in STD_LOGIC;
    s_axil_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_procedural;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_procedural is
  signal \block[0].MEM_AVG_n_0\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_1\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_10\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_11\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_12\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_13\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_14\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_15\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_2\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_3\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_4\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_5\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_6\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_7\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_8\ : STD_LOGIC;
  signal \block[0].MEM_AVG_n_9\ : STD_LOGIC;
  signal \block[0].min_max[0].MIN_MAX_n_0\ : STD_LOGIC;
  signal \block[0].w_avg_valid\ : STD_LOGIC;
  signal \block[1].AVG_n_10\ : STD_LOGIC;
  signal \block[1].AVG_n_11\ : STD_LOGIC;
  signal \block[1].AVG_n_12\ : STD_LOGIC;
  signal \block[1].AVG_n_13\ : STD_LOGIC;
  signal \block[1].AVG_n_14\ : STD_LOGIC;
  signal \block[1].AVG_n_15\ : STD_LOGIC;
  signal \block[1].AVG_n_16\ : STD_LOGIC;
  signal \block[1].AVG_n_17\ : STD_LOGIC;
  signal \block[1].AVG_n_18\ : STD_LOGIC;
  signal \block[1].AVG_n_2\ : STD_LOGIC;
  signal \block[1].AVG_n_3\ : STD_LOGIC;
  signal \block[1].AVG_n_4\ : STD_LOGIC;
  signal \block[1].AVG_n_5\ : STD_LOGIC;
  signal \block[1].AVG_n_6\ : STD_LOGIC;
  signal \block[1].AVG_n_7\ : STD_LOGIC;
  signal \block[1].AVG_n_8\ : STD_LOGIC;
  signal \block[1].AVG_n_9\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_0\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_1\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_10\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_11\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_12\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_13\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_14\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_15\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_2\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_3\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_4\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_5\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_6\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_7\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_8\ : STD_LOGIC;
  signal \block[1].MEM_AVG_n_9\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_0\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_1\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_10\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_11\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_12\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_13\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_14\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_15\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_16\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_17\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_18\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_19\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_2\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_20\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_21\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_22\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_23\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_24\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_25\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_3\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_4\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_5\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_6\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_7\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_8\ : STD_LOGIC;
  signal \block[1].min_max[0].MIN_MAX_n_9\ : STD_LOGIC;
  signal \block[1].w_avg_valid\ : STD_LOGIC;
  signal \block[2].AVG_n_1\ : STD_LOGIC;
  signal \block[2].AVG_n_10\ : STD_LOGIC;
  signal \block[2].AVG_n_11\ : STD_LOGIC;
  signal \block[2].AVG_n_12\ : STD_LOGIC;
  signal \block[2].AVG_n_13\ : STD_LOGIC;
  signal \block[2].AVG_n_14\ : STD_LOGIC;
  signal \block[2].AVG_n_15\ : STD_LOGIC;
  signal \block[2].AVG_n_16\ : STD_LOGIC;
  signal \block[2].AVG_n_17\ : STD_LOGIC;
  signal \block[2].AVG_n_2\ : STD_LOGIC;
  signal \block[2].AVG_n_3\ : STD_LOGIC;
  signal \block[2].AVG_n_4\ : STD_LOGIC;
  signal \block[2].AVG_n_5\ : STD_LOGIC;
  signal \block[2].AVG_n_6\ : STD_LOGIC;
  signal \block[2].AVG_n_7\ : STD_LOGIC;
  signal \block[2].AVG_n_8\ : STD_LOGIC;
  signal \block[2].AVG_n_9\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_0\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_1\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_10\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_11\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_12\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_13\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_14\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_15\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_2\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_3\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_4\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_5\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_6\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_7\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_8\ : STD_LOGIC;
  signal \block[2].MEM_AVG_n_9\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_0\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_1\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_10\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_11\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_12\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_13\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_14\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_15\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_16\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_17\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_18\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_19\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_2\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_20\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_21\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_22\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_23\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_24\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_25\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_3\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_4\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_5\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_6\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_7\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_8\ : STD_LOGIC;
  signal \block[2].min_max[0].MIN_MAX_n_9\ : STD_LOGIC;
  signal \block[2].w_avg_valid\ : STD_LOGIC;
  signal \block[3].AVG_n_0\ : STD_LOGIC;
  signal \block[3].AVG_n_10\ : STD_LOGIC;
  signal \block[3].AVG_n_11\ : STD_LOGIC;
  signal \block[3].AVG_n_12\ : STD_LOGIC;
  signal \block[3].AVG_n_13\ : STD_LOGIC;
  signal \block[3].AVG_n_14\ : STD_LOGIC;
  signal \block[3].AVG_n_15\ : STD_LOGIC;
  signal \block[3].AVG_n_16\ : STD_LOGIC;
  signal \block[3].AVG_n_17\ : STD_LOGIC;
  signal \block[3].AVG_n_18\ : STD_LOGIC;
  signal \block[3].AVG_n_19\ : STD_LOGIC;
  signal \block[3].AVG_n_2\ : STD_LOGIC;
  signal \block[3].AVG_n_20\ : STD_LOGIC;
  signal \block[3].AVG_n_21\ : STD_LOGIC;
  signal \block[3].AVG_n_22\ : STD_LOGIC;
  signal \block[3].AVG_n_3\ : STD_LOGIC;
  signal \block[3].AVG_n_4\ : STD_LOGIC;
  signal \block[3].AVG_n_5\ : STD_LOGIC;
  signal \block[3].AVG_n_6\ : STD_LOGIC;
  signal \block[3].AVG_n_7\ : STD_LOGIC;
  signal \block[3].AVG_n_8\ : STD_LOGIC;
  signal \block[3].AVG_n_9\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_0\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_1\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_10\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_11\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_12\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_13\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_14\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_15\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_2\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_3\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_4\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_5\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_6\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_7\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_8\ : STD_LOGIC;
  signal \block[3].MEM_AVG_n_9\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_0\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_1\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_10\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_11\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_12\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_13\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_14\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_15\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_16\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_17\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_18\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_19\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_2\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_20\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_21\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_22\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_23\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_24\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_25\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_26\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_3\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_4\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_5\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_6\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_7\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_8\ : STD_LOGIC;
  signal \block[3].min_max[0].MIN_MAX_n_9\ : STD_LOGIC;
  signal \block[3].w_avg_valid\ : STD_LOGIC;
  signal cnt : STD_LOGIC;
  signal cnt0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[15]_i_9_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \cnt_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal i_valid : STD_LOGIC;
  signal i_wr_data : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal o_avg_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal o_rd_data : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal o_valid : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_last : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q_last_2 : STD_LOGIC;
  signal s_avg_ready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_min_max_ready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel : STD_LOGIC;
  signal w_last : STD_LOGIC;
  signal \NLW_cnt_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_reg[8]_i_1\ : label is 35;
begin
REG_MAP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_proc_reg_map
     port map (
      Q(3 downto 0) => s_min_max_ready(3 downto 0),
      i_clk => i_clk,
      i_resetn => i_resetn,
      \o_mem_ready_avg_reg[3]_0\(3 downto 0) => s_avg_ready(3 downto 0),
      o_rd_data(23 downto 8) => data3(15 downto 0),
      o_rd_data(7 downto 0) => data3(55 downto 48),
      \q_rd_data_reg[15]_0\(23 downto 8) => data2(15 downto 0),
      \q_rd_data_reg[15]_0\(7 downto 0) => data2(55 downto 48),
      \q_rd_data_reg[15]_1\(23 downto 8) => data1(15 downto 0),
      \q_rd_data_reg[15]_1\(7 downto 0) => data1(55 downto 48),
      \q_rd_data_reg[15]_2\(23 downto 8) => o_rd_data(25 downto 10),
      \q_rd_data_reg[15]_2\(7 downto 0) => o_rd_data(7 downto 0),
      \q_rd_data_reg[15]_3\(15) => \block[3].MEM_AVG_n_0\,
      \q_rd_data_reg[15]_3\(14) => \block[3].MEM_AVG_n_1\,
      \q_rd_data_reg[15]_3\(13) => \block[3].MEM_AVG_n_2\,
      \q_rd_data_reg[15]_3\(12) => \block[3].MEM_AVG_n_3\,
      \q_rd_data_reg[15]_3\(11) => \block[3].MEM_AVG_n_4\,
      \q_rd_data_reg[15]_3\(10) => \block[3].MEM_AVG_n_5\,
      \q_rd_data_reg[15]_3\(9) => \block[3].MEM_AVG_n_6\,
      \q_rd_data_reg[15]_3\(8) => \block[3].MEM_AVG_n_7\,
      \q_rd_data_reg[15]_3\(7) => \block[3].MEM_AVG_n_8\,
      \q_rd_data_reg[15]_3\(6) => \block[3].MEM_AVG_n_9\,
      \q_rd_data_reg[15]_3\(5) => \block[3].MEM_AVG_n_10\,
      \q_rd_data_reg[15]_3\(4) => \block[3].MEM_AVG_n_11\,
      \q_rd_data_reg[15]_3\(3) => \block[3].MEM_AVG_n_12\,
      \q_rd_data_reg[15]_3\(2) => \block[3].MEM_AVG_n_13\,
      \q_rd_data_reg[15]_3\(1) => \block[3].MEM_AVG_n_14\,
      \q_rd_data_reg[15]_3\(0) => \block[3].MEM_AVG_n_15\,
      \q_rd_data_reg[15]_4\(15) => \block[2].MEM_AVG_n_0\,
      \q_rd_data_reg[15]_4\(14) => \block[2].MEM_AVG_n_1\,
      \q_rd_data_reg[15]_4\(13) => \block[2].MEM_AVG_n_2\,
      \q_rd_data_reg[15]_4\(12) => \block[2].MEM_AVG_n_3\,
      \q_rd_data_reg[15]_4\(11) => \block[2].MEM_AVG_n_4\,
      \q_rd_data_reg[15]_4\(10) => \block[2].MEM_AVG_n_5\,
      \q_rd_data_reg[15]_4\(9) => \block[2].MEM_AVG_n_6\,
      \q_rd_data_reg[15]_4\(8) => \block[2].MEM_AVG_n_7\,
      \q_rd_data_reg[15]_4\(7) => \block[2].MEM_AVG_n_8\,
      \q_rd_data_reg[15]_4\(6) => \block[2].MEM_AVG_n_9\,
      \q_rd_data_reg[15]_4\(5) => \block[2].MEM_AVG_n_10\,
      \q_rd_data_reg[15]_4\(4) => \block[2].MEM_AVG_n_11\,
      \q_rd_data_reg[15]_4\(3) => \block[2].MEM_AVG_n_12\,
      \q_rd_data_reg[15]_4\(2) => \block[2].MEM_AVG_n_13\,
      \q_rd_data_reg[15]_4\(1) => \block[2].MEM_AVG_n_14\,
      \q_rd_data_reg[15]_4\(0) => \block[2].MEM_AVG_n_15\,
      \q_rd_data_reg[15]_5\(15) => \block[1].MEM_AVG_n_0\,
      \q_rd_data_reg[15]_5\(14) => \block[1].MEM_AVG_n_1\,
      \q_rd_data_reg[15]_5\(13) => \block[1].MEM_AVG_n_2\,
      \q_rd_data_reg[15]_5\(12) => \block[1].MEM_AVG_n_3\,
      \q_rd_data_reg[15]_5\(11) => \block[1].MEM_AVG_n_4\,
      \q_rd_data_reg[15]_5\(10) => \block[1].MEM_AVG_n_5\,
      \q_rd_data_reg[15]_5\(9) => \block[1].MEM_AVG_n_6\,
      \q_rd_data_reg[15]_5\(8) => \block[1].MEM_AVG_n_7\,
      \q_rd_data_reg[15]_5\(7) => \block[1].MEM_AVG_n_8\,
      \q_rd_data_reg[15]_5\(6) => \block[1].MEM_AVG_n_9\,
      \q_rd_data_reg[15]_5\(5) => \block[1].MEM_AVG_n_10\,
      \q_rd_data_reg[15]_5\(4) => \block[1].MEM_AVG_n_11\,
      \q_rd_data_reg[15]_5\(3) => \block[1].MEM_AVG_n_12\,
      \q_rd_data_reg[15]_5\(2) => \block[1].MEM_AVG_n_13\,
      \q_rd_data_reg[15]_5\(1) => \block[1].MEM_AVG_n_14\,
      \q_rd_data_reg[15]_5\(0) => \block[1].MEM_AVG_n_15\,
      \q_rd_data_reg[15]_6\(15) => \block[0].MEM_AVG_n_0\,
      \q_rd_data_reg[15]_6\(14) => \block[0].MEM_AVG_n_1\,
      \q_rd_data_reg[15]_6\(13) => \block[0].MEM_AVG_n_2\,
      \q_rd_data_reg[15]_6\(12) => \block[0].MEM_AVG_n_3\,
      \q_rd_data_reg[15]_6\(11) => \block[0].MEM_AVG_n_4\,
      \q_rd_data_reg[15]_6\(10) => \block[0].MEM_AVG_n_5\,
      \q_rd_data_reg[15]_6\(9) => \block[0].MEM_AVG_n_6\,
      \q_rd_data_reg[15]_6\(8) => \block[0].MEM_AVG_n_7\,
      \q_rd_data_reg[15]_6\(7) => \block[0].MEM_AVG_n_8\,
      \q_rd_data_reg[15]_6\(6) => \block[0].MEM_AVG_n_9\,
      \q_rd_data_reg[15]_6\(5) => \block[0].MEM_AVG_n_10\,
      \q_rd_data_reg[15]_6\(4) => \block[0].MEM_AVG_n_11\,
      \q_rd_data_reg[15]_6\(3) => \block[0].MEM_AVG_n_12\,
      \q_rd_data_reg[15]_6\(2) => \block[0].MEM_AVG_n_13\,
      \q_rd_data_reg[15]_6\(1) => \block[0].MEM_AVG_n_14\,
      \q_rd_data_reg[15]_6\(0) => \block[0].MEM_AVG_n_15\,
      s_axil_araddr(4 downto 0) => s_axil_araddr(4 downto 0),
      s_axil_arready_reg_0 => s_axil_arready_reg,
      s_axil_arvalid => s_axil_arvalid,
      s_axil_rdata(23 downto 0) => s_axil_rdata(23 downto 0),
      s_axil_rready => s_axil_rready,
      s_axil_rvalid => s_axil_rvalid
    );
\block[0].AVG\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg
     port map (
      Q(15 downto 0) => o_avg_data(15 downto 0),
      \block[0].w_avg_valid\ => \block[0].w_avg_valid\,
      i_clk => i_clk,
      i_div_s_rst_p => \block[3].AVG_n_0\,
      i_valid => i_valid,
      \q_data_cnt_reg[0]_0\ => \cnt_reg_n_0_[1]\,
      \q_data_cnt_reg[0]_1\ => \cnt_reg_n_0_[0]\,
      \q_data_cnt_reg[0]_2\ => \block[3].AVG_n_3\,
      \q_data_cnt_reg[0]_3\ => \block[3].AVG_n_4\,
      \q_data_cnt_reg[0]_4\ => \block[1].AVG_n_2\,
      \q_data_cnt_reg[0]_5\ => \block[3].min_max[0].MIN_MAX_n_2\,
      q_last(0) => q_last(0),
      s_tdata(15 downto 0) => s_tdata(15 downto 0)
    );
\block[0].MEM_AVG\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0\
     port map (
      E(0) => \block[0].w_avg_valid\,
      Q(15) => \block[0].MEM_AVG_n_0\,
      Q(14) => \block[0].MEM_AVG_n_1\,
      Q(13) => \block[0].MEM_AVG_n_2\,
      Q(12) => \block[0].MEM_AVG_n_3\,
      Q(11) => \block[0].MEM_AVG_n_4\,
      Q(10) => \block[0].MEM_AVG_n_5\,
      Q(9) => \block[0].MEM_AVG_n_6\,
      Q(8) => \block[0].MEM_AVG_n_7\,
      Q(7) => \block[0].MEM_AVG_n_8\,
      Q(6) => \block[0].MEM_AVG_n_9\,
      Q(5) => \block[0].MEM_AVG_n_10\,
      Q(4) => \block[0].MEM_AVG_n_11\,
      Q(3) => \block[0].MEM_AVG_n_12\,
      Q(2) => \block[0].MEM_AVG_n_13\,
      Q(1) => \block[0].MEM_AVG_n_14\,
      Q(0) => \block[0].MEM_AVG_n_15\,
      i_clk => i_clk,
      o_avg_data(15 downto 0) => o_avg_data(15 downto 0),
      \q_r_addr_reg[4]_0\(0) => s_avg_ready(0)
    );
\block[0].min_max[0].MEM_MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem
     port map (
      E(0) => o_valid,
      Q(0) => s_min_max_ready(0),
      i_clk => i_clk,
      i_wr_data(23 downto 8) => i_wr_data(25 downto 10),
      i_wr_data(7 downto 0) => i_wr_data(7 downto 0),
      \o_rd_data_reg[25]_0\(23 downto 8) => o_rd_data(25 downto 10),
      \o_rd_data_reg[25]_0\(7 downto 0) => o_rd_data(7 downto 0)
    );
\block[0].min_max[0].MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min
     port map (
      E(0) => o_valid,
      SR(0) => w_last,
      i_clk => i_clk,
      i_wr_data(23 downto 8) => i_wr_data(25 downto 10),
      i_wr_data(7 downto 0) => i_wr_data(7 downto 0),
      \q_data_reg[15]_0\(0) => i_valid,
      q_last(0) => q_last(0),
      q_last_2 => q_last_2,
      q_last_reg_0 => \block[0].min_max[0].MIN_MAX_n_0\,
      q_valid_reg_0 => \block[3].min_max[0].MIN_MAX_n_1\,
      q_valid_reg_1 => \block[3].AVG_n_3\,
      q_valid_reg_2 => \cnt_reg_n_0_[0]\,
      q_valid_reg_3 => \cnt_reg_n_0_[1]\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0)
    );
\block[1].AVG\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_0
     port map (
      Q(15) => \block[1].AVG_n_3\,
      Q(14) => \block[1].AVG_n_4\,
      Q(13) => \block[1].AVG_n_5\,
      Q(12) => \block[1].AVG_n_6\,
      Q(11) => \block[1].AVG_n_7\,
      Q(10) => \block[1].AVG_n_8\,
      Q(9) => \block[1].AVG_n_9\,
      Q(8) => \block[1].AVG_n_10\,
      Q(7) => \block[1].AVG_n_11\,
      Q(6) => \block[1].AVG_n_12\,
      Q(5) => \block[1].AVG_n_13\,
      Q(4) => \block[1].AVG_n_14\,
      Q(3) => \block[1].AVG_n_15\,
      Q(2) => \block[1].AVG_n_16\,
      Q(1) => \block[1].AVG_n_17\,
      Q(0) => \block[1].AVG_n_18\,
      \block[1].w_avg_valid\ => \block[1].w_avg_valid\,
      i_clk => i_clk,
      i_div_s_rst_p => \block[3].AVG_n_0\,
      \q_data_cnt_reg[0]_0\ => \cnt_reg_n_0_[1]\,
      \q_data_cnt_reg[0]_1\ => \cnt_reg_n_0_[0]\,
      \q_data_cnt_reg[0]_2\ => \block[3].AVG_n_3\,
      \q_data_cnt_reg[0]_3\ => \block[3].AVG_n_4\,
      \q_data_cnt_reg[0]_4\ => \block[3].min_max[0].MIN_MAX_n_2\,
      \q_data_cnt_reg[0]_5\ => \cnt_reg_n_0_[4]\,
      q_div_vld_reg_0 => \block[0].min_max[0].MIN_MAX_n_0\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tvalid => s_tvalid,
      s_tvalid_0 => \block[1].AVG_n_2\,
      sel => sel
    );
\block[1].MEM_AVG\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_1\
     port map (
      E(0) => \block[1].w_avg_valid\,
      Q(15) => \block[1].MEM_AVG_n_0\,
      Q(14) => \block[1].MEM_AVG_n_1\,
      Q(13) => \block[1].MEM_AVG_n_2\,
      Q(12) => \block[1].MEM_AVG_n_3\,
      Q(11) => \block[1].MEM_AVG_n_4\,
      Q(10) => \block[1].MEM_AVG_n_5\,
      Q(9) => \block[1].MEM_AVG_n_6\,
      Q(8) => \block[1].MEM_AVG_n_7\,
      Q(7) => \block[1].MEM_AVG_n_8\,
      Q(6) => \block[1].MEM_AVG_n_9\,
      Q(5) => \block[1].MEM_AVG_n_10\,
      Q(4) => \block[1].MEM_AVG_n_11\,
      Q(3) => \block[1].MEM_AVG_n_12\,
      Q(2) => \block[1].MEM_AVG_n_13\,
      Q(1) => \block[1].MEM_AVG_n_14\,
      Q(0) => \block[1].MEM_AVG_n_15\,
      i_clk => i_clk,
      o_avg_data(15) => \block[1].AVG_n_3\,
      o_avg_data(14) => \block[1].AVG_n_4\,
      o_avg_data(13) => \block[1].AVG_n_5\,
      o_avg_data(12) => \block[1].AVG_n_6\,
      o_avg_data(11) => \block[1].AVG_n_7\,
      o_avg_data(10) => \block[1].AVG_n_8\,
      o_avg_data(9) => \block[1].AVG_n_9\,
      o_avg_data(8) => \block[1].AVG_n_10\,
      o_avg_data(7) => \block[1].AVG_n_11\,
      o_avg_data(6) => \block[1].AVG_n_12\,
      o_avg_data(5) => \block[1].AVG_n_13\,
      o_avg_data(4) => \block[1].AVG_n_14\,
      o_avg_data(3) => \block[1].AVG_n_15\,
      o_avg_data(2) => \block[1].AVG_n_16\,
      o_avg_data(1) => \block[1].AVG_n_17\,
      o_avg_data(0) => \block[1].AVG_n_18\,
      \q_r_addr_reg[4]_0\(0) => s_avg_ready(1)
    );
\block[1].min_max[0].MEM_MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_2
     port map (
      Q(15) => \block[1].min_max[0].MIN_MAX_n_10\,
      Q(14) => \block[1].min_max[0].MIN_MAX_n_11\,
      Q(13) => \block[1].min_max[0].MIN_MAX_n_12\,
      Q(12) => \block[1].min_max[0].MIN_MAX_n_13\,
      Q(11) => \block[1].min_max[0].MIN_MAX_n_14\,
      Q(10) => \block[1].min_max[0].MIN_MAX_n_15\,
      Q(9) => \block[1].min_max[0].MIN_MAX_n_16\,
      Q(8) => \block[1].min_max[0].MIN_MAX_n_17\,
      Q(7) => \block[1].min_max[0].MIN_MAX_n_18\,
      Q(6) => \block[1].min_max[0].MIN_MAX_n_19\,
      Q(5) => \block[1].min_max[0].MIN_MAX_n_20\,
      Q(4) => \block[1].min_max[0].MIN_MAX_n_21\,
      Q(3) => \block[1].min_max[0].MIN_MAX_n_22\,
      Q(2) => \block[1].min_max[0].MIN_MAX_n_23\,
      Q(1) => \block[1].min_max[0].MIN_MAX_n_24\,
      Q(0) => \block[1].min_max[0].MIN_MAX_n_25\,
      i_clk => i_clk,
      \o_rd_data_reg[25]_0\(23 downto 8) => data1(15 downto 0),
      \o_rd_data_reg[25]_0\(7 downto 0) => data1(55 downto 48),
      \o_rd_data_reg[7]_0\(7) => \block[1].min_max[0].MIN_MAX_n_2\,
      \o_rd_data_reg[7]_0\(6) => \block[1].min_max[0].MIN_MAX_n_3\,
      \o_rd_data_reg[7]_0\(5) => \block[1].min_max[0].MIN_MAX_n_4\,
      \o_rd_data_reg[7]_0\(4) => \block[1].min_max[0].MIN_MAX_n_5\,
      \o_rd_data_reg[7]_0\(3) => \block[1].min_max[0].MIN_MAX_n_6\,
      \o_rd_data_reg[7]_0\(2) => \block[1].min_max[0].MIN_MAX_n_7\,
      \o_rd_data_reg[7]_0\(1) => \block[1].min_max[0].MIN_MAX_n_8\,
      \o_rd_data_reg[7]_0\(0) => \block[1].min_max[0].MIN_MAX_n_9\,
      \q_r_addr_reg[4]_0\(0) => s_min_max_ready(1),
      \q_wr_addr_reg[0]_0\ => \block[1].min_max[0].MIN_MAX_n_1\
    );
\block[1].min_max[0].MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_3
     port map (
      E(0) => \block[1].min_max[0].MIN_MAX_n_0\,
      Q(7) => \block[1].min_max[0].MIN_MAX_n_2\,
      Q(6) => \block[1].min_max[0].MIN_MAX_n_3\,
      Q(5) => \block[1].min_max[0].MIN_MAX_n_4\,
      Q(4) => \block[1].min_max[0].MIN_MAX_n_5\,
      Q(3) => \block[1].min_max[0].MIN_MAX_n_6\,
      Q(2) => \block[1].min_max[0].MIN_MAX_n_7\,
      Q(1) => \block[1].min_max[0].MIN_MAX_n_8\,
      Q(0) => \block[1].min_max[0].MIN_MAX_n_9\,
      SR(0) => w_last,
      i_clk => i_clk,
      \o_res_data_reg[15]_0\(15) => \block[1].min_max[0].MIN_MAX_n_10\,
      \o_res_data_reg[15]_0\(14) => \block[1].min_max[0].MIN_MAX_n_11\,
      \o_res_data_reg[15]_0\(13) => \block[1].min_max[0].MIN_MAX_n_12\,
      \o_res_data_reg[15]_0\(12) => \block[1].min_max[0].MIN_MAX_n_13\,
      \o_res_data_reg[15]_0\(11) => \block[1].min_max[0].MIN_MAX_n_14\,
      \o_res_data_reg[15]_0\(10) => \block[1].min_max[0].MIN_MAX_n_15\,
      \o_res_data_reg[15]_0\(9) => \block[1].min_max[0].MIN_MAX_n_16\,
      \o_res_data_reg[15]_0\(8) => \block[1].min_max[0].MIN_MAX_n_17\,
      \o_res_data_reg[15]_0\(7) => \block[1].min_max[0].MIN_MAX_n_18\,
      \o_res_data_reg[15]_0\(6) => \block[1].min_max[0].MIN_MAX_n_19\,
      \o_res_data_reg[15]_0\(5) => \block[1].min_max[0].MIN_MAX_n_20\,
      \o_res_data_reg[15]_0\(4) => \block[1].min_max[0].MIN_MAX_n_21\,
      \o_res_data_reg[15]_0\(3) => \block[1].min_max[0].MIN_MAX_n_22\,
      \o_res_data_reg[15]_0\(2) => \block[1].min_max[0].MIN_MAX_n_23\,
      \o_res_data_reg[15]_0\(1) => \block[1].min_max[0].MIN_MAX_n_24\,
      \o_res_data_reg[15]_0\(0) => \block[1].min_max[0].MIN_MAX_n_25\,
      o_valid_reg_0 => \block[1].min_max[0].MIN_MAX_n_1\,
      \q_data_reg[15]_0\(0) => sel,
      q_valid_reg_0 => \block[3].min_max[0].MIN_MAX_n_1\,
      q_valid_reg_1 => \block[3].AVG_n_3\,
      q_valid_reg_2 => \cnt_reg_n_0_[0]\,
      q_valid_reg_3 => \cnt_reg_n_0_[1]\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0)
    );
\block[2].AVG\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_4
     port map (
      E(0) => \block[2].AVG_n_1\,
      Q(15) => \block[2].AVG_n_2\,
      Q(14) => \block[2].AVG_n_3\,
      Q(13) => \block[2].AVG_n_4\,
      Q(12) => \block[2].AVG_n_5\,
      Q(11) => \block[2].AVG_n_6\,
      Q(10) => \block[2].AVG_n_7\,
      Q(9) => \block[2].AVG_n_8\,
      Q(8) => \block[2].AVG_n_9\,
      Q(7) => \block[2].AVG_n_10\,
      Q(6) => \block[2].AVG_n_11\,
      Q(5) => \block[2].AVG_n_12\,
      Q(4) => \block[2].AVG_n_13\,
      Q(3) => \block[2].AVG_n_14\,
      Q(2) => \block[2].AVG_n_15\,
      Q(1) => \block[2].AVG_n_16\,
      Q(0) => \block[2].AVG_n_17\,
      \block[2].w_avg_valid\ => \block[2].w_avg_valid\,
      i_clk => i_clk,
      i_div_s_rst_p => \block[3].AVG_n_0\,
      q_last_2 => q_last_2,
      \q_sum_buf_reg[0]_0\ => \cnt_reg_n_0_[6]\,
      \q_sum_buf_reg[0]_1\ => \cnt_reg_n_0_[5]\,
      \q_sum_buf_reg[0]_2\ => \cnt_reg_n_0_[8]\,
      \q_sum_buf_reg[0]_3\ => \cnt_reg_n_0_[7]\,
      \q_sum_buf_reg[0]_4\ => \block[3].AVG_n_3\,
      \q_sum_buf_reg[0]_5\ => \cnt_reg_n_0_[4]\,
      \q_sum_buf_reg[0]_6\ => \cnt_reg_n_0_[1]\,
      \q_sum_buf_reg[0]_7\ => \cnt_reg_n_0_[0]\,
      \q_sum_buf_reg[0]_8\ => \cnt_reg_n_0_[2]\,
      \q_sum_buf_reg[0]_9\ => \cnt_reg_n_0_[3]\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tvalid => s_tvalid
    );
\block[2].MEM_AVG\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_5\
     port map (
      E(0) => \block[2].w_avg_valid\,
      Q(15) => \block[2].MEM_AVG_n_0\,
      Q(14) => \block[2].MEM_AVG_n_1\,
      Q(13) => \block[2].MEM_AVG_n_2\,
      Q(12) => \block[2].MEM_AVG_n_3\,
      Q(11) => \block[2].MEM_AVG_n_4\,
      Q(10) => \block[2].MEM_AVG_n_5\,
      Q(9) => \block[2].MEM_AVG_n_6\,
      Q(8) => \block[2].MEM_AVG_n_7\,
      Q(7) => \block[2].MEM_AVG_n_8\,
      Q(6) => \block[2].MEM_AVG_n_9\,
      Q(5) => \block[2].MEM_AVG_n_10\,
      Q(4) => \block[2].MEM_AVG_n_11\,
      Q(3) => \block[2].MEM_AVG_n_12\,
      Q(2) => \block[2].MEM_AVG_n_13\,
      Q(1) => \block[2].MEM_AVG_n_14\,
      Q(0) => \block[2].MEM_AVG_n_15\,
      i_clk => i_clk,
      o_avg_data(15) => \block[2].AVG_n_2\,
      o_avg_data(14) => \block[2].AVG_n_3\,
      o_avg_data(13) => \block[2].AVG_n_4\,
      o_avg_data(12) => \block[2].AVG_n_5\,
      o_avg_data(11) => \block[2].AVG_n_6\,
      o_avg_data(10) => \block[2].AVG_n_7\,
      o_avg_data(9) => \block[2].AVG_n_8\,
      o_avg_data(8) => \block[2].AVG_n_9\,
      o_avg_data(7) => \block[2].AVG_n_10\,
      o_avg_data(6) => \block[2].AVG_n_11\,
      o_avg_data(5) => \block[2].AVG_n_12\,
      o_avg_data(4) => \block[2].AVG_n_13\,
      o_avg_data(3) => \block[2].AVG_n_14\,
      o_avg_data(2) => \block[2].AVG_n_15\,
      o_avg_data(1) => \block[2].AVG_n_16\,
      o_avg_data(0) => \block[2].AVG_n_17\,
      \q_r_addr_reg[4]_0\(0) => s_avg_ready(2)
    );
\block[2].min_max[0].MEM_MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_6
     port map (
      Q(15) => \block[2].min_max[0].MIN_MAX_n_10\,
      Q(14) => \block[2].min_max[0].MIN_MAX_n_11\,
      Q(13) => \block[2].min_max[0].MIN_MAX_n_12\,
      Q(12) => \block[2].min_max[0].MIN_MAX_n_13\,
      Q(11) => \block[2].min_max[0].MIN_MAX_n_14\,
      Q(10) => \block[2].min_max[0].MIN_MAX_n_15\,
      Q(9) => \block[2].min_max[0].MIN_MAX_n_16\,
      Q(8) => \block[2].min_max[0].MIN_MAX_n_17\,
      Q(7) => \block[2].min_max[0].MIN_MAX_n_18\,
      Q(6) => \block[2].min_max[0].MIN_MAX_n_19\,
      Q(5) => \block[2].min_max[0].MIN_MAX_n_20\,
      Q(4) => \block[2].min_max[0].MIN_MAX_n_21\,
      Q(3) => \block[2].min_max[0].MIN_MAX_n_22\,
      Q(2) => \block[2].min_max[0].MIN_MAX_n_23\,
      Q(1) => \block[2].min_max[0].MIN_MAX_n_24\,
      Q(0) => \block[2].min_max[0].MIN_MAX_n_25\,
      i_clk => i_clk,
      \o_rd_data_reg[25]_0\(23 downto 8) => data2(15 downto 0),
      \o_rd_data_reg[25]_0\(7 downto 0) => data2(55 downto 48),
      \o_rd_data_reg[7]_0\(7) => \block[2].min_max[0].MIN_MAX_n_2\,
      \o_rd_data_reg[7]_0\(6) => \block[2].min_max[0].MIN_MAX_n_3\,
      \o_rd_data_reg[7]_0\(5) => \block[2].min_max[0].MIN_MAX_n_4\,
      \o_rd_data_reg[7]_0\(4) => \block[2].min_max[0].MIN_MAX_n_5\,
      \o_rd_data_reg[7]_0\(3) => \block[2].min_max[0].MIN_MAX_n_6\,
      \o_rd_data_reg[7]_0\(2) => \block[2].min_max[0].MIN_MAX_n_7\,
      \o_rd_data_reg[7]_0\(1) => \block[2].min_max[0].MIN_MAX_n_8\,
      \o_rd_data_reg[7]_0\(0) => \block[2].min_max[0].MIN_MAX_n_9\,
      \q_r_addr_reg[4]_0\(0) => s_min_max_ready(2),
      \q_wr_addr_reg[0]_0\ => \block[2].min_max[0].MIN_MAX_n_1\
    );
\block[2].min_max[0].MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_7
     port map (
      E(0) => \block[2].min_max[0].MIN_MAX_n_0\,
      Q(7) => \block[2].min_max[0].MIN_MAX_n_2\,
      Q(6) => \block[2].min_max[0].MIN_MAX_n_3\,
      Q(5) => \block[2].min_max[0].MIN_MAX_n_4\,
      Q(4) => \block[2].min_max[0].MIN_MAX_n_5\,
      Q(3) => \block[2].min_max[0].MIN_MAX_n_6\,
      Q(2) => \block[2].min_max[0].MIN_MAX_n_7\,
      Q(1) => \block[2].min_max[0].MIN_MAX_n_8\,
      Q(0) => \block[2].min_max[0].MIN_MAX_n_9\,
      i_clk => i_clk,
      \o_res_data_reg[15]_0\(15) => \block[2].min_max[0].MIN_MAX_n_10\,
      \o_res_data_reg[15]_0\(14) => \block[2].min_max[0].MIN_MAX_n_11\,
      \o_res_data_reg[15]_0\(13) => \block[2].min_max[0].MIN_MAX_n_12\,
      \o_res_data_reg[15]_0\(12) => \block[2].min_max[0].MIN_MAX_n_13\,
      \o_res_data_reg[15]_0\(11) => \block[2].min_max[0].MIN_MAX_n_14\,
      \o_res_data_reg[15]_0\(10) => \block[2].min_max[0].MIN_MAX_n_15\,
      \o_res_data_reg[15]_0\(9) => \block[2].min_max[0].MIN_MAX_n_16\,
      \o_res_data_reg[15]_0\(8) => \block[2].min_max[0].MIN_MAX_n_17\,
      \o_res_data_reg[15]_0\(7) => \block[2].min_max[0].MIN_MAX_n_18\,
      \o_res_data_reg[15]_0\(6) => \block[2].min_max[0].MIN_MAX_n_19\,
      \o_res_data_reg[15]_0\(5) => \block[2].min_max[0].MIN_MAX_n_20\,
      \o_res_data_reg[15]_0\(4) => \block[2].min_max[0].MIN_MAX_n_21\,
      \o_res_data_reg[15]_0\(3) => \block[2].min_max[0].MIN_MAX_n_22\,
      \o_res_data_reg[15]_0\(2) => \block[2].min_max[0].MIN_MAX_n_23\,
      \o_res_data_reg[15]_0\(1) => \block[2].min_max[0].MIN_MAX_n_24\,
      \o_res_data_reg[15]_0\(0) => \block[2].min_max[0].MIN_MAX_n_25\,
      o_valid_reg_0 => \block[2].min_max[0].MIN_MAX_n_1\,
      \q_data_reg[15]_0\(0) => \block[2].AVG_n_1\,
      q_valid_reg_0 => \block[3].AVG_n_4\,
      q_valid_reg_1 => \cnt_reg_n_0_[0]\,
      q_valid_reg_2 => \cnt_reg_n_0_[1]\,
      q_valid_reg_3 => \cnt_reg_n_0_[4]\,
      q_valid_reg_4 => \block[3].min_max[0].MIN_MAX_n_2\,
      q_valid_reg_5 => \cnt_reg_n_0_[9]\,
      q_valid_reg_6 => \cnt_reg_n_0_[10]\,
      q_valid_reg_7 => \cnt_reg_n_0_[11]\,
      q_valid_reg_8 => \block[3].AVG_n_6\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tvalid => s_tvalid,
      w_last_reg_0(0) => \block[1].min_max[0].MIN_MAX_n_0\
    );
\block[3].AVG\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_avg_8
     port map (
      E(0) => \block[3].AVG_n_2\,
      Q(15) => \block[3].AVG_n_7\,
      Q(14) => \block[3].AVG_n_8\,
      Q(13) => \block[3].AVG_n_9\,
      Q(12) => \block[3].AVG_n_10\,
      Q(11) => \block[3].AVG_n_11\,
      Q(10) => \block[3].AVG_n_12\,
      Q(9) => \block[3].AVG_n_13\,
      Q(8) => \block[3].AVG_n_14\,
      Q(7) => \block[3].AVG_n_15\,
      Q(6) => \block[3].AVG_n_16\,
      Q(5) => \block[3].AVG_n_17\,
      Q(4) => \block[3].AVG_n_18\,
      Q(3) => \block[3].AVG_n_19\,
      Q(2) => \block[3].AVG_n_20\,
      Q(1) => \block[3].AVG_n_21\,
      Q(0) => \block[3].AVG_n_22\,
      S(0) => \cnt_reg_n_0_[12]\,
      SR(0) => w_last,
      \block[3].w_avg_valid\ => \block[3].w_avg_valid\,
      \cnt_reg[0]\ => \block[3].AVG_n_5\,
      \cnt_reg[12]\ => \block[3].AVG_n_6\,
      \cnt_reg[3]\ => \block[3].AVG_n_4\,
      \cnt_reg[9]\ => \block[3].AVG_n_3\,
      i_clk => i_clk,
      i_div_s_rst_p => \block[3].AVG_n_0\,
      i_resetn => i_resetn,
      \q_sum_buf_reg[0]_0\ => \cnt_reg_n_0_[4]\,
      \q_sum_buf_reg[0]_1\ => \block[3].min_max[0].MIN_MAX_n_2\,
      \q_sum_buf_reg[0]_2\ => \cnt_reg_n_0_[3]\,
      \q_sum_buf_reg[0]_3\ => \cnt_reg_n_0_[2]\,
      \q_sum_buf_reg[0]_4\ => \cnt_reg_n_0_[0]\,
      \q_sum_buf_reg[0]_5\ => \cnt_reg_n_0_[1]\,
      \q_sum_buf_reg[0]_6\ => \cnt_reg_n_0_[9]\,
      \q_sum_buf_reg[0]_7\ => \cnt_reg_n_0_[10]\,
      \q_sum_buf_reg[0]_8\ => \cnt_reg_n_0_[11]\,
      q_valid_reg(2) => \cnt_reg_n_0_[15]\,
      q_valid_reg(1) => \cnt_reg_n_0_[14]\,
      q_valid_reg(0) => \cnt_reg_n_0_[13]\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tvalid => s_tvalid
    );
\block[3].MEM_AVG\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem__parameterized0_9\
     port map (
      E(0) => \block[3].w_avg_valid\,
      Q(15) => \block[3].MEM_AVG_n_0\,
      Q(14) => \block[3].MEM_AVG_n_1\,
      Q(13) => \block[3].MEM_AVG_n_2\,
      Q(12) => \block[3].MEM_AVG_n_3\,
      Q(11) => \block[3].MEM_AVG_n_4\,
      Q(10) => \block[3].MEM_AVG_n_5\,
      Q(9) => \block[3].MEM_AVG_n_6\,
      Q(8) => \block[3].MEM_AVG_n_7\,
      Q(7) => \block[3].MEM_AVG_n_8\,
      Q(6) => \block[3].MEM_AVG_n_9\,
      Q(5) => \block[3].MEM_AVG_n_10\,
      Q(4) => \block[3].MEM_AVG_n_11\,
      Q(3) => \block[3].MEM_AVG_n_12\,
      Q(2) => \block[3].MEM_AVG_n_13\,
      Q(1) => \block[3].MEM_AVG_n_14\,
      Q(0) => \block[3].MEM_AVG_n_15\,
      i_clk => i_clk,
      o_avg_data(15) => \block[3].AVG_n_7\,
      o_avg_data(14) => \block[3].AVG_n_8\,
      o_avg_data(13) => \block[3].AVG_n_9\,
      o_avg_data(12) => \block[3].AVG_n_10\,
      o_avg_data(11) => \block[3].AVG_n_11\,
      o_avg_data(10) => \block[3].AVG_n_12\,
      o_avg_data(9) => \block[3].AVG_n_13\,
      o_avg_data(8) => \block[3].AVG_n_14\,
      o_avg_data(7) => \block[3].AVG_n_15\,
      o_avg_data(6) => \block[3].AVG_n_16\,
      o_avg_data(5) => \block[3].AVG_n_17\,
      o_avg_data(4) => \block[3].AVG_n_18\,
      o_avg_data(3) => \block[3].AVG_n_19\,
      o_avg_data(2) => \block[3].AVG_n_20\,
      o_avg_data(1) => \block[3].AVG_n_21\,
      o_avg_data(0) => \block[3].AVG_n_22\,
      \q_r_addr_reg[4]_0\(0) => s_avg_ready(3)
    );
\block[3].min_max[0].MEM_MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mem_10
     port map (
      Q(15) => \block[3].min_max[0].MIN_MAX_n_11\,
      Q(14) => \block[3].min_max[0].MIN_MAX_n_12\,
      Q(13) => \block[3].min_max[0].MIN_MAX_n_13\,
      Q(12) => \block[3].min_max[0].MIN_MAX_n_14\,
      Q(11) => \block[3].min_max[0].MIN_MAX_n_15\,
      Q(10) => \block[3].min_max[0].MIN_MAX_n_16\,
      Q(9) => \block[3].min_max[0].MIN_MAX_n_17\,
      Q(8) => \block[3].min_max[0].MIN_MAX_n_18\,
      Q(7) => \block[3].min_max[0].MIN_MAX_n_19\,
      Q(6) => \block[3].min_max[0].MIN_MAX_n_20\,
      Q(5) => \block[3].min_max[0].MIN_MAX_n_21\,
      Q(4) => \block[3].min_max[0].MIN_MAX_n_22\,
      Q(3) => \block[3].min_max[0].MIN_MAX_n_23\,
      Q(2) => \block[3].min_max[0].MIN_MAX_n_24\,
      Q(1) => \block[3].min_max[0].MIN_MAX_n_25\,
      Q(0) => \block[3].min_max[0].MIN_MAX_n_26\,
      i_clk => i_clk,
      \o_rd_data_reg[25]_0\(23 downto 8) => data3(15 downto 0),
      \o_rd_data_reg[25]_0\(7 downto 0) => data3(55 downto 48),
      \o_rd_data_reg[7]_0\(7) => \block[3].min_max[0].MIN_MAX_n_3\,
      \o_rd_data_reg[7]_0\(6) => \block[3].min_max[0].MIN_MAX_n_4\,
      \o_rd_data_reg[7]_0\(5) => \block[3].min_max[0].MIN_MAX_n_5\,
      \o_rd_data_reg[7]_0\(4) => \block[3].min_max[0].MIN_MAX_n_6\,
      \o_rd_data_reg[7]_0\(3) => \block[3].min_max[0].MIN_MAX_n_7\,
      \o_rd_data_reg[7]_0\(2) => \block[3].min_max[0].MIN_MAX_n_8\,
      \o_rd_data_reg[7]_0\(1) => \block[3].min_max[0].MIN_MAX_n_9\,
      \o_rd_data_reg[7]_0\(0) => \block[3].min_max[0].MIN_MAX_n_10\,
      \q_r_addr_reg[4]_0\(0) => s_min_max_ready(3),
      \q_wr_addr_reg[0]_0\ => \block[3].min_max[0].MIN_MAX_n_0\
    );
\block[3].min_max[0].MIN_MAX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_min_11
     port map (
      E(0) => \block[2].min_max[0].MIN_MAX_n_0\,
      Q(7) => \block[3].min_max[0].MIN_MAX_n_3\,
      Q(6) => \block[3].min_max[0].MIN_MAX_n_4\,
      Q(5) => \block[3].min_max[0].MIN_MAX_n_5\,
      Q(4) => \block[3].min_max[0].MIN_MAX_n_6\,
      Q(3) => \block[3].min_max[0].MIN_MAX_n_7\,
      Q(2) => \block[3].min_max[0].MIN_MAX_n_8\,
      Q(1) => \block[3].min_max[0].MIN_MAX_n_9\,
      Q(0) => \block[3].min_max[0].MIN_MAX_n_10\,
      \cnt_reg[3]\ => \block[3].min_max[0].MIN_MAX_n_1\,
      \cnt_reg[6]\ => \block[3].min_max[0].MIN_MAX_n_2\,
      i_clk => i_clk,
      \o_res_data_reg[15]_0\(15) => \block[3].min_max[0].MIN_MAX_n_11\,
      \o_res_data_reg[15]_0\(14) => \block[3].min_max[0].MIN_MAX_n_12\,
      \o_res_data_reg[15]_0\(13) => \block[3].min_max[0].MIN_MAX_n_13\,
      \o_res_data_reg[15]_0\(12) => \block[3].min_max[0].MIN_MAX_n_14\,
      \o_res_data_reg[15]_0\(11) => \block[3].min_max[0].MIN_MAX_n_15\,
      \o_res_data_reg[15]_0\(10) => \block[3].min_max[0].MIN_MAX_n_16\,
      \o_res_data_reg[15]_0\(9) => \block[3].min_max[0].MIN_MAX_n_17\,
      \o_res_data_reg[15]_0\(8) => \block[3].min_max[0].MIN_MAX_n_18\,
      \o_res_data_reg[15]_0\(7) => \block[3].min_max[0].MIN_MAX_n_19\,
      \o_res_data_reg[15]_0\(6) => \block[3].min_max[0].MIN_MAX_n_20\,
      \o_res_data_reg[15]_0\(5) => \block[3].min_max[0].MIN_MAX_n_21\,
      \o_res_data_reg[15]_0\(4) => \block[3].min_max[0].MIN_MAX_n_22\,
      \o_res_data_reg[15]_0\(3) => \block[3].min_max[0].MIN_MAX_n_23\,
      \o_res_data_reg[15]_0\(2) => \block[3].min_max[0].MIN_MAX_n_24\,
      \o_res_data_reg[15]_0\(1) => \block[3].min_max[0].MIN_MAX_n_25\,
      \o_res_data_reg[15]_0\(0) => \block[3].min_max[0].MIN_MAX_n_26\,
      o_valid_reg_0 => \block[3].min_max[0].MIN_MAX_n_0\,
      \q_data_reg[15]_0\(0) => \block[3].AVG_n_2\,
      \q_sum_buf_reg[0]\ => \cnt_reg_n_0_[6]\,
      \q_sum_buf_reg[0]_0\ => \cnt_reg_n_0_[5]\,
      \q_sum_buf_reg[0]_1\ => \cnt_reg_n_0_[8]\,
      \q_sum_buf_reg[0]_2\ => \cnt_reg_n_0_[7]\,
      q_valid_reg_0 => \cnt_reg_n_0_[3]\,
      q_valid_reg_1 => \cnt_reg_n_0_[2]\,
      q_valid_reg_2 => \cnt_reg_n_0_[4]\,
      q_valid_reg_3 => \cnt_reg_n_0_[0]\,
      q_valid_reg_4 => \cnt_reg_n_0_[1]\,
      q_valid_reg_5 => \block[3].AVG_n_3\,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tvalid => s_tvalid
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => s_tlast,
      I1 => \cnt[15]_i_4_n_0\,
      I2 => \block[3].AVG_n_5\,
      I3 => \block[3].AVG_n_6\,
      I4 => \cnt[15]_i_7_n_0\,
      I5 => \cnt_reg_n_0_[0]\,
      O => \cnt[0]_i_1_n_0\
    );
\cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => cnt,
      I1 => s_tlast,
      I2 => \cnt[15]_i_4_n_0\,
      I3 => \block[3].AVG_n_5\,
      I4 => \block[3].AVG_n_6\,
      I5 => \cnt[15]_i_7_n_0\,
      O => \cnt[15]_i_1_n_0\
    );
\cnt[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => s_tvalid,
      I1 => s_tlast,
      I2 => \cnt[15]_i_8_n_0\,
      I3 => \cnt[15]_i_9_n_0\,
      I4 => \block[3].AVG_n_6\,
      I5 => \cnt[15]_i_4_n_0\,
      O => cnt
    );
\cnt[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_[4]\,
      I1 => \cnt_reg_n_0_[5]\,
      I2 => \cnt_reg_n_0_[6]\,
      I3 => \cnt_reg_n_0_[7]\,
      O => \cnt[15]_i_4_n_0\
    );
\cnt[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[3]\,
      I2 => \cnt_reg_n_0_[10]\,
      I3 => \cnt_reg_n_0_[11]\,
      I4 => \cnt_reg_n_0_[9]\,
      I5 => \cnt_reg_n_0_[8]\,
      O => \cnt[15]_i_7_n_0\
    );
\cnt[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \cnt_reg_n_0_[1]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[2]\,
      I3 => \cnt_reg_n_0_[3]\,
      O => \cnt[15]_i_8_n_0\
    );
\cnt[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_reg_n_0_[8]\,
      I1 => \cnt_reg_n_0_[9]\,
      I2 => \cnt_reg_n_0_[11]\,
      I3 => \cnt_reg_n_0_[10]\,
      O => \cnt[15]_i_9_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => \cnt[0]_i_1_n_0\,
      Q => \cnt_reg_n_0_[0]\,
      R => '0'
    );
\cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(10),
      Q => \cnt_reg_n_0_[10]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(11),
      Q => \cnt_reg_n_0_[11]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(12),
      Q => \cnt_reg_n_0_[12]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[8]_i_1_n_0\,
      CO(3) => \cnt_reg[12]_i_1_n_0\,
      CO(2) => \cnt_reg[12]_i_1_n_1\,
      CO(1) => \cnt_reg[12]_i_1_n_2\,
      CO(0) => \cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => cnt0(12 downto 9),
      S(3) => \cnt_reg_n_0_[12]\,
      S(2) => \cnt_reg_n_0_[11]\,
      S(1) => \cnt_reg_n_0_[10]\,
      S(0) => \cnt_reg_n_0_[9]\
    );
\cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(13),
      Q => \cnt_reg_n_0_[13]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(14),
      Q => \cnt_reg_n_0_[14]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(15),
      Q => \cnt_reg_n_0_[15]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cnt_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_reg[15]_i_3_n_2\,
      CO(0) => \cnt_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => cnt0(15 downto 13),
      S(3) => '0',
      S(2) => \cnt_reg_n_0_[15]\,
      S(1) => \cnt_reg_n_0_[14]\,
      S(0) => \cnt_reg_n_0_[13]\
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(1),
      Q => \cnt_reg_n_0_[1]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(2),
      Q => \cnt_reg_n_0_[2]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(3),
      Q => \cnt_reg_n_0_[3]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(4),
      Q => \cnt_reg_n_0_[4]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[4]_i_1_n_0\,
      CO(2) => \cnt_reg[4]_i_1_n_1\,
      CO(1) => \cnt_reg[4]_i_1_n_2\,
      CO(0) => \cnt_reg[4]_i_1_n_3\,
      CYINIT => \cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => cnt0(4 downto 1),
      S(3) => \cnt_reg_n_0_[4]\,
      S(2) => \cnt_reg_n_0_[3]\,
      S(1) => \cnt_reg_n_0_[2]\,
      S(0) => \cnt_reg_n_0_[1]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(5),
      Q => \cnt_reg_n_0_[5]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(6),
      Q => \cnt_reg_n_0_[6]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(7),
      Q => \cnt_reg_n_0_[7]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(8),
      Q => \cnt_reg_n_0_[8]\,
      R => \cnt[15]_i_1_n_0\
    );
\cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_1_n_0\,
      CO(3) => \cnt_reg[8]_i_1_n_0\,
      CO(2) => \cnt_reg[8]_i_1_n_1\,
      CO(1) => \cnt_reg[8]_i_1_n_2\,
      CO(0) => \cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => cnt0(8 downto 5),
      S(3) => \cnt_reg_n_0_[8]\,
      S(2) => \cnt_reg_n_0_[7]\,
      S(1) => \cnt_reg_n_0_[6]\,
      S(0) => \cnt_reg_n_0_[5]\
    );
\cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => cnt,
      D => cnt0(9),
      Q => \cnt_reg_n_0_[9]\,
      R => \cnt[15]_i_1_n_0\
    );
\q_last[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_tlast,
      I1 => s_tvalid,
      O => p_1_out(0)
    );
\q_last_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => p_1_out(0),
      Q => q_last(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    i_clk : in STD_LOGIC;
    i_resetn : in STD_LOGIC;
    s_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_tvalid : in STD_LOGIC;
    s_tlast : in STD_LOGIC;
    s_axil_awready : out STD_LOGIC;
    s_axil_awvalid : in STD_LOGIC;
    s_axil_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_wready : out STD_LOGIC;
    s_axil_wvalid : in STD_LOGIC;
    s_axil_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axil_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_bready : in STD_LOGIC;
    s_axil_bvalid : out STD_LOGIC;
    s_axil_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_arready : out STD_LOGIC;
    s_axil_arvalid : in STD_LOGIC;
    s_axil_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axil_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_rready : in STD_LOGIC;
    s_axil_rvalid : out STD_LOGIC;
    s_axil_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axil_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "procedural_0,procedural,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "procedural,Vivado 2021.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axil_rdata\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_resetn, ASSOCIATED_BUSIF s:s_axil, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_resetn : signal is "xilinx.com:signal:reset:1.0 i_resetn RST";
  attribute X_INTERFACE_PARAMETER of i_resetn : signal is "XIL_INTERFACENAME i_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_arready : signal is "xilinx.com:interface:aximm:1.0 s_axil ARREADY";
  attribute X_INTERFACE_INFO of s_axil_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil ARVALID";
  attribute X_INTERFACE_INFO of s_axil_awready : signal is "xilinx.com:interface:aximm:1.0 s_axil AWREADY";
  attribute X_INTERFACE_INFO of s_axil_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil AWVALID";
  attribute X_INTERFACE_INFO of s_axil_bready : signal is "xilinx.com:interface:aximm:1.0 s_axil BREADY";
  attribute X_INTERFACE_INFO of s_axil_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil BVALID";
  attribute X_INTERFACE_INFO of s_axil_rready : signal is "xilinx.com:interface:aximm:1.0 s_axil RREADY";
  attribute X_INTERFACE_INFO of s_axil_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil RVALID";
  attribute X_INTERFACE_INFO of s_axil_wready : signal is "xilinx.com:interface:aximm:1.0 s_axil WREADY";
  attribute X_INTERFACE_INFO of s_axil_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil WVALID";
  attribute X_INTERFACE_INFO of s_tlast : signal is "xilinx.com:interface:axis:1.0 s TLAST";
  attribute X_INTERFACE_PARAMETER of s_tlast : signal is "XIL_INTERFACENAME s, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_tvalid : signal is "xilinx.com:interface:axis:1.0 s TVALID";
  attribute X_INTERFACE_INFO of s_axil_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axil ARADDR";
  attribute X_INTERFACE_INFO of s_axil_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axil ARPROT";
  attribute X_INTERFACE_INFO of s_axil_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axil AWADDR";
  attribute X_INTERFACE_INFO of s_axil_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axil AWPROT";
  attribute X_INTERFACE_INFO of s_axil_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axil BRESP";
  attribute X_INTERFACE_INFO of s_axil_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of s_axil_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axil RRESP";
  attribute X_INTERFACE_PARAMETER of s_axil_rresp : signal is "XIL_INTERFACENAME s_axil, DATA_WIDTH 64, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axil WDATA";
  attribute X_INTERFACE_INFO of s_axil_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axil WSTRB";
  attribute X_INTERFACE_INFO of s_tdata : signal is "xilinx.com:interface:axis:1.0 s TDATA";
begin
  s_axil_awready <= \<const0>\;
  s_axil_bresp(1) <= \<const0>\;
  s_axil_bresp(0) <= \<const0>\;
  s_axil_bvalid <= \<const0>\;
  s_axil_rdata(63) <= \<const0>\;
  s_axil_rdata(62) <= \<const0>\;
  s_axil_rdata(61) <= \<const0>\;
  s_axil_rdata(60) <= \<const0>\;
  s_axil_rdata(59) <= \<const0>\;
  s_axil_rdata(58) <= \<const0>\;
  s_axil_rdata(57) <= \<const0>\;
  s_axil_rdata(56) <= \<const0>\;
  s_axil_rdata(55 downto 48) <= \^s_axil_rdata\(55 downto 48);
  s_axil_rdata(47) <= \<const0>\;
  s_axil_rdata(46) <= \<const0>\;
  s_axil_rdata(45) <= \<const0>\;
  s_axil_rdata(44) <= \<const0>\;
  s_axil_rdata(43) <= \<const0>\;
  s_axil_rdata(42) <= \<const0>\;
  s_axil_rdata(41) <= \<const0>\;
  s_axil_rdata(40) <= \<const0>\;
  s_axil_rdata(39) <= \<const0>\;
  s_axil_rdata(38) <= \<const0>\;
  s_axil_rdata(37) <= \<const0>\;
  s_axil_rdata(36) <= \<const0>\;
  s_axil_rdata(35) <= \<const0>\;
  s_axil_rdata(34) <= \<const0>\;
  s_axil_rdata(33) <= \<const0>\;
  s_axil_rdata(32) <= \<const0>\;
  s_axil_rdata(31) <= \<const0>\;
  s_axil_rdata(30) <= \<const0>\;
  s_axil_rdata(29) <= \<const0>\;
  s_axil_rdata(28) <= \<const0>\;
  s_axil_rdata(27) <= \<const0>\;
  s_axil_rdata(26) <= \<const0>\;
  s_axil_rdata(25) <= \<const0>\;
  s_axil_rdata(24) <= \<const0>\;
  s_axil_rdata(23) <= \<const0>\;
  s_axil_rdata(22) <= \<const0>\;
  s_axil_rdata(21) <= \<const0>\;
  s_axil_rdata(20) <= \<const0>\;
  s_axil_rdata(19) <= \<const0>\;
  s_axil_rdata(18) <= \<const0>\;
  s_axil_rdata(17) <= \<const0>\;
  s_axil_rdata(16) <= \<const0>\;
  s_axil_rdata(15 downto 0) <= \^s_axil_rdata\(15 downto 0);
  s_axil_rresp(1) <= \<const0>\;
  s_axil_rresp(0) <= \<const0>\;
  s_axil_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_procedural
     port map (
      i_clk => i_clk,
      i_resetn => i_resetn,
      s_axil_araddr(4 downto 0) => s_axil_araddr(7 downto 3),
      s_axil_arready_reg => s_axil_arready,
      s_axil_arvalid => s_axil_arvalid,
      s_axil_rdata(23 downto 16) => \^s_axil_rdata\(55 downto 48),
      s_axil_rdata(15 downto 0) => \^s_axil_rdata\(15 downto 0),
      s_axil_rready => s_axil_rready,
      s_axil_rvalid => s_axil_rvalid,
      s_tdata(15 downto 0) => s_tdata(15 downto 0),
      s_tlast => s_tlast,
      s_tvalid => s_tvalid
    );
end STRUCTURE;
