
DCMI_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08007cc8  08007cc8  00017cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008178  08008178  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008178  08008178  00018178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008180  08008180  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008180  08008180  00018180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008184  08008184  00018184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00003c70  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003ce0  20003ce0  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_line   000112cc  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000fa69  00000000  00000000  0003136c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002471  00000000  00000000  00040dd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c30  00000000  00000000  00043248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000c8d94  00000000  00000000  00043e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000b78  00000000  00000000  0010cc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00020d41  00000000  00000000  0010d788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012e4c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ac4  00000000  00000000  0012e51c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007cb0 	.word	0x08007cb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007cb0 	.word	0x08007cb0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000588:	480d      	ldr	r0, [pc, #52]	; (80005c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800058a:	490e      	ldr	r1, [pc, #56]	; (80005c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800058c:	4a0e      	ldr	r2, [pc, #56]	; (80005c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800058e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000590:	e002      	b.n	8000598 <LoopCopyDataInit>

08000592 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000592:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000594:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000596:	3304      	adds	r3, #4

08000598 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000598:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800059a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800059c:	d3f9      	bcc.n	8000592 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800059e:	4a0b      	ldr	r2, [pc, #44]	; (80005cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80005a0:	4c0b      	ldr	r4, [pc, #44]	; (80005d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80005a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a4:	e001      	b.n	80005aa <LoopFillZerobss>

080005a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005a8:	3204      	adds	r2, #4

080005aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005ac:	d3fb      	bcc.n	80005a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80005ae:	f000 fd7f 	bl	80010b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005b2:	f006 f9e7 	bl	8006984 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005b6:	f000 f845 	bl	8000644 <main>
  bx  lr    
 80005ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80005bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005c4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80005c8:	08008188 	.word	0x08008188
  ldr r2, =_sbss
 80005cc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80005d0:	20003ce0 	.word	0x20003ce0

080005d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005d4:	e7fe      	b.n	80005d4 <ADC_IRQHandler>
	...

080005d8 <vprint>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void vprint(const char *fmt, va_list argp) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b0b4      	sub	sp, #208	; 0xd0
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
	char string[200];
	if (0 < vsprintf(string, fmt, argp)) // build string
 80005e2:	f107 0308 	add.w	r3, r7, #8
 80005e6:	683a      	ldr	r2, [r7, #0]
 80005e8:	6879      	ldr	r1, [r7, #4]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f006 fb26 	bl	8006c3c <vsiprintf>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	dd0d      	ble.n	8000612 <vprint+0x3a>
			{
		HAL_UART_Transmit(&huart2, (uint8_t*) string, strlen(string), 0xffffff); // send message via UART
 80005f6:	f107 0308 	add.w	r3, r7, #8
 80005fa:	4618      	mov	r0, r3
 80005fc:	f7ff fde8 	bl	80001d0 <strlen>
 8000600:	4603      	mov	r3, r0
 8000602:	b29a      	uxth	r2, r3
 8000604:	f107 0108 	add.w	r1, r7, #8
 8000608:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800060c:	4803      	ldr	r0, [pc, #12]	; (800061c <vprint+0x44>)
 800060e:	f004 fea6 	bl	800535e <HAL_UART_Transmit>
	}
}
 8000612:	bf00      	nop
 8000614:	37d0      	adds	r7, #208	; 0xd0
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000180 	.word	0x20000180

08000620 <my_printf>:

void my_printf(const char *fmt, ...) // custom printf() function
{
 8000620:	b40f      	push	{r0, r1, r2, r3}
 8000622:	b580      	push	{r7, lr}
 8000624:	b082      	sub	sp, #8
 8000626:	af00      	add	r7, sp, #0
	va_list argp;
	va_start(argp, fmt);
 8000628:	f107 0314 	add.w	r3, r7, #20
 800062c:	607b      	str	r3, [r7, #4]
	vprint(fmt, argp);
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	6938      	ldr	r0, [r7, #16]
 8000632:	f7ff ffd1 	bl	80005d8 <vprint>
	va_end(argp);
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000640:	b004      	add	sp, #16
 8000642:	4770      	bx	lr

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000648:	f000 fd44 	bl	80010d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064c:	f000 f85e 	bl	800070c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000650:	f000 f8d8 	bl	8000804 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000654:	f000 f9a8 	bl	80009a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000658:	f000 f970 	bl	800093c <MX_DMA_Init>
  MX_DCMI_Init();
 800065c:	f000 f8ee 	bl	800083c <MX_DCMI_Init>
  MX_I2C1_Init();
 8000660:	f000 f914 	bl	800088c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000664:	f000 f940 	bl	80008e8 <MX_USART2_UART_Init>
  //MX_LIBJPEG_Init();
  /* USER CODE BEGIN 2 */
  OV7670_Init(&hi2c1, &hdcmi);
 8000668:	491f      	ldr	r1, [pc, #124]	; (80006e8 <main+0xa4>)
 800066a:	4820      	ldr	r0, [pc, #128]	; (80006ec <main+0xa8>)
 800066c:	f005 ff94 	bl	8006598 <OV7670_Init>
  	HAL_Delay(100);
 8000670:	2064      	movs	r0, #100	; 0x64
 8000672:	f000 fda1 	bl	80011b8 <HAL_Delay>
  	OV7670_ResolutionOptions(15534);
 8000676:	f643 40ae 	movw	r0, #15534	; 0x3cae
 800067a:	f005 ffc9 	bl	8006610 <OV7670_ResolutionOptions>
  	HAL_Delay(100);
 800067e:	2064      	movs	r0, #100	; 0x64
 8000680:	f000 fd9a 	bl	80011b8 <HAL_Delay>
  	//volatile uint32_t dma_buff[buff_size];
  	__HAL_DCMI_ENABLE_IT(&hdcmi, DCMI_IT_FRAME);
  	HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)FRAME_BUFFER, frame_size);
	*/
#ifdef DEBUG
	my_printf("Finishing configuration \r\n");
 8000684:	481a      	ldr	r0, [pc, #104]	; (80006f0 <main+0xac>)
 8000686:	f7ff ffcb 	bl	8000620 <my_printf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin)) {
 800068a:	2101      	movs	r1, #1
 800068c:	4819      	ldr	r0, [pc, #100]	; (80006f4 <main+0xb0>)
 800068e:	f003 f8af 	bl	80037f0 <HAL_GPIO_ReadPin>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d022      	beq.n	80006de <main+0x9a>
	  			if (mutex == 1) {
 8000698:	4b17      	ldr	r3, [pc, #92]	; (80006f8 <main+0xb4>)
 800069a:	881b      	ldrh	r3, [r3, #0]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d1f4      	bne.n	800068a <main+0x46>
	  				memset(frameBuffer, 0, sizeof frameBuffer);
 80006a0:	f643 2298 	movw	r2, #15000	; 0x3a98
 80006a4:	2100      	movs	r1, #0
 80006a6:	4815      	ldr	r0, [pc, #84]	; (80006fc <main+0xb8>)
 80006a8:	f006 f9a1 	bl	80069ee <memset>
	  				OV7670_CaptureSnapshot((uint32_t) frameBuffer, 12672); // QCIF 176*144 /2 //OV7670_QVGA_WIDTH * OV7670_QVGA_HEIGHT/2
 80006ac:	4b13      	ldr	r3, [pc, #76]	; (80006fc <main+0xb8>)
 80006ae:	f44f 5146 	mov.w	r1, #12672	; 0x3180
 80006b2:	4618      	mov	r0, r3
 80006b4:	f006 f8c4 	bl	8006840 <OV7670_CaptureSnapshot>
	  						break;
	  					}
	  					bufferPointer++;
	  				}*/
	  					#ifdef DEBUG
	  						my_printf("Image size: %d bytes \r\n",bufferPointer);
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <main+0xbc>)
 80006ba:	881b      	ldrh	r3, [r3, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	4811      	ldr	r0, [pc, #68]	; (8000704 <main+0xc0>)
 80006c0:	f7ff ffae 	bl	8000620 <my_printf>
	  					#endif

	  				HAL_UART_Transmit_DMA(&huart2, frameBuffer, 15000); //Use of DMA may be necessary for larger data streams.
 80006c4:	f643 2298 	movw	r2, #15000	; 0x3a98
 80006c8:	490c      	ldr	r1, [pc, #48]	; (80006fc <main+0xb8>)
 80006ca:	480f      	ldr	r0, [pc, #60]	; (8000708 <main+0xc4>)
 80006cc:	f004 feda 	bl	8005484 <HAL_UART_Transmit_DMA>
	  				bufferPointer = 0;
 80006d0:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <main+0xbc>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	801a      	strh	r2, [r3, #0]
	  				mutex = 0;
 80006d6:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <main+0xb4>)
 80006d8:	2200      	movs	r2, #0
 80006da:	801a      	strh	r2, [r3, #0]
 80006dc:	e7d5      	b.n	800068a <main+0x46>
	  			}
	  		} else {
	  			mutex = 1;
 80006de:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <main+0xb4>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	801a      	strh	r2, [r3, #0]
	  if (HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin)) {
 80006e4:	e7d1      	b.n	800068a <main+0x46>
 80006e6:	bf00      	nop
 80006e8:	2000008c 	.word	0x2000008c
 80006ec:	2000012c 	.word	0x2000012c
 80006f0:	08007cc8 	.word	0x08007cc8
 80006f4:	40020000 	.word	0x40020000
 80006f8:	20003cbc 	.word	0x20003cbc
 80006fc:	20000224 	.word	0x20000224
 8000700:	20003cbe 	.word	0x20003cbe
 8000704:	08007ce4 	.word	0x08007ce4
 8000708:	20000180 	.word	0x20000180

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	; 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2230      	movs	r2, #48	; 0x30
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f006 f967 	bl	80069ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(8);
 8000730:	4b32      	ldr	r3, [pc, #200]	; (80007fc <SystemClock_Config+0xf0>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000738:	4a30      	ldr	r2, [pc, #192]	; (80007fc <SystemClock_Config+0xf0>)
 800073a:	f043 0308 	orr.w	r3, r3, #8
 800073e:	6053      	str	r3, [r2, #4]
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000740:	4b2e      	ldr	r3, [pc, #184]	; (80007fc <SystemClock_Config+0xf0>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	4a2d      	ldr	r2, [pc, #180]	; (80007fc <SystemClock_Config+0xf0>)
 8000746:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800074a:	6053      	str	r3, [r2, #4]
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800074c:	2300      	movs	r3, #0
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <SystemClock_Config+0xf0>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000754:	4a29      	ldr	r2, [pc, #164]	; (80007fc <SystemClock_Config+0xf0>)
 8000756:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800075a:	6413      	str	r3, [r2, #64]	; 0x40
 800075c:	4b27      	ldr	r3, [pc, #156]	; (80007fc <SystemClock_Config+0xf0>)
 800075e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000768:	2300      	movs	r3, #0
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	4b24      	ldr	r3, [pc, #144]	; (8000800 <SystemClock_Config+0xf4>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a23      	ldr	r2, [pc, #140]	; (8000800 <SystemClock_Config+0xf4>)
 8000772:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000776:	6013      	str	r3, [r2, #0]
 8000778:	4b21      	ldr	r3, [pc, #132]	; (8000800 <SystemClock_Config+0xf4>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000784:	2302      	movs	r3, #2
 8000786:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000788:	2301      	movs	r3, #1
 800078a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800078c:	2310      	movs	r3, #16
 800078e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000790:	2300      	movs	r3, #0
 8000792:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000794:	2300      	movs	r3, #0
 8000796:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000798:	f107 0320 	add.w	r3, r7, #32
 800079c:	4618      	mov	r0, r3
 800079e:	f003 ffef 	bl	8004780 <HAL_RCC_OscConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80007a8:	f000 f9a4 	bl	8000af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ac:	230f      	movs	r3, #15
 80007ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f004 fa50 	bl	8004c70 <HAL_RCC_ClockConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0xce>
  {
    Error_Handler();
 80007d6:	f000 f98d 	bl	8000af4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80007da:	2200      	movs	r2, #0
 80007dc:	2100      	movs	r1, #0
 80007de:	2000      	movs	r0, #0
 80007e0:	f004 fb2c 	bl	8004e3c <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLLI2SCLK, RCC_MCODIV_5);
 80007e4:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 80007e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80007ec:	2001      	movs	r0, #1
 80007ee:	f004 fb25 	bl	8004e3c <HAL_RCC_MCOConfig>
}
 80007f2:	bf00      	nop
 80007f4:	3750      	adds	r7, #80	; 0x50
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40023800 	.word	0x40023800
 8000800:	40007000 	.word	0x40007000

08000804 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800080a:	463b      	mov	r3, r7
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_PLLI2S;
 8000816:	2304      	movs	r3, #4
 8000818:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800081a:	23c0      	movs	r3, #192	; 0xc0
 800081c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800081e:	2302      	movs	r3, #2
 8000820:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000822:	463b      	mov	r3, r7
 8000824:	4618      	mov	r0, r3
 8000826:	f004 fc6b 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8000830:	f000 f960 	bl	8000af4 <Error_Handler>
  }
}
 8000834:	bf00      	nop
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000840:	4b10      	ldr	r3, [pc, #64]	; (8000884 <MX_DCMI_Init+0x48>)
 8000842:	4a11      	ldr	r2, [pc, #68]	; (8000888 <MX_DCMI_Init+0x4c>)
 8000844:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000846:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <MX_DCMI_Init+0x48>)
 8000848:	2200      	movs	r2, #0
 800084a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 800084c:	4b0d      	ldr	r3, [pc, #52]	; (8000884 <MX_DCMI_Init+0x48>)
 800084e:	2220      	movs	r2, #32
 8000850:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000852:	4b0c      	ldr	r3, [pc, #48]	; (8000884 <MX_DCMI_Init+0x48>)
 8000854:	2280      	movs	r2, #128	; 0x80
 8000856:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000858:	4b0a      	ldr	r3, [pc, #40]	; (8000884 <MX_DCMI_Init+0x48>)
 800085a:	2200      	movs	r2, #0
 800085c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800085e:	4b09      	ldr	r3, [pc, #36]	; (8000884 <MX_DCMI_Init+0x48>)
 8000860:	2200      	movs	r2, #0
 8000862:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000864:	4b07      	ldr	r3, [pc, #28]	; (8000884 <MX_DCMI_Init+0x48>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <MX_DCMI_Init+0x48>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	; (8000884 <MX_DCMI_Init+0x48>)
 8000872:	f001 f829 	bl	80018c8 <HAL_DCMI_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 800087c:	f000 f93a 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	2000008c 	.word	0x2000008c
 8000888:	50050000 	.word	0x50050000

0800088c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_I2C1_Init+0x50>)
 8000892:	4a13      	ldr	r2, [pc, #76]	; (80008e0 <MX_I2C1_Init+0x54>)
 8000894:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_I2C1_Init+0x50>)
 8000898:	4a12      	ldr	r2, [pc, #72]	; (80008e4 <MX_I2C1_Init+0x58>)
 800089a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_I2C1_Init+0x50>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <MX_I2C1_Init+0x50>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <MX_I2C1_Init+0x50>)
 80008aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <MX_I2C1_Init+0x50>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008b6:	4b09      	ldr	r3, [pc, #36]	; (80008dc <MX_I2C1_Init+0x50>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <MX_I2C1_Init+0x50>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	; (80008dc <MX_I2C1_Init+0x50>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	; (80008dc <MX_I2C1_Init+0x50>)
 80008ca:	f002 ffc3 	bl	8003854 <HAL_I2C_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008d4:	f000 f90e 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2000012c 	.word	0x2000012c
 80008e0:	40005400 	.word	0x40005400
 80008e4:	000186a0 	.word	0x000186a0

080008e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008ec:	4b11      	ldr	r3, [pc, #68]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 80008ee:	4a12      	ldr	r2, [pc, #72]	; (8000938 <MX_USART2_UART_Init+0x50>)
 80008f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 80008f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800090c:	4b09      	ldr	r3, [pc, #36]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 800090e:	220c      	movs	r2, #12
 8000910:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000912:	4b08      	ldr	r3, [pc, #32]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800091e:	4805      	ldr	r0, [pc, #20]	; (8000934 <MX_USART2_UART_Init+0x4c>)
 8000920:	f004 fcd0 	bl	80052c4 <HAL_UART_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800092a:	f000 f8e3 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000180 	.word	0x20000180
 8000938:	40004400 	.word	0x40004400

0800093c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b17      	ldr	r3, [pc, #92]	; (80009a4 <MX_DMA_Init+0x68>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a16      	ldr	r2, [pc, #88]	; (80009a4 <MX_DMA_Init+0x68>)
 800094c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b14      	ldr	r3, [pc, #80]	; (80009a4 <MX_DMA_Init+0x68>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <MX_DMA_Init+0x68>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a0f      	ldr	r2, [pc, #60]	; (80009a4 <MX_DMA_Init+0x68>)
 8000968:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b0d      	ldr	r3, [pc, #52]	; (80009a4 <MX_DMA_Init+0x68>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2100      	movs	r1, #0
 800097e:	2011      	movs	r0, #17
 8000980:	f000 fd19 	bl	80013b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000984:	2011      	movs	r0, #17
 8000986:	f000 fd32 	bl	80013ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	2100      	movs	r1, #0
 800098e:	2039      	movs	r0, #57	; 0x39
 8000990:	f000 fd11 	bl	80013b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000994:	2039      	movs	r0, #57	; 0x39
 8000996:	f000 fd2a 	bl	80013ee <HAL_NVIC_EnableIRQ>

}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40023800 	.word	0x40023800

080009a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	; 0x28
 80009ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	4b48      	ldr	r3, [pc, #288]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	4a47      	ldr	r2, [pc, #284]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009c8:	f043 0310 	orr.w	r3, r3, #16
 80009cc:	6313      	str	r3, [r2, #48]	; 0x30
 80009ce:	4b45      	ldr	r3, [pc, #276]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	f003 0310 	and.w	r3, r3, #16
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4b41      	ldr	r3, [pc, #260]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	4a40      	ldr	r2, [pc, #256]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ea:	4b3e      	ldr	r3, [pc, #248]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	4b3a      	ldr	r3, [pc, #232]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	4a39      	ldr	r2, [pc, #228]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 8000a00:	f043 0304 	orr.w	r3, r3, #4
 8000a04:	6313      	str	r3, [r2, #48]	; 0x30
 8000a06:	4b37      	ldr	r3, [pc, #220]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	f003 0304 	and.w	r3, r3, #4
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b33      	ldr	r3, [pc, #204]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	4a32      	ldr	r2, [pc, #200]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 8000a1c:	f043 0302 	orr.w	r3, r3, #2
 8000a20:	6313      	str	r3, [r2, #48]	; 0x30
 8000a22:	4b30      	ldr	r3, [pc, #192]	; (8000ae4 <MX_GPIO_Init+0x13c>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	f003 0302 	and.w	r3, r3, #2
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	2180      	movs	r1, #128	; 0x80
 8000a32:	482d      	ldr	r0, [pc, #180]	; (8000ae8 <MX_GPIO_Init+0x140>)
 8000a34:	f002 fef4 	bl	8003820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAMERA_PWDN_GPIO_Port, CAMERA_PWDN_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a3e:	482a      	ldr	r0, [pc, #168]	; (8000ae8 <MX_GPIO_Init+0x140>)
 8000a40:	f002 feee 	bl	8003820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000a44:	2301      	movs	r3, #1
 8000a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a48:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	4824      	ldr	r0, [pc, #144]	; (8000aec <MX_GPIO_Init+0x144>)
 8000a5a:	f002 fd2d 	bl	80034b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_RESET_Pin */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin;
 8000a5e:	2380      	movs	r3, #128	; 0x80
 8000a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a66:	2301      	movs	r3, #1
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAMERA_RESET_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	4619      	mov	r1, r3
 8000a74:	481c      	ldr	r0, [pc, #112]	; (8000ae8 <MX_GPIO_Init+0x140>)
 8000a76:	f002 fd1f 	bl	80034b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_PWDN_Pin */
  GPIO_InitStruct.Pin = CAMERA_PWDN_Pin;
 8000a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAMERA_PWDN_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	4815      	ldr	r0, [pc, #84]	; (8000ae8 <MX_GPIO_Init+0x140>)
 8000a94:	f002 fd10 	bl	80034b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_XCLK_Pin */
  GPIO_InitStruct.Pin = DCMI_XCLK_Pin;
 8000a98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DCMI_XCLK_GPIO_Port, &GPIO_InitStruct);
 8000aae:	f107 0314 	add.w	r3, r7, #20
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	480e      	ldr	r0, [pc, #56]	; (8000af0 <MX_GPIO_Init+0x148>)
 8000ab6:	f002 fcff 	bl	80034b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000aba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000acc:	2300      	movs	r3, #0
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4805      	ldr	r0, [pc, #20]	; (8000aec <MX_GPIO_Init+0x144>)
 8000ad8:	f002 fcee 	bl	80034b8 <HAL_GPIO_Init>

}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	; 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	40020000 	.word	0x40020000
 8000af0:	40020800 	.word	0x40020800

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afc:	e7fe      	b.n	8000afc <Error_Handler+0x8>
	...

08000b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b14:	6453      	str	r3, [r2, #68]	; 0x44
 8000b16:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2a:	4a08      	ldr	r2, [pc, #32]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b30:	6413      	str	r3, [r2, #64]	; 0x40
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_MspInit+0x4c>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800

08000b50 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08c      	sub	sp, #48	; 0x30
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	f107 031c 	add.w	r3, r7, #28
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a63      	ldr	r2, [pc, #396]	; (8000cfc <HAL_DCMI_MspInit+0x1ac>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	f040 80c0 	bne.w	8000cf4 <HAL_DCMI_MspInit+0x1a4>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000b74:	2300      	movs	r3, #0
 8000b76:	61bb      	str	r3, [r7, #24]
 8000b78:	4b61      	ldr	r3, [pc, #388]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b7c:	4a60      	ldr	r2, [pc, #384]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	6353      	str	r3, [r2, #52]	; 0x34
 8000b84:	4b5e      	ldr	r3, [pc, #376]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	61bb      	str	r3, [r7, #24]
 8000b8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	4b5a      	ldr	r3, [pc, #360]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b98:	4a59      	ldr	r2, [pc, #356]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000b9a:	f043 0310 	orr.w	r3, r3, #16
 8000b9e:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba0:	4b57      	ldr	r3, [pc, #348]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba4:	f003 0310 	and.w	r3, r3, #16
 8000ba8:	617b      	str	r3, [r7, #20]
 8000baa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	4b53      	ldr	r3, [pc, #332]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb4:	4a52      	ldr	r2, [pc, #328]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6313      	str	r3, [r2, #48]	; 0x30
 8000bbc:	4b50      	ldr	r3, [pc, #320]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	4b4c      	ldr	r3, [pc, #304]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd0:	4a4b      	ldr	r2, [pc, #300]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bd2:	f043 0304 	orr.w	r3, r3, #4
 8000bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd8:	4b49      	ldr	r3, [pc, #292]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	f003 0304 	and.w	r3, r3, #4
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be4:	2300      	movs	r3, #0
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	4b45      	ldr	r3, [pc, #276]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bec:	4a44      	ldr	r2, [pc, #272]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bee:	f043 0302 	orr.w	r3, r3, #2
 8000bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf4:	4b42      	ldr	r3, [pc, #264]	; (8000d00 <HAL_DCMI_MspInit+0x1b0>)
 8000bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf8:	f003 0302 	and.w	r3, r3, #2
 8000bfc:	60bb      	str	r3, [r7, #8]
 8000bfe:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> DCMI_D2
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_1;
 8000c00:	2372      	movs	r3, #114	; 0x72
 8000c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c10:	230d      	movs	r3, #13
 8000c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	483a      	ldr	r0, [pc, #232]	; (8000d04 <HAL_DCMI_MspInit+0x1b4>)
 8000c1c:	f002 fc4c 	bl	80034b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000c20:	2350      	movs	r3, #80	; 0x50
 8000c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c24:	2302      	movs	r3, #2
 8000c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c30:	230d      	movs	r3, #13
 8000c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	f107 031c 	add.w	r3, r7, #28
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4833      	ldr	r0, [pc, #204]	; (8000d08 <HAL_DCMI_MspInit+0x1b8>)
 8000c3c:	f002 fc3c 	bl	80034b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000c40:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c52:	230d      	movs	r3, #13
 8000c54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	482b      	ldr	r0, [pc, #172]	; (8000d0c <HAL_DCMI_MspInit+0x1bc>)
 8000c5e:	f002 fc2b 	bl	80034b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c62:	23c0      	movs	r3, #192	; 0xc0
 8000c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c72:	230d      	movs	r3, #13
 8000c74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4824      	ldr	r0, [pc, #144]	; (8000d10 <HAL_DCMI_MspInit+0x1c0>)
 8000c7e:	f002 fc1b 	bl	80034b8 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 8000c82:	4b24      	ldr	r3, [pc, #144]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000c84:	4a24      	ldr	r2, [pc, #144]	; (8000d18 <HAL_DCMI_MspInit+0x1c8>)
 8000c86:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 8000c88:	4b22      	ldr	r3, [pc, #136]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000c8e:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c90:	4b20      	ldr	r3, [pc, #128]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000c9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ca2:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ca4:	4b1b      	ldr	r3, [pc, #108]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000ca6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000caa:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cac:	4b19      	ldr	r3, [pc, #100]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cb2:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8000cb4:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cbc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000cc0:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cc2:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8000cc8:	4812      	ldr	r0, [pc, #72]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cca:	f000 fe6b 	bl	80019a4 <HAL_DMA_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <HAL_DCMI_MspInit+0x188>
    {
      Error_Handler();
 8000cd4:	f7ff ff0e 	bl	8000af4 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000cdc:	639a      	str	r2, [r3, #56]	; 0x38
 8000cde:	4a0d      	ldr	r2, [pc, #52]	; (8000d14 <HAL_DCMI_MspInit+0x1c4>)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	204e      	movs	r0, #78	; 0x4e
 8000cea:	f000 fb64 	bl	80013b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8000cee:	204e      	movs	r0, #78	; 0x4e
 8000cf0:	f000 fb7d 	bl	80013ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8000cf4:	bf00      	nop
 8000cf6:	3730      	adds	r7, #48	; 0x30
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	50050000 	.word	0x50050000
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40021000 	.word	0x40021000
 8000d08:	40020000 	.word	0x40020000
 8000d0c:	40020800 	.word	0x40020800
 8000d10:	40020400 	.word	0x40020400
 8000d14:	200000cc 	.word	0x200000cc
 8000d18:	40026428 	.word	0x40026428

08000d1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08a      	sub	sp, #40	; 0x28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a19      	ldr	r2, [pc, #100]	; (8000da0 <HAL_I2C_MspInit+0x84>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d12c      	bne.n	8000d98 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	613b      	str	r3, [r7, #16]
 8000d42:	4b18      	ldr	r3, [pc, #96]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a17      	ldr	r2, [pc, #92]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d48:	f043 0302 	orr.w	r3, r3, #2
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d60:	2312      	movs	r3, #18
 8000d62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d64:	2301      	movs	r3, #1
 8000d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d6c:	2304      	movs	r3, #4
 8000d6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	480c      	ldr	r0, [pc, #48]	; (8000da8 <HAL_I2C_MspInit+0x8c>)
 8000d78:	f002 fb9e 	bl	80034b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	4a07      	ldr	r2, [pc, #28]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d8a:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8c:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <HAL_I2C_MspInit+0x88>)
 8000d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d98:	bf00      	nop
 8000d9a:	3728      	adds	r7, #40	; 0x28
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40005400 	.word	0x40005400
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40020400 	.word	0x40020400

08000dac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	; 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a39      	ldr	r2, [pc, #228]	; (8000eb0 <HAL_UART_MspInit+0x104>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d16b      	bne.n	8000ea6 <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b38      	ldr	r3, [pc, #224]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd6:	4a37      	ldr	r2, [pc, #220]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000dd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8000dde:	4b35      	ldr	r3, [pc, #212]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b31      	ldr	r3, [pc, #196]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	4a30      	ldr	r2, [pc, #192]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfa:	4b2e      	ldr	r3, [pc, #184]	; (8000eb4 <HAL_UART_MspInit+0x108>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e06:	230c      	movs	r3, #12
 8000e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e12:	2303      	movs	r3, #3
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e16:	2307      	movs	r3, #7
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4825      	ldr	r0, [pc, #148]	; (8000eb8 <HAL_UART_MspInit+0x10c>)
 8000e22:	f002 fb49 	bl	80034b8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e28:	4a25      	ldr	r2, [pc, #148]	; (8000ec0 <HAL_UART_MspInit+0x114>)
 8000e2a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000e2c:	4b23      	ldr	r3, [pc, #140]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e32:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e34:	4b21      	ldr	r3, [pc, #132]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e36:	2240      	movs	r2, #64	; 0x40
 8000e38:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e3a:	4b20      	ldr	r3, [pc, #128]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e40:	4b1e      	ldr	r3, [pc, #120]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e46:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e48:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000e54:	4b19      	ldr	r3, [pc, #100]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e5c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e60:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000e62:	4b16      	ldr	r3, [pc, #88]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e64:	2204      	movs	r2, #4
 8000e66:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000e68:	4b14      	ldr	r3, [pc, #80]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e6a:	2203      	movs	r2, #3
 8000e6c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000e74:	4b11      	ldr	r3, [pc, #68]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000e7a:	4810      	ldr	r0, [pc, #64]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e7c:	f000 fd92 	bl	80019a4 <HAL_DMA_Init>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_UART_MspInit+0xde>
    {
      Error_Handler();
 8000e86:	f7ff fe35 	bl	8000af4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e8e:	635a      	str	r2, [r3, #52]	; 0x34
 8000e90:	4a0a      	ldr	r2, [pc, #40]	; (8000ebc <HAL_UART_MspInit+0x110>)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	2026      	movs	r0, #38	; 0x26
 8000e9c:	f000 fa8b 	bl	80013b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ea0:	2026      	movs	r0, #38	; 0x26
 8000ea2:	f000 faa4 	bl	80013ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ea6:	bf00      	nop
 8000ea8:	3728      	adds	r7, #40	; 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40004400 	.word	0x40004400
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40020000 	.word	0x40020000
 8000ebc:	200001c4 	.word	0x200001c4
 8000ec0:	400260a0 	.word	0x400260a0

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <NMI_Handler+0x4>

08000eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ece:	e7fe      	b.n	8000ece <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eda:	e7fe      	b.n	8000eda <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f10:	f000 f932 	bl	8001178 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <DMA1_Stream6_IRQHandler+0x10>)
 8000f1e:	f000 fed9 	bl	8001cd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200001c4 	.word	0x200001c4

08000f2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <USART2_IRQHandler+0x10>)
 8000f32:	f004 fb25 	bl	8005580 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000180 	.word	0x20000180

08000f40 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <DMA2_Stream1_IRQHandler+0x10>)
 8000f46:	f000 fec5 	bl	8001cd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200000cc 	.word	0x200000cc

08000f54 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <DCMI_IRQHandler+0x10>)
 8000f5a:	f000 fb5f 	bl	800161c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	2000008c 	.word	0x2000008c

08000f68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	e00a      	b.n	8000f90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f7a:	f3af 8000 	nop.w
 8000f7e:	4601      	mov	r1, r0
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	60ba      	str	r2, [r7, #8]
 8000f86:	b2ca      	uxtb	r2, r1
 8000f88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dbf0      	blt.n	8000f7a <_read+0x12>
	}

return len;
 8000f98:	687b      	ldr	r3, [r7, #4]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	e009      	b.n	8000fc8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	1c5a      	adds	r2, r3, #1
 8000fb8:	60ba      	str	r2, [r7, #8]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	dbf1      	blt.n	8000fb4 <_write+0x12>
	}
	return len;
 8000fd0:	687b      	ldr	r3, [r7, #4]
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <_close>:

int _close(int file)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
	return -1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
 8000ffa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001002:	605a      	str	r2, [r3, #4]
	return 0;
 8001004:	2300      	movs	r3, #0
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_isatty>:

int _isatty(int file)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
	return 1;
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
	return 0;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
	...

08001044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800104c:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <_sbrk+0x5c>)
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <_sbrk+0x60>)
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001058:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <_sbrk+0x64>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d102      	bne.n	8001066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <_sbrk+0x64>)
 8001062:	4a12      	ldr	r2, [pc, #72]	; (80010ac <_sbrk+0x68>)
 8001064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <_sbrk+0x64>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	429a      	cmp	r2, r3
 8001072:	d207      	bcs.n	8001084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001074:	f005 fc80 	bl	8006978 <__errno>
 8001078:	4603      	mov	r3, r0
 800107a:	220c      	movs	r2, #12
 800107c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	e009      	b.n	8001098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001084:	4b08      	ldr	r3, [pc, #32]	; (80010a8 <_sbrk+0x64>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800108a:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	4a05      	ldr	r2, [pc, #20]	; (80010a8 <_sbrk+0x64>)
 8001094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001096:	68fb      	ldr	r3, [r7, #12]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20020000 	.word	0x20020000
 80010a4:	00000400 	.word	0x00000400
 80010a8:	20003cc0 	.word	0x20003cc0
 80010ac:	20003ce0 	.word	0x20003ce0

080010b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <SystemInit+0x20>)
 80010b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ba:	4a05      	ldr	r2, [pc, #20]	; (80010d0 <SystemInit+0x20>)
 80010bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010d8:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <HAL_Init+0x40>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a0d      	ldr	r2, [pc, #52]	; (8001114 <HAL_Init+0x40>)
 80010de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <HAL_Init+0x40>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <HAL_Init+0x40>)
 80010ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <HAL_Init+0x40>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a07      	ldr	r2, [pc, #28]	; (8001114 <HAL_Init+0x40>)
 80010f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010fc:	2003      	movs	r0, #3
 80010fe:	f000 f94f 	bl	80013a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001102:	200f      	movs	r0, #15
 8001104:	f000 f808 	bl	8001118 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001108:	f7ff fcfa 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40023c00 	.word	0x40023c00

08001118 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001120:	4b12      	ldr	r3, [pc, #72]	; (800116c <HAL_InitTick+0x54>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_InitTick+0x58>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001132:	fbb2 f3f3 	udiv	r3, r2, r3
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f967 	bl	800140a <HAL_SYSTICK_Config>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e00e      	b.n	8001164 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b0f      	cmp	r3, #15
 800114a:	d80a      	bhi.n	8001162 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800114c:	2200      	movs	r2, #0
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	f04f 30ff 	mov.w	r0, #4294967295
 8001154:	f000 f92f 	bl	80013b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001158:	4a06      	ldr	r2, [pc, #24]	; (8001174 <HAL_InitTick+0x5c>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	e000      	b.n	8001164 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
}
 8001164:	4618      	mov	r0, r3
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000000 	.word	0x20000000
 8001170:	20000008 	.word	0x20000008
 8001174:	20000004 	.word	0x20000004

08001178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <HAL_IncTick+0x20>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	461a      	mov	r2, r3
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_IncTick+0x24>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4413      	add	r3, r2
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <HAL_IncTick+0x24>)
 800118a:	6013      	str	r3, [r2, #0]
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	20000008 	.word	0x20000008
 800119c:	20003cc4 	.word	0x20003cc4

080011a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  return uwTick;
 80011a4:	4b03      	ldr	r3, [pc, #12]	; (80011b4 <HAL_GetTick+0x14>)
 80011a6:	681b      	ldr	r3, [r3, #0]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	20003cc4 	.word	0x20003cc4

080011b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011c0:	f7ff ffee 	bl	80011a0 <HAL_GetTick>
 80011c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011d0:	d005      	beq.n	80011de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <HAL_Delay+0x44>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	4413      	add	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011de:	bf00      	nop
 80011e0:	f7ff ffde 	bl	80011a0 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d8f7      	bhi.n	80011e0 <HAL_Delay+0x28>
  {
  }
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000008 	.word	0x20000008

08001200 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001210:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <__NVIC_SetPriorityGrouping+0x44>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800121c:	4013      	ands	r3, r2
 800121e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001228:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800122c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001232:	4a04      	ldr	r2, [pc, #16]	; (8001244 <__NVIC_SetPriorityGrouping+0x44>)
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	60d3      	str	r3, [r2, #12]
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800124c:	4b04      	ldr	r3, [pc, #16]	; (8001260 <__NVIC_GetPriorityGrouping+0x18>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	0a1b      	lsrs	r3, r3, #8
 8001252:	f003 0307 	and.w	r3, r3, #7
}
 8001256:	4618      	mov	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	2b00      	cmp	r3, #0
 8001274:	db0b      	blt.n	800128e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	f003 021f 	and.w	r2, r3, #31
 800127c:	4907      	ldr	r1, [pc, #28]	; (800129c <__NVIC_EnableIRQ+0x38>)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	095b      	lsrs	r3, r3, #5
 8001284:	2001      	movs	r0, #1
 8001286:	fa00 f202 	lsl.w	r2, r0, r2
 800128a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000e100 	.word	0xe000e100

080012a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	6039      	str	r1, [r7, #0]
 80012aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	db0a      	blt.n	80012ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	490c      	ldr	r1, [pc, #48]	; (80012ec <__NVIC_SetPriority+0x4c>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	0112      	lsls	r2, r2, #4
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	440b      	add	r3, r1
 80012c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c8:	e00a      	b.n	80012e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	4908      	ldr	r1, [pc, #32]	; (80012f0 <__NVIC_SetPriority+0x50>)
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	f003 030f 	and.w	r3, r3, #15
 80012d6:	3b04      	subs	r3, #4
 80012d8:	0112      	lsls	r2, r2, #4
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	440b      	add	r3, r1
 80012de:	761a      	strb	r2, [r3, #24]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	e000e100 	.word	0xe000e100
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b089      	sub	sp, #36	; 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	f1c3 0307 	rsb	r3, r3, #7
 800130e:	2b04      	cmp	r3, #4
 8001310:	bf28      	it	cs
 8001312:	2304      	movcs	r3, #4
 8001314:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3304      	adds	r3, #4
 800131a:	2b06      	cmp	r3, #6
 800131c:	d902      	bls.n	8001324 <NVIC_EncodePriority+0x30>
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	3b03      	subs	r3, #3
 8001322:	e000      	b.n	8001326 <NVIC_EncodePriority+0x32>
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001328:	f04f 32ff 	mov.w	r2, #4294967295
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43da      	mvns	r2, r3
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	401a      	ands	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800133c:	f04f 31ff 	mov.w	r1, #4294967295
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	fa01 f303 	lsl.w	r3, r1, r3
 8001346:	43d9      	mvns	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134c:	4313      	orrs	r3, r2
         );
}
 800134e:	4618      	mov	r0, r3
 8001350:	3724      	adds	r7, #36	; 0x24
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800136c:	d301      	bcc.n	8001372 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800136e:	2301      	movs	r3, #1
 8001370:	e00f      	b.n	8001392 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001372:	4a0a      	ldr	r2, [pc, #40]	; (800139c <SysTick_Config+0x40>)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3b01      	subs	r3, #1
 8001378:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800137a:	210f      	movs	r1, #15
 800137c:	f04f 30ff 	mov.w	r0, #4294967295
 8001380:	f7ff ff8e 	bl	80012a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <SysTick_Config+0x40>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138a:	4b04      	ldr	r3, [pc, #16]	; (800139c <SysTick_Config+0x40>)
 800138c:	2207      	movs	r2, #7
 800138e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	e000e010 	.word	0xe000e010

080013a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff29 	bl	8001200 <__NVIC_SetPriorityGrouping>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013c8:	f7ff ff3e 	bl	8001248 <__NVIC_GetPriorityGrouping>
 80013cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	6978      	ldr	r0, [r7, #20]
 80013d4:	f7ff ff8e 	bl	80012f4 <NVIC_EncodePriority>
 80013d8:	4602      	mov	r2, r0
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff5d 	bl	80012a0 <__NVIC_SetPriority>
}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff31 	bl	8001264 <__NVIC_EnableIRQ>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff ffa2 	bl	800135c <SysTick_Config>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af02      	add	r7, sp, #8
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 8001432:	2300      	movs	r3, #0
 8001434:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800143c:	2b01      	cmp	r3, #1
 800143e:	d101      	bne.n	8001444 <HAL_DCMI_Start_DMA+0x20>
 8001440:	2302      	movs	r3, #2
 8001442:	e086      	b.n	8001552 <HAL_DCMI_Start_DMA+0x12e>
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2201      	movs	r2, #1
 8001448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2202      	movs	r2, #2
 8001450:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001462:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f022 0202 	bic.w	r2, r2, #2
 8001472:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6819      	ldr	r1, [r3, #0]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	430a      	orrs	r2, r1
 8001482:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001488:	4a34      	ldr	r2, [pc, #208]	; (800155c <HAL_DCMI_Start_DMA+0x138>)
 800148a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001490:	4a33      	ldr	r2, [pc, #204]	; (8001560 <HAL_DCMI_Start_DMA+0x13c>)
 8001492:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001498:	2200      	movs	r2, #0
 800149a:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2200      	movs	r2, #0
 80014a0:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	2200      	movs	r2, #0
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ae:	d20a      	bcs.n	80014c6 <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	3328      	adds	r3, #40	; 0x28
 80014ba:	4619      	mov	r1, r3
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	f000 fb1e 	bl	8001b00 <HAL_DMA_Start_IT>
 80014c4:	e038      	b.n	8001538 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ca:	4a24      	ldr	r2, [pc, #144]	; (800155c <HAL_DCMI_Start_DMA+0x138>)
 80014cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2201      	movs	r2, #1
 80014d2:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 80014e0:	e009      	b.n	80014f6 <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e6:	085a      	lsrs	r2, r3, #1
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f0:	005a      	lsls	r2, r3, #1
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014fe:	d2f0      	bcs.n	80014e2 <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001504:	1e9a      	subs	r2, r3, #2
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	4413      	add	r3, r2
 800151c:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	3328      	adds	r3, #40	; 0x28
 8001528:	4619      	mov	r1, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	f000 fe38 	bl	80021a8 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f042 0201 	orr.w	r2, r2, #1
 8001546:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	08001771 	.word	0x08001771
 8001560:	0800189b 	.word	0x0800189b

08001564 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 800156c:	4b29      	ldr	r3, [pc, #164]	; (8001614 <HAL_DCMI_Stop+0xb0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	085b      	lsrs	r3, r3, #1
 8001572:	4a29      	ldr	r2, [pc, #164]	; (8001618 <HAL_DCMI_Stop+0xb4>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800157c:	2300      	movs	r3, #0
 800157e:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001586:	2b01      	cmp	r3, #1
 8001588:	d101      	bne.n	800158e <HAL_DCMI_Stop+0x2a>
 800158a:	2302      	movs	r3, #2
 800158c:	e03e      	b.n	800160c <HAL_DCMI_Stop+0xa8>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2202      	movs	r2, #2
 800159a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f022 0201 	bic.w	r2, r2, #1
 80015ac:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	1e5a      	subs	r2, r3, #1
 80015b2:	60ba      	str	r2, [r7, #8]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d108      	bne.n	80015ca <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015bc:	f043 0220 	orr.w	r2, r3, #32
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	73fb      	strb	r3, [r7, #15]
      break;
 80015c8:	e006      	b.n	80015d8 <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1ea      	bne.n	80015ae <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80015e6:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ec:	4618      	mov	r0, r3
 80015ee:	f000 fadf 	bl	8001bb0 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3710      	adds	r7, #16
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000000 	.word	0x20000000
 8001618:	92492493 	.word	0x92492493

0800161c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	2b00      	cmp	r3, #0
 8001634:	d016      	beq.n	8001664 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2204      	movs	r2, #4
 800163c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001642:	f043 0202 	orr.w	r2, r3, #2
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2204      	movs	r2, #4
 800164e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001656:	4a2f      	ldr	r2, [pc, #188]	; (8001714 <HAL_DCMI_IRQHandler+0xf8>)
 8001658:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fb16 	bl	8001c90 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d016      	beq.n	800169c <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2202      	movs	r2, #2
 8001674:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800167a:	f043 0201 	orr.w	r2, r3, #1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2204      	movs	r2, #4
 8001686:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800168e:	4a21      	ldr	r2, [pc, #132]	; (8001714 <HAL_DCMI_IRQHandler+0xf8>)
 8001690:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fafa 	bl	8001c90 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f003 0310 	and.w	r3, r3, #16
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d006      	beq.n	80016b4 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2210      	movs	r2, #16
 80016ac:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 f83c 	bl	800172c <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f003 0308 	and.w	r3, r3, #8
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d006      	beq.n	80016cc <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2208      	movs	r2, #8
 80016c4:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f83a 	bl	8001740 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d019      	beq.n	800170a <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d107      	bne.n	80016f4 <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f022 021e 	bic.w	r2, r2, #30
 80016f2:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68da      	ldr	r2, [r3, #12]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0201 	bic.w	r2, r2, #1
 8001702:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f005 f925 	bl	8006954 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	0800189b 	.word	0x0800189b

08001718 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <HAL_DCMI_GetState>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL state
  */
HAL_DCMI_StateTypeDef HAL_DCMI_GetState(DCMI_HandleTypeDef *hdcmi)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  return hdcmi->State;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001762:	b2db      	uxtb	r3, r3
}
 8001764:	4618      	mov	r0, r3
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001780:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001786:	2b00      	cmp	r3, #0
 8001788:	d043      	beq.n	8001812 <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001796:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d118      	bne.n	80017d6 <DCMI_DMAXferCplt+0x66>
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d015      	beq.n	80017d6 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	68db      	ldr	r3, [r3, #12]
 80017b2:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	00da      	lsls	r2, r3, #3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4413      	add	r3, r2
 80017c2:	2200      	movs	r2, #0
 80017c4:	4619      	mov	r1, r3
 80017c6:	f001 fe37 	bl	8003438 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ce:	1e5a      	subs	r2, r3, #1
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	629a      	str	r2, [r3, #40]	; 0x28
 80017d4:	e044      	b.n	8001860 <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d13c      	bne.n	8001860 <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f8:	00da      	lsls	r2, r3, #3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	4413      	add	r3, r2
 80017fe:	2201      	movs	r2, #1
 8001800:	4619      	mov	r1, r3
 8001802:	f001 fe19 	bl	8003438 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180a:	1e5a      	subs	r2, r3, #1
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	629a      	str	r2, [r3, #40]	; 0x28
 8001810:	e026      	b.n	8001860 <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d006      	beq.n	8001830 <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	e017      	b.n	8001860 <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10f      	bne.n	8001860 <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001844:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	0099      	lsls	r1, r3, #2
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	440a      	add	r2, r1
 8001856:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	429a      	cmp	r2, r3
 800186a:	d112      	bne.n	8001892 <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68da      	ldr	r2, [r3, #12]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 0201 	orr.w	r2, r2, #1
 800187a:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b02      	cmp	r3, #2
 8001888:	d103      	bne.n	8001892 <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b084      	sub	sp, #16
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a6:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d003      	beq.n	80018ba <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f7ff ff2c 	bl	8001718 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e05f      	b.n	800199a <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d109      	bne.n	80018fa <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff f92e 	bl	8000b50 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff f92b 	bl	8000b50 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2202      	movs	r2, #2
 80018fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001910:	f023 0308 	bic.w	r3, r3, #8
 8001914:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6819      	ldr	r1, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800192a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001936:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001942:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b10      	cmp	r3, #16
 8001952:	d112      	bne.n	800197a <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7f1b      	ldrb	r3, [r3, #28]
 8001958:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7f5b      	ldrb	r3, [r3, #29]
 800195e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001960:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	7f9b      	ldrb	r3, [r3, #30]
 8001966:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8001968:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	7fdb      	ldrb	r3, [r3, #31]
 8001970:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8001976:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001978:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f042 021e 	orr.w	r2, r2, #30
 8001988:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019b0:	f7ff fbf6 	bl	80011a0 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e099      	b.n	8001af4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2202      	movs	r2, #2
 80019c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f022 0201 	bic.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019e0:	e00f      	b.n	8001a02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019e2:	f7ff fbdd 	bl	80011a0 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b05      	cmp	r3, #5
 80019ee:	d908      	bls.n	8001a02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2220      	movs	r2, #32
 80019f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2203      	movs	r2, #3
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e078      	b.n	8001af4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1e8      	bne.n	80019e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	4b38      	ldr	r3, [pc, #224]	; (8001afc <HAL_DMA_Init+0x158>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a4e:	697a      	ldr	r2, [r7, #20]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d107      	bne.n	8001a6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a64:	4313      	orrs	r3, r2
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	f023 0307 	bic.w	r3, r3, #7
 8001a82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a88:	697a      	ldr	r2, [r7, #20]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	d117      	bne.n	8001ac6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00e      	beq.n	8001ac6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 fb01 	bl	80020b0 <DMA_CheckFifoParam>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d008      	beq.n	8001ac6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2240      	movs	r2, #64	; 0x40
 8001ab8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e016      	b.n	8001af4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 fab8 	bl	8002044 <DMA_CalcBaseAndBitshift>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001adc:	223f      	movs	r2, #63	; 0x3f
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	f010803f 	.word	0xf010803f

08001b00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
 8001b0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_DMA_Start_IT+0x26>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e040      	b.n	8001ba8 <HAL_DMA_Start_IT+0xa8>
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d12f      	bne.n	8001b9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2200      	movs	r2, #0
 8001b46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 fa4a 	bl	8001fe8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b58:	223f      	movs	r2, #63	; 0x3f
 8001b5a:	409a      	lsls	r2, r3
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0216 	orr.w	r2, r2, #22
 8001b6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f042 0208 	orr.w	r2, r2, #8
 8001b86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0201 	orr.w	r2, r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	e005      	b.n	8001ba6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bbe:	f7ff faef 	bl	80011a0 <HAL_GetTick>
 8001bc2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d008      	beq.n	8001be2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2280      	movs	r2, #128	; 0x80
 8001bd4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e052      	b.n	8001c88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f022 0216 	bic.w	r2, r2, #22
 8001bf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695a      	ldr	r2, [r3, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d103      	bne.n	8001c12 <HAL_DMA_Abort+0x62>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d007      	beq.n	8001c22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 0208 	bic.w	r2, r2, #8
 8001c20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0201 	bic.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c32:	e013      	b.n	8001c5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c34:	f7ff fab4 	bl	80011a0 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b05      	cmp	r3, #5
 8001c40:	d90c      	bls.n	8001c5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2220      	movs	r2, #32
 8001c46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2203      	movs	r2, #3
 8001c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e015      	b.n	8001c88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1e4      	bne.n	8001c34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c6e:	223f      	movs	r2, #63	; 0x3f
 8001c70:	409a      	lsls	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d004      	beq.n	8001cae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2280      	movs	r2, #128	; 0x80
 8001ca8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00c      	b.n	8001cc8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2205      	movs	r2, #5
 8001cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0201 	bic.w	r2, r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ce0:	4b8e      	ldr	r3, [pc, #568]	; (8001f1c <HAL_DMA_IRQHandler+0x248>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a8e      	ldr	r2, [pc, #568]	; (8001f20 <HAL_DMA_IRQHandler+0x24c>)
 8001ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cea:	0a9b      	lsrs	r3, r3, #10
 8001cec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cfe:	2208      	movs	r2, #8
 8001d00:	409a      	lsls	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d01a      	beq.n	8001d40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0204 	bic.w	r2, r2, #4
 8001d26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d2c:	2208      	movs	r2, #8
 8001d2e:	409a      	lsls	r2, r3
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d38:	f043 0201 	orr.w	r2, r3, #1
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d44:	2201      	movs	r2, #1
 8001d46:	409a      	lsls	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d012      	beq.n	8001d76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00b      	beq.n	8001d76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d62:	2201      	movs	r2, #1
 8001d64:	409a      	lsls	r2, r3
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d6e:	f043 0202 	orr.w	r2, r3, #2
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7a:	2204      	movs	r2, #4
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4013      	ands	r3, r2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d012      	beq.n	8001dac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d00b      	beq.n	8001dac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d98:	2204      	movs	r2, #4
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da4:	f043 0204 	orr.w	r2, r3, #4
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db0:	2210      	movs	r2, #16
 8001db2:	409a      	lsls	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d043      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d03c      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dce:	2210      	movs	r2, #16
 8001dd0:	409a      	lsls	r2, r3
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d018      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d108      	bne.n	8001e04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d024      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	4798      	blx	r3
 8001e02:	e01f      	b.n	8001e44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d01b      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	4798      	blx	r3
 8001e14:	e016      	b.n	8001e44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d107      	bne.n	8001e34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0208 	bic.w	r2, r2, #8
 8001e32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e48:	2220      	movs	r2, #32
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 808f 	beq.w	8001f74 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0310 	and.w	r3, r3, #16
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f000 8087 	beq.w	8001f74 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e6a:	2220      	movs	r2, #32
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	d136      	bne.n	8001eec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f022 0216 	bic.w	r2, r2, #22
 8001e8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d103      	bne.n	8001eae <HAL_DMA_IRQHandler+0x1da>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d007      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 0208 	bic.w	r2, r2, #8
 8001ebc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec2:	223f      	movs	r2, #63	; 0x3f
 8001ec4:	409a      	lsls	r2, r3
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d07e      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	4798      	blx	r3
        }
        return;
 8001eea:	e079      	b.n	8001fe0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d01d      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10d      	bne.n	8001f24 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d031      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	4798      	blx	r3
 8001f18:	e02c      	b.n	8001f74 <HAL_DMA_IRQHandler+0x2a0>
 8001f1a:	bf00      	nop
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d023      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	4798      	blx	r3
 8001f34:	e01e      	b.n	8001f74 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d10f      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0210 	bic.w	r2, r2, #16
 8001f52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d032      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d022      	beq.n	8001fce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2205      	movs	r2, #5
 8001f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f022 0201 	bic.w	r2, r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d307      	bcc.n	8001fbc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f2      	bne.n	8001fa0 <HAL_DMA_IRQHandler+0x2cc>
 8001fba:	e000      	b.n	8001fbe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001fbc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d005      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	4798      	blx	r3
 8001fde:	e000      	b.n	8001fe2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001fe0:	bf00      	nop
    }
  }
}
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002004:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2b40      	cmp	r3, #64	; 0x40
 8002014:	d108      	bne.n	8002028 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002026:	e007      	b.n	8002038 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	60da      	str	r2, [r3, #12]
}
 8002038:	bf00      	nop
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	b2db      	uxtb	r3, r3
 8002052:	3b10      	subs	r3, #16
 8002054:	4a14      	ldr	r2, [pc, #80]	; (80020a8 <DMA_CalcBaseAndBitshift+0x64>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	091b      	lsrs	r3, r3, #4
 800205c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800205e:	4a13      	ldr	r2, [pc, #76]	; (80020ac <DMA_CalcBaseAndBitshift+0x68>)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4413      	add	r3, r2
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b03      	cmp	r3, #3
 8002070:	d909      	bls.n	8002086 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800207a:	f023 0303 	bic.w	r3, r3, #3
 800207e:	1d1a      	adds	r2, r3, #4
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	659a      	str	r2, [r3, #88]	; 0x58
 8002084:	e007      	b.n	8002096 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800208e:	f023 0303 	bic.w	r3, r3, #3
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	aaaaaaab 	.word	0xaaaaaaab
 80020ac:	08007dd0 	.word	0x08007dd0

080020b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d11f      	bne.n	800210a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	d856      	bhi.n	800217e <DMA_CheckFifoParam+0xce>
 80020d0:	a201      	add	r2, pc, #4	; (adr r2, 80020d8 <DMA_CheckFifoParam+0x28>)
 80020d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d6:	bf00      	nop
 80020d8:	080020e9 	.word	0x080020e9
 80020dc:	080020fb 	.word	0x080020fb
 80020e0:	080020e9 	.word	0x080020e9
 80020e4:	0800217f 	.word	0x0800217f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d046      	beq.n	8002182 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020f8:	e043      	b.n	8002182 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002102:	d140      	bne.n	8002186 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002108:	e03d      	b.n	8002186 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002112:	d121      	bne.n	8002158 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	2b03      	cmp	r3, #3
 8002118:	d837      	bhi.n	800218a <DMA_CheckFifoParam+0xda>
 800211a:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <DMA_CheckFifoParam+0x70>)
 800211c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002120:	08002131 	.word	0x08002131
 8002124:	08002137 	.word	0x08002137
 8002128:	08002131 	.word	0x08002131
 800212c:	08002149 	.word	0x08002149
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	73fb      	strb	r3, [r7, #15]
      break;
 8002134:	e030      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d025      	beq.n	800218e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002146:	e022      	b.n	800218e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002150:	d11f      	bne.n	8002192 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002156:	e01c      	b.n	8002192 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d903      	bls.n	8002166 <DMA_CheckFifoParam+0xb6>
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2b03      	cmp	r3, #3
 8002162:	d003      	beq.n	800216c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002164:	e018      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	73fb      	strb	r3, [r7, #15]
      break;
 800216a:	e015      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002170:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00e      	beq.n	8002196 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	73fb      	strb	r3, [r7, #15]
      break;
 800217c:	e00b      	b.n	8002196 <DMA_CheckFifoParam+0xe6>
      break;
 800217e:	bf00      	nop
 8002180:	e00a      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;
 8002182:	bf00      	nop
 8002184:	e008      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;
 8002186:	bf00      	nop
 8002188:	e006      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;
 800218a:	bf00      	nop
 800218c:	e004      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;
 800218e:	bf00      	nop
 8002190:	e002      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;   
 8002192:	bf00      	nop
 8002194:	e000      	b.n	8002198 <DMA_CheckFifoParam+0xe8>
      break;
 8002196:	bf00      	nop
    }
  } 
  
  return status; 
 8002198:	7bfb      	ldrb	r3, [r7, #15]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop

080021a8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b80      	cmp	r3, #128	; 0x80
 80021c0:	d106      	bne.n	80021d0 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	f001 b911 	b.w	80033f2 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d105      	bne.n	80021f4 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2240      	movs	r2, #64	; 0x40
 80021ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	f001 b8ff 	b.w	80033f2 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d102      	bne.n	8002204 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 80021fe:	2302      	movs	r3, #2
 8002200:	f001 b8f7 	b.w	80033f2 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b01      	cmp	r3, #1
 8002216:	f041 80e5 	bne.w	80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2202      	movs	r2, #2
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002236:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002240:	6a3b      	ldr	r3, [r7, #32]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	68b9      	ldr	r1, [r7, #8]
 8002246:	68f8      	ldr	r0, [r7, #12]
 8002248:	f001 f910 	bl	800346c <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	461a      	mov	r2, r3
 8002252:	4b8d      	ldr	r3, [pc, #564]	; (8002488 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8002254:	429a      	cmp	r2, r3
 8002256:	d960      	bls.n	800231a <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a8b      	ldr	r2, [pc, #556]	; (800248c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d057      	beq.n	8002312 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a8a      	ldr	r2, [pc, #552]	; (8002490 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d050      	beq.n	800230e <HAL_DMAEx_MultiBufferStart_IT+0x166>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a88      	ldr	r2, [pc, #544]	; (8002494 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d049      	beq.n	800230a <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a87      	ldr	r2, [pc, #540]	; (8002498 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d042      	beq.n	8002306 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a85      	ldr	r2, [pc, #532]	; (800249c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d03a      	beq.n	8002300 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a84      	ldr	r2, [pc, #528]	; (80024a0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d032      	beq.n	80022fa <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a82      	ldr	r2, [pc, #520]	; (80024a4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d02a      	beq.n	80022f4 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a81      	ldr	r2, [pc, #516]	; (80024a8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d022      	beq.n	80022ee <HAL_DMAEx_MultiBufferStart_IT+0x146>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a7f      	ldr	r2, [pc, #508]	; (80024ac <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d01a      	beq.n	80022e8 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a7e      	ldr	r2, [pc, #504]	; (80024b0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d012      	beq.n	80022e2 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a7c      	ldr	r2, [pc, #496]	; (80024b4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d00a      	beq.n	80022dc <HAL_DMAEx_MultiBufferStart_IT+0x134>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a7b      	ldr	r2, [pc, #492]	; (80024b8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d102      	bne.n	80022d6 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 80022d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022d4:	e01e      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80022da:	e01b      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022e0:	e018      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022e6:	e015      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022ec:	e012      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022f2:	e00f      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022f8:	e00c      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 80022fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022fe:	e009      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002300:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002304:	e006      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002306:	2320      	movs	r3, #32
 8002308:	e004      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800230a:	2320      	movs	r3, #32
 800230c:	e002      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800230e:	2320      	movs	r3, #32
 8002310:	e000      	b.n	8002314 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8002312:	2320      	movs	r3, #32
 8002314:	4a69      	ldr	r2, [pc, #420]	; (80024bc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002316:	60d3      	str	r3, [r2, #12]
 8002318:	e14f      	b.n	80025ba <HAL_DMAEx_MultiBufferStart_IT+0x412>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	4b67      	ldr	r3, [pc, #412]	; (80024c0 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002322:	429a      	cmp	r2, r3
 8002324:	d960      	bls.n	80023e8 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a58      	ldr	r2, [pc, #352]	; (800248c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d057      	beq.n	80023e0 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a56      	ldr	r2, [pc, #344]	; (8002490 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d050      	beq.n	80023dc <HAL_DMAEx_MultiBufferStart_IT+0x234>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a55      	ldr	r2, [pc, #340]	; (8002494 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d049      	beq.n	80023d8 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a53      	ldr	r2, [pc, #332]	; (8002498 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d042      	beq.n	80023d4 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a52      	ldr	r2, [pc, #328]	; (800249c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d03a      	beq.n	80023ce <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a50      	ldr	r2, [pc, #320]	; (80024a0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d032      	beq.n	80023c8 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a4f      	ldr	r2, [pc, #316]	; (80024a4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d02a      	beq.n	80023c2 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a4d      	ldr	r2, [pc, #308]	; (80024a8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d022      	beq.n	80023bc <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a4c      	ldr	r2, [pc, #304]	; (80024ac <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d01a      	beq.n	80023b6 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a4a      	ldr	r2, [pc, #296]	; (80024b0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d012      	beq.n	80023b0 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a49      	ldr	r2, [pc, #292]	; (80024b4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d00a      	beq.n	80023aa <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a47      	ldr	r2, [pc, #284]	; (80024b8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d102      	bne.n	80023a4 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 800239e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023a2:	e01e      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80023a8:	e01b      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023ae:	e018      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023b4:	e015      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023ba:	e012      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023c0:	e00f      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023c6:	e00c      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023cc:	e009      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023d2:	e006      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023d4:	2320      	movs	r3, #32
 80023d6:	e004      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023d8:	2320      	movs	r3, #32
 80023da:	e002      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023dc:	2320      	movs	r3, #32
 80023de:	e000      	b.n	80023e2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80023e0:	2320      	movs	r3, #32
 80023e2:	4a36      	ldr	r2, [pc, #216]	; (80024bc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80023e4:	6093      	str	r3, [r2, #8]
 80023e6:	e0e8      	b.n	80025ba <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	4b35      	ldr	r3, [pc, #212]	; (80024c4 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80023f0:	429a      	cmp	r2, r3
 80023f2:	f240 8082 	bls.w	80024fa <HAL_DMAEx_MultiBufferStart_IT+0x352>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a24      	ldr	r2, [pc, #144]	; (800248c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d078      	beq.n	80024f2 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a22      	ldr	r2, [pc, #136]	; (8002490 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d071      	beq.n	80024ee <HAL_DMAEx_MultiBufferStart_IT+0x346>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a21      	ldr	r2, [pc, #132]	; (8002494 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d06a      	beq.n	80024ea <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a1f      	ldr	r2, [pc, #124]	; (8002498 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d063      	beq.n	80024e6 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a1e      	ldr	r2, [pc, #120]	; (800249c <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d05b      	beq.n	80024e0 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a1c      	ldr	r2, [pc, #112]	; (80024a0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d053      	beq.n	80024da <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1b      	ldr	r2, [pc, #108]	; (80024a4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d04b      	beq.n	80024d4 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a19      	ldr	r2, [pc, #100]	; (80024a8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d043      	beq.n	80024ce <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a18      	ldr	r2, [pc, #96]	; (80024ac <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d03b      	beq.n	80024c8 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a16      	ldr	r2, [pc, #88]	; (80024b0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d012      	beq.n	8002480 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a15      	ldr	r2, [pc, #84]	; (80024b4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00a      	beq.n	800247a <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a13      	ldr	r2, [pc, #76]	; (80024b8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d102      	bne.n	8002474 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 800246e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002472:	e03f      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002474:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002478:	e03c      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 800247a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800247e:	e039      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002480:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002484:	e036      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8002486:	bf00      	nop
 8002488:	40026458 	.word	0x40026458
 800248c:	40026010 	.word	0x40026010
 8002490:	40026410 	.word	0x40026410
 8002494:	40026070 	.word	0x40026070
 8002498:	40026470 	.word	0x40026470
 800249c:	40026028 	.word	0x40026028
 80024a0:	40026428 	.word	0x40026428
 80024a4:	40026088 	.word	0x40026088
 80024a8:	40026488 	.word	0x40026488
 80024ac:	40026040 	.word	0x40026040
 80024b0:	40026440 	.word	0x40026440
 80024b4:	400260a0 	.word	0x400260a0
 80024b8:	400264a0 	.word	0x400264a0
 80024bc:	40026400 	.word	0x40026400
 80024c0:	400260b8 	.word	0x400260b8
 80024c4:	40026058 	.word	0x40026058
 80024c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80024cc:	e012      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024d2:	e00f      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024d8:	e00c      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024de:	e009      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024e4:	e006      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024e6:	2320      	movs	r3, #32
 80024e8:	e004      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024ea:	2320      	movs	r3, #32
 80024ec:	e002      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024ee:	2320      	movs	r3, #32
 80024f0:	e000      	b.n	80024f4 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80024f2:	2320      	movs	r3, #32
 80024f4:	4a8c      	ldr	r2, [pc, #560]	; (8002728 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 80024f6:	60d3      	str	r3, [r2, #12]
 80024f8:	e05f      	b.n	80025ba <HAL_DMAEx_MultiBufferStart_IT+0x412>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a8b      	ldr	r2, [pc, #556]	; (800272c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d057      	beq.n	80025b4 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a89      	ldr	r2, [pc, #548]	; (8002730 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d050      	beq.n	80025b0 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a88      	ldr	r2, [pc, #544]	; (8002734 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d049      	beq.n	80025ac <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a86      	ldr	r2, [pc, #536]	; (8002738 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d042      	beq.n	80025a8 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a85      	ldr	r2, [pc, #532]	; (800273c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d03a      	beq.n	80025a2 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a83      	ldr	r2, [pc, #524]	; (8002740 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d032      	beq.n	800259c <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a82      	ldr	r2, [pc, #520]	; (8002744 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d02a      	beq.n	8002596 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a80      	ldr	r2, [pc, #512]	; (8002748 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d022      	beq.n	8002590 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a7f      	ldr	r2, [pc, #508]	; (800274c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d01a      	beq.n	800258a <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a7d      	ldr	r2, [pc, #500]	; (8002750 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d012      	beq.n	8002584 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a7c      	ldr	r2, [pc, #496]	; (8002754 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00a      	beq.n	800257e <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a7a      	ldr	r2, [pc, #488]	; (8002758 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d102      	bne.n	8002578 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 8002572:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002576:	e01e      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002578:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800257c:	e01b      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800257e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002582:	e018      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002584:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002588:	e015      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800258a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800258e:	e012      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002594:	e00f      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8002596:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800259a:	e00c      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800259c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025a0:	e009      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80025a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025a6:	e006      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80025a8:	2320      	movs	r3, #32
 80025aa:	e004      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80025ac:	2320      	movs	r3, #32
 80025ae:	e002      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80025b0:	2320      	movs	r3, #32
 80025b2:	e000      	b.n	80025b6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 80025b4:	2320      	movs	r3, #32
 80025b6:	4a5c      	ldr	r2, [pc, #368]	; (8002728 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 80025b8:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	461a      	mov	r2, r3
 80025c0:	4b66      	ldr	r3, [pc, #408]	; (800275c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d960      	bls.n	8002688 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a58      	ldr	r2, [pc, #352]	; (800272c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d057      	beq.n	8002680 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a56      	ldr	r2, [pc, #344]	; (8002730 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d050      	beq.n	800267c <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a55      	ldr	r2, [pc, #340]	; (8002734 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d049      	beq.n	8002678 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a53      	ldr	r2, [pc, #332]	; (8002738 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d042      	beq.n	8002674 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a52      	ldr	r2, [pc, #328]	; (800273c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d03a      	beq.n	800266e <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a50      	ldr	r2, [pc, #320]	; (8002740 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d032      	beq.n	8002668 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a4f      	ldr	r2, [pc, #316]	; (8002744 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d02a      	beq.n	8002662 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a4d      	ldr	r2, [pc, #308]	; (8002748 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d022      	beq.n	800265c <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a4c      	ldr	r2, [pc, #304]	; (800274c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d01a      	beq.n	8002656 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a4a      	ldr	r2, [pc, #296]	; (8002750 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d012      	beq.n	8002650 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a49      	ldr	r2, [pc, #292]	; (8002754 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d00a      	beq.n	800264a <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a47      	ldr	r2, [pc, #284]	; (8002758 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d102      	bne.n	8002644 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 800263e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002642:	e01e      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002644:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002648:	e01b      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800264a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800264e:	e018      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002650:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002654:	e015      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002656:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800265a:	e012      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800265c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002660:	e00f      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002662:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002666:	e00c      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002668:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800266c:	e009      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800266e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002672:	e006      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002674:	2310      	movs	r3, #16
 8002676:	e004      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002678:	2310      	movs	r3, #16
 800267a:	e002      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800267c:	2310      	movs	r3, #16
 800267e:	e000      	b.n	8002682 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8002680:	2310      	movs	r3, #16
 8002682:	4a37      	ldr	r2, [pc, #220]	; (8002760 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8002684:	60d3      	str	r3, [r2, #12]
 8002686:	e14f      	b.n	8002928 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	461a      	mov	r2, r3
 800268e:	4b35      	ldr	r3, [pc, #212]	; (8002764 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8002690:	429a      	cmp	r2, r3
 8002692:	f240 8082 	bls.w	800279a <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a24      	ldr	r2, [pc, #144]	; (800272c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d078      	beq.n	8002792 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a22      	ldr	r2, [pc, #136]	; (8002730 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d071      	beq.n	800278e <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a21      	ldr	r2, [pc, #132]	; (8002734 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d06a      	beq.n	800278a <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a1f      	ldr	r2, [pc, #124]	; (8002738 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d063      	beq.n	8002786 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a1e      	ldr	r2, [pc, #120]	; (800273c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d05b      	beq.n	8002780 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a1c      	ldr	r2, [pc, #112]	; (8002740 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d053      	beq.n	800277a <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a1b      	ldr	r2, [pc, #108]	; (8002744 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d04b      	beq.n	8002774 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a19      	ldr	r2, [pc, #100]	; (8002748 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d043      	beq.n	800276e <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a18      	ldr	r2, [pc, #96]	; (800274c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d03b      	beq.n	8002768 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a16      	ldr	r2, [pc, #88]	; (8002750 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d012      	beq.n	8002720 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a15      	ldr	r2, [pc, #84]	; (8002754 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d00a      	beq.n	800271a <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a13      	ldr	r2, [pc, #76]	; (8002758 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d102      	bne.n	8002714 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800270e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002712:	e03f      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002714:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002718:	e03c      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800271a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800271e:	e039      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002720:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002724:	e036      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002726:	bf00      	nop
 8002728:	40026000 	.word	0x40026000
 800272c:	40026010 	.word	0x40026010
 8002730:	40026410 	.word	0x40026410
 8002734:	40026070 	.word	0x40026070
 8002738:	40026470 	.word	0x40026470
 800273c:	40026028 	.word	0x40026028
 8002740:	40026428 	.word	0x40026428
 8002744:	40026088 	.word	0x40026088
 8002748:	40026488 	.word	0x40026488
 800274c:	40026040 	.word	0x40026040
 8002750:	40026440 	.word	0x40026440
 8002754:	400260a0 	.word	0x400260a0
 8002758:	400264a0 	.word	0x400264a0
 800275c:	40026458 	.word	0x40026458
 8002760:	40026400 	.word	0x40026400
 8002764:	400260b8 	.word	0x400260b8
 8002768:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800276c:	e012      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800276e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002772:	e00f      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002778:	e00c      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800277a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800277e:	e009      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002780:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002784:	e006      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002786:	2310      	movs	r3, #16
 8002788:	e004      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800278a:	2310      	movs	r3, #16
 800278c:	e002      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800278e:	2310      	movs	r3, #16
 8002790:	e000      	b.n	8002794 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8002792:	2310      	movs	r3, #16
 8002794:	4a8c      	ldr	r2, [pc, #560]	; (80029c8 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 8002796:	6093      	str	r3, [r2, #8]
 8002798:	e0c6      	b.n	8002928 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b8a      	ldr	r3, [pc, #552]	; (80029cc <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d960      	bls.n	8002868 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a89      	ldr	r2, [pc, #548]	; (80029d0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d057      	beq.n	8002860 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a87      	ldr	r2, [pc, #540]	; (80029d4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d050      	beq.n	800285c <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a86      	ldr	r2, [pc, #536]	; (80029d8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d049      	beq.n	8002858 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a84      	ldr	r2, [pc, #528]	; (80029dc <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d042      	beq.n	8002854 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a83      	ldr	r2, [pc, #524]	; (80029e0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d03a      	beq.n	800284e <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a81      	ldr	r2, [pc, #516]	; (80029e4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d032      	beq.n	8002848 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a80      	ldr	r2, [pc, #512]	; (80029e8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d02a      	beq.n	8002842 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a7e      	ldr	r2, [pc, #504]	; (80029ec <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d022      	beq.n	800283c <HAL_DMAEx_MultiBufferStart_IT+0x694>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a7d      	ldr	r2, [pc, #500]	; (80029f0 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d01a      	beq.n	8002836 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a7b      	ldr	r2, [pc, #492]	; (80029f4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d012      	beq.n	8002830 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a7a      	ldr	r2, [pc, #488]	; (80029f8 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d00a      	beq.n	800282a <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a78      	ldr	r2, [pc, #480]	; (80029fc <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d102      	bne.n	8002824 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800281e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002822:	e01e      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002824:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002828:	e01b      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800282a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800282e:	e018      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002830:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002834:	e015      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002836:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800283a:	e012      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800283c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002840:	e00f      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002846:	e00c      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800284c:	e009      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800284e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002852:	e006      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002854:	2310      	movs	r3, #16
 8002856:	e004      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002858:	2310      	movs	r3, #16
 800285a:	e002      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800285c:	2310      	movs	r3, #16
 800285e:	e000      	b.n	8002862 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8002860:	2310      	movs	r3, #16
 8002862:	4a67      	ldr	r2, [pc, #412]	; (8002a00 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8002864:	60d3      	str	r3, [r2, #12]
 8002866:	e05f      	b.n	8002928 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a58      	ldr	r2, [pc, #352]	; (80029d0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d057      	beq.n	8002922 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a57      	ldr	r2, [pc, #348]	; (80029d4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d050      	beq.n	800291e <HAL_DMAEx_MultiBufferStart_IT+0x776>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a55      	ldr	r2, [pc, #340]	; (80029d8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d049      	beq.n	800291a <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a54      	ldr	r2, [pc, #336]	; (80029dc <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d042      	beq.n	8002916 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a52      	ldr	r2, [pc, #328]	; (80029e0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d03a      	beq.n	8002910 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a51      	ldr	r2, [pc, #324]	; (80029e4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d032      	beq.n	800290a <HAL_DMAEx_MultiBufferStart_IT+0x762>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a4f      	ldr	r2, [pc, #316]	; (80029e8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d02a      	beq.n	8002904 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a4e      	ldr	r2, [pc, #312]	; (80029ec <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d022      	beq.n	80028fe <HAL_DMAEx_MultiBufferStart_IT+0x756>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a4c      	ldr	r2, [pc, #304]	; (80029f0 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d01a      	beq.n	80028f8 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a4b      	ldr	r2, [pc, #300]	; (80029f4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d012      	beq.n	80028f2 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a49      	ldr	r2, [pc, #292]	; (80029f8 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00a      	beq.n	80028ec <HAL_DMAEx_MultiBufferStart_IT+0x744>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a48      	ldr	r2, [pc, #288]	; (80029fc <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d102      	bne.n	80028e6 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 80028e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028e4:	e01e      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80028e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80028ea:	e01b      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80028ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028f0:	e018      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80028f2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028f6:	e015      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80028f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028fc:	e012      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80028fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002902:	e00f      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002908:	e00c      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800290a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800290e:	e009      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002914:	e006      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002916:	2310      	movs	r3, #16
 8002918:	e004      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800291a:	2310      	movs	r3, #16
 800291c:	e002      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800291e:	2310      	movs	r3, #16
 8002920:	e000      	b.n	8002924 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8002922:	2310      	movs	r3, #16
 8002924:	4a36      	ldr	r2, [pc, #216]	; (8002a00 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8002926:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	4b35      	ldr	r3, [pc, #212]	; (8002a04 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8002930:	429a      	cmp	r2, r3
 8002932:	f240 8082 	bls.w	8002a3a <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a25      	ldr	r2, [pc, #148]	; (80029d0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d078      	beq.n	8002a32 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a23      	ldr	r2, [pc, #140]	; (80029d4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d071      	beq.n	8002a2e <HAL_DMAEx_MultiBufferStart_IT+0x886>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a22      	ldr	r2, [pc, #136]	; (80029d8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d06a      	beq.n	8002a2a <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a20      	ldr	r2, [pc, #128]	; (80029dc <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d063      	beq.n	8002a26 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a1f      	ldr	r2, [pc, #124]	; (80029e0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d05b      	beq.n	8002a20 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a1d      	ldr	r2, [pc, #116]	; (80029e4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d053      	beq.n	8002a1a <HAL_DMAEx_MultiBufferStart_IT+0x872>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a1c      	ldr	r2, [pc, #112]	; (80029e8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d04b      	beq.n	8002a14 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1a      	ldr	r2, [pc, #104]	; (80029ec <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d043      	beq.n	8002a0e <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a19      	ldr	r2, [pc, #100]	; (80029f0 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d03b      	beq.n	8002a08 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a17      	ldr	r2, [pc, #92]	; (80029f4 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d012      	beq.n	80029c0 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a16      	ldr	r2, [pc, #88]	; (80029f8 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d00a      	beq.n	80029ba <HAL_DMAEx_MultiBufferStart_IT+0x812>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a14      	ldr	r2, [pc, #80]	; (80029fc <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d102      	bne.n	80029b4 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 80029ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80029b2:	e03f      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80029b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029b8:	e03c      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80029ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80029be:	e039      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80029c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80029c4:	e036      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80029c6:	bf00      	nop
 80029c8:	40026400 	.word	0x40026400
 80029cc:	40026058 	.word	0x40026058
 80029d0:	40026010 	.word	0x40026010
 80029d4:	40026410 	.word	0x40026410
 80029d8:	40026070 	.word	0x40026070
 80029dc:	40026470 	.word	0x40026470
 80029e0:	40026028 	.word	0x40026028
 80029e4:	40026428 	.word	0x40026428
 80029e8:	40026088 	.word	0x40026088
 80029ec:	40026488 	.word	0x40026488
 80029f0:	40026040 	.word	0x40026040
 80029f4:	40026440 	.word	0x40026440
 80029f8:	400260a0 	.word	0x400260a0
 80029fc:	400264a0 	.word	0x400264a0
 8002a00:	40026000 	.word	0x40026000
 8002a04:	40026458 	.word	0x40026458
 8002a08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002a0c:	e012      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a12:	e00f      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a18:	e00c      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a1e:	e009      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a24:	e006      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a26:	2308      	movs	r3, #8
 8002a28:	e004      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a2a:	2308      	movs	r3, #8
 8002a2c:	e002      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a2e:	2308      	movs	r3, #8
 8002a30:	e000      	b.n	8002a34 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8002a32:	2308      	movs	r3, #8
 8002a34:	4a8c      	ldr	r2, [pc, #560]	; (8002c68 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8002a36:	60d3      	str	r3, [r2, #12]
 8002a38:	e14e      	b.n	8002cd8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b8a      	ldr	r3, [pc, #552]	; (8002c6c <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d960      	bls.n	8002b08 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a89      	ldr	r2, [pc, #548]	; (8002c70 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d057      	beq.n	8002b00 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a87      	ldr	r2, [pc, #540]	; (8002c74 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d050      	beq.n	8002afc <HAL_DMAEx_MultiBufferStart_IT+0x954>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a86      	ldr	r2, [pc, #536]	; (8002c78 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d049      	beq.n	8002af8 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a84      	ldr	r2, [pc, #528]	; (8002c7c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d042      	beq.n	8002af4 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a83      	ldr	r2, [pc, #524]	; (8002c80 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d03a      	beq.n	8002aee <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a81      	ldr	r2, [pc, #516]	; (8002c84 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d032      	beq.n	8002ae8 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a80      	ldr	r2, [pc, #512]	; (8002c88 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d02a      	beq.n	8002ae2 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a7e      	ldr	r2, [pc, #504]	; (8002c8c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d022      	beq.n	8002adc <HAL_DMAEx_MultiBufferStart_IT+0x934>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a7d      	ldr	r2, [pc, #500]	; (8002c90 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d01a      	beq.n	8002ad6 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a7b      	ldr	r2, [pc, #492]	; (8002c94 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d012      	beq.n	8002ad0 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a7a      	ldr	r2, [pc, #488]	; (8002c98 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d00a      	beq.n	8002aca <HAL_DMAEx_MultiBufferStart_IT+0x922>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a78      	ldr	r2, [pc, #480]	; (8002c9c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d102      	bne.n	8002ac4 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 8002abe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ac2:	e01e      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ac4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ac8:	e01b      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002aca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ace:	e018      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ad0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ad4:	e015      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ad6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ada:	e012      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002adc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae0:	e00f      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae6:	e00c      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002ae8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aec:	e009      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af2:	e006      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002af4:	2308      	movs	r3, #8
 8002af6:	e004      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002af8:	2308      	movs	r3, #8
 8002afa:	e002      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002afc:	2308      	movs	r3, #8
 8002afe:	e000      	b.n	8002b02 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8002b00:	2308      	movs	r3, #8
 8002b02:	4a59      	ldr	r2, [pc, #356]	; (8002c68 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8002b04:	6093      	str	r3, [r2, #8]
 8002b06:	e0e7      	b.n	8002cd8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4b64      	ldr	r3, [pc, #400]	; (8002ca0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d960      	bls.n	8002bd6 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a55      	ldr	r2, [pc, #340]	; (8002c70 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d057      	beq.n	8002bce <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a54      	ldr	r2, [pc, #336]	; (8002c74 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d050      	beq.n	8002bca <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a52      	ldr	r2, [pc, #328]	; (8002c78 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d049      	beq.n	8002bc6 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a51      	ldr	r2, [pc, #324]	; (8002c7c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d042      	beq.n	8002bc2 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a4f      	ldr	r2, [pc, #316]	; (8002c80 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d03a      	beq.n	8002bbc <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a4e      	ldr	r2, [pc, #312]	; (8002c84 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d032      	beq.n	8002bb6 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a4c      	ldr	r2, [pc, #304]	; (8002c88 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d02a      	beq.n	8002bb0 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a4b      	ldr	r2, [pc, #300]	; (8002c8c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d022      	beq.n	8002baa <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a49      	ldr	r2, [pc, #292]	; (8002c90 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d01a      	beq.n	8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a48      	ldr	r2, [pc, #288]	; (8002c94 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d012      	beq.n	8002b9e <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a46      	ldr	r2, [pc, #280]	; (8002c98 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00a      	beq.n	8002b98 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a45      	ldr	r2, [pc, #276]	; (8002c9c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d102      	bne.n	8002b92 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 8002b8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002b90:	e01e      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002b92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b96:	e01b      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002b98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002b9c:	e018      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002b9e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ba2:	e015      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002ba4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002ba8:	e012      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002baa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bae:	e00f      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bb4:	e00c      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bb6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bba:	e009      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bc0:	e006      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bc2:	2308      	movs	r3, #8
 8002bc4:	e004      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bc6:	2308      	movs	r3, #8
 8002bc8:	e002      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bca:	2308      	movs	r3, #8
 8002bcc:	e000      	b.n	8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 8002bce:	2308      	movs	r3, #8
 8002bd0:	4a34      	ldr	r2, [pc, #208]	; (8002ca4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8002bd2:	60d3      	str	r3, [r2, #12]
 8002bd4:	e080      	b.n	8002cd8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a25      	ldr	r2, [pc, #148]	; (8002c70 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d078      	beq.n	8002cd2 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a23      	ldr	r2, [pc, #140]	; (8002c74 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d071      	beq.n	8002cce <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a22      	ldr	r2, [pc, #136]	; (8002c78 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d06a      	beq.n	8002cca <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a20      	ldr	r2, [pc, #128]	; (8002c7c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d063      	beq.n	8002cc6 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a1f      	ldr	r2, [pc, #124]	; (8002c80 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d05b      	beq.n	8002cc0 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a1d      	ldr	r2, [pc, #116]	; (8002c84 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d053      	beq.n	8002cba <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a1c      	ldr	r2, [pc, #112]	; (8002c88 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d04b      	beq.n	8002cb4 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a1a      	ldr	r2, [pc, #104]	; (8002c8c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d043      	beq.n	8002cae <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a19      	ldr	r2, [pc, #100]	; (8002c90 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d03b      	beq.n	8002ca8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a17      	ldr	r2, [pc, #92]	; (8002c94 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d012      	beq.n	8002c60 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a16      	ldr	r2, [pc, #88]	; (8002c98 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d00a      	beq.n	8002c5a <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a14      	ldr	r2, [pc, #80]	; (8002c9c <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d102      	bne.n	8002c54 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 8002c4e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002c52:	e03f      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002c54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c58:	e03c      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002c5a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002c5e:	e039      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002c60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002c64:	e036      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002c66:	bf00      	nop
 8002c68:	40026400 	.word	0x40026400
 8002c6c:	400260b8 	.word	0x400260b8
 8002c70:	40026010 	.word	0x40026010
 8002c74:	40026410 	.word	0x40026410
 8002c78:	40026070 	.word	0x40026070
 8002c7c:	40026470 	.word	0x40026470
 8002c80:	40026028 	.word	0x40026028
 8002c84:	40026428 	.word	0x40026428
 8002c88:	40026088 	.word	0x40026088
 8002c8c:	40026488 	.word	0x40026488
 8002c90:	40026040 	.word	0x40026040
 8002c94:	40026440 	.word	0x40026440
 8002c98:	400260a0 	.word	0x400260a0
 8002c9c:	400264a0 	.word	0x400264a0
 8002ca0:	40026058 	.word	0x40026058
 8002ca4:	40026000 	.word	0x40026000
 8002ca8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002cac:	e012      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cb2:	e00f      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cb8:	e00c      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cbe:	e009      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cc4:	e006      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cc6:	2308      	movs	r3, #8
 8002cc8:	e004      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cca:	2308      	movs	r3, #8
 8002ccc:	e002      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cce:	2308      	movs	r3, #8
 8002cd0:	e000      	b.n	8002cd4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8002cd2:	2308      	movs	r3, #8
 8002cd4:	4a8a      	ldr	r2, [pc, #552]	; (8002f00 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 8002cd6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b89      	ldr	r3, [pc, #548]	; (8002f04 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d960      	bls.n	8002da6 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a87      	ldr	r2, [pc, #540]	; (8002f08 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d057      	beq.n	8002d9e <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a86      	ldr	r2, [pc, #536]	; (8002f0c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d050      	beq.n	8002d9a <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a84      	ldr	r2, [pc, #528]	; (8002f10 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d049      	beq.n	8002d96 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a83      	ldr	r2, [pc, #524]	; (8002f14 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d042      	beq.n	8002d92 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a81      	ldr	r2, [pc, #516]	; (8002f18 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d03a      	beq.n	8002d8c <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a80      	ldr	r2, [pc, #512]	; (8002f1c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d032      	beq.n	8002d86 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a7e      	ldr	r2, [pc, #504]	; (8002f20 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d02a      	beq.n	8002d80 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a7d      	ldr	r2, [pc, #500]	; (8002f24 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d022      	beq.n	8002d7a <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a7b      	ldr	r2, [pc, #492]	; (8002f28 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d01a      	beq.n	8002d74 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a7a      	ldr	r2, [pc, #488]	; (8002f2c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d012      	beq.n	8002d6e <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a78      	ldr	r2, [pc, #480]	; (8002f30 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d00a      	beq.n	8002d68 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a77      	ldr	r2, [pc, #476]	; (8002f34 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d102      	bne.n	8002d62 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 8002d5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d60:	e01e      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d66:	e01b      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d6c:	e018      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d6e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d72:	e015      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d78:	e012      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d7e:	e00f      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d84:	e00c      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d8a:	e009      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d90:	e006      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d92:	2304      	movs	r3, #4
 8002d94:	e004      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d96:	2304      	movs	r3, #4
 8002d98:	e002      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d9a:	2304      	movs	r3, #4
 8002d9c:	e000      	b.n	8002da0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8002d9e:	2304      	movs	r3, #4
 8002da0:	4a65      	ldr	r2, [pc, #404]	; (8002f38 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8002da2:	60d3      	str	r3, [r2, #12]
 8002da4:	e150      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b63      	ldr	r3, [pc, #396]	; (8002f3c <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d960      	bls.n	8002e74 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a54      	ldr	r2, [pc, #336]	; (8002f08 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d057      	beq.n	8002e6c <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a52      	ldr	r2, [pc, #328]	; (8002f0c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d050      	beq.n	8002e68 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a51      	ldr	r2, [pc, #324]	; (8002f10 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d049      	beq.n	8002e64 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a4f      	ldr	r2, [pc, #316]	; (8002f14 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d042      	beq.n	8002e60 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a4e      	ldr	r2, [pc, #312]	; (8002f18 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d03a      	beq.n	8002e5a <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a4c      	ldr	r2, [pc, #304]	; (8002f1c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d032      	beq.n	8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a4b      	ldr	r2, [pc, #300]	; (8002f20 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d02a      	beq.n	8002e4e <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a49      	ldr	r2, [pc, #292]	; (8002f24 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d022      	beq.n	8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a48      	ldr	r2, [pc, #288]	; (8002f28 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d01a      	beq.n	8002e42 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a46      	ldr	r2, [pc, #280]	; (8002f2c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d012      	beq.n	8002e3c <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a45      	ldr	r2, [pc, #276]	; (8002f30 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00a      	beq.n	8002e36 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a43      	ldr	r2, [pc, #268]	; (8002f34 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d102      	bne.n	8002e30 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 8002e2a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e2e:	e01e      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e34:	e01b      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e3a:	e018      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e3c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e40:	e015      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e42:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e46:	e012      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e4c:	e00f      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e52:	e00c      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e58:	e009      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e5e:	e006      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e60:	2304      	movs	r3, #4
 8002e62:	e004      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e64:	2304      	movs	r3, #4
 8002e66:	e002      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e68:	2304      	movs	r3, #4
 8002e6a:	e000      	b.n	8002e6e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8002e6c:	2304      	movs	r3, #4
 8002e6e:	4a32      	ldr	r2, [pc, #200]	; (8002f38 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8002e70:	6093      	str	r3, [r2, #8]
 8002e72:	e0e9      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b31      	ldr	r3, [pc, #196]	; (8002f40 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	f240 8083 	bls.w	8002f88 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a20      	ldr	r2, [pc, #128]	; (8002f08 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d079      	beq.n	8002f80 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a1e      	ldr	r2, [pc, #120]	; (8002f0c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d072      	beq.n	8002f7c <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a1d      	ldr	r2, [pc, #116]	; (8002f10 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d06b      	beq.n	8002f78 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a1b      	ldr	r2, [pc, #108]	; (8002f14 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d064      	beq.n	8002f74 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a1a      	ldr	r2, [pc, #104]	; (8002f18 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d05c      	beq.n	8002f6e <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a18      	ldr	r2, [pc, #96]	; (8002f1c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d054      	beq.n	8002f68 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a17      	ldr	r2, [pc, #92]	; (8002f20 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d04c      	beq.n	8002f62 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a15      	ldr	r2, [pc, #84]	; (8002f24 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d044      	beq.n	8002f5c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a14      	ldr	r2, [pc, #80]	; (8002f28 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d03c      	beq.n	8002f56 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a12      	ldr	r2, [pc, #72]	; (8002f2c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d034      	beq.n	8002f50 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a11      	ldr	r2, [pc, #68]	; (8002f30 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d02c      	beq.n	8002f4a <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a0f      	ldr	r2, [pc, #60]	; (8002f34 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d124      	bne.n	8002f44 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 8002efa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002efe:	e040      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f00:	40026000 	.word	0x40026000
 8002f04:	40026458 	.word	0x40026458
 8002f08:	40026010 	.word	0x40026010
 8002f0c:	40026410 	.word	0x40026410
 8002f10:	40026070 	.word	0x40026070
 8002f14:	40026470 	.word	0x40026470
 8002f18:	40026028 	.word	0x40026028
 8002f1c:	40026428 	.word	0x40026428
 8002f20:	40026088 	.word	0x40026088
 8002f24:	40026488 	.word	0x40026488
 8002f28:	40026040 	.word	0x40026040
 8002f2c:	40026440 	.word	0x40026440
 8002f30:	400260a0 	.word	0x400260a0
 8002f34:	400264a0 	.word	0x400264a0
 8002f38:	40026400 	.word	0x40026400
 8002f3c:	400260b8 	.word	0x400260b8
 8002f40:	40026058 	.word	0x40026058
 8002f44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f48:	e01b      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f4a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002f4e:	e018      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002f54:	e015      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002f5a:	e012      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f60:	e00f      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f66:	e00c      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f6c:	e009      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f72:	e006      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f74:	2304      	movs	r3, #4
 8002f76:	e004      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f78:	2304      	movs	r3, #4
 8002f7a:	e002      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	e000      	b.n	8002f82 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8002f80:	2304      	movs	r3, #4
 8002f82:	4a8b      	ldr	r2, [pc, #556]	; (80031b0 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8002f84:	60d3      	str	r3, [r2, #12]
 8002f86:	e05f      	b.n	8003048 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a89      	ldr	r2, [pc, #548]	; (80031b4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d057      	beq.n	8003042 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a88      	ldr	r2, [pc, #544]	; (80031b8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d050      	beq.n	800303e <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a86      	ldr	r2, [pc, #536]	; (80031bc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d049      	beq.n	800303a <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a85      	ldr	r2, [pc, #532]	; (80031c0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d042      	beq.n	8003036 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a83      	ldr	r2, [pc, #524]	; (80031c4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d03a      	beq.n	8003030 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a82      	ldr	r2, [pc, #520]	; (80031c8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d032      	beq.n	800302a <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a80      	ldr	r2, [pc, #512]	; (80031cc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d02a      	beq.n	8003024 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a7f      	ldr	r2, [pc, #508]	; (80031d0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d022      	beq.n	800301e <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a7d      	ldr	r2, [pc, #500]	; (80031d4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d01a      	beq.n	8003018 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a7c      	ldr	r2, [pc, #496]	; (80031d8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d012      	beq.n	8003012 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a7a      	ldr	r2, [pc, #488]	; (80031dc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d00a      	beq.n	800300c <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a79      	ldr	r2, [pc, #484]	; (80031e0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d102      	bne.n	8003006 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8003000:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003004:	e01e      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003006:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800300a:	e01b      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800300c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003010:	e018      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003012:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003016:	e015      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003018:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800301c:	e012      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800301e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003022:	e00f      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003028:	e00c      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800302a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800302e:	e009      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003030:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003034:	e006      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003036:	2304      	movs	r3, #4
 8003038:	e004      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800303a:	2304      	movs	r3, #4
 800303c:	e002      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800303e:	2304      	movs	r3, #4
 8003040:	e000      	b.n	8003044 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8003042:	2304      	movs	r3, #4
 8003044:	4a5a      	ldr	r2, [pc, #360]	; (80031b0 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8003046:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4b65      	ldr	r3, [pc, #404]	; (80031e4 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003050:	429a      	cmp	r2, r3
 8003052:	d95c      	bls.n	800310e <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a56      	ldr	r2, [pc, #344]	; (80031b4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d053      	beq.n	8003106 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a55      	ldr	r2, [pc, #340]	; (80031b8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d04c      	beq.n	8003102 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a53      	ldr	r2, [pc, #332]	; (80031bc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d045      	beq.n	80030fe <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a52      	ldr	r2, [pc, #328]	; (80031c0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d03e      	beq.n	80030fa <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a50      	ldr	r2, [pc, #320]	; (80031c4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d037      	beq.n	80030f6 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a4f      	ldr	r2, [pc, #316]	; (80031c8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d030      	beq.n	80030f2 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a4d      	ldr	r2, [pc, #308]	; (80031cc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d029      	beq.n	80030ee <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a4c      	ldr	r2, [pc, #304]	; (80031d0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d022      	beq.n	80030ea <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a4a      	ldr	r2, [pc, #296]	; (80031d4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d01a      	beq.n	80030e4 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a49      	ldr	r2, [pc, #292]	; (80031d8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d012      	beq.n	80030de <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a47      	ldr	r2, [pc, #284]	; (80031dc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00a      	beq.n	80030d8 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a46      	ldr	r2, [pc, #280]	; (80031e0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d102      	bne.n	80030d2 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 80030cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030d0:	e01a      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030d6:	e017      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030dc:	e014      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030e2:	e011      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030e8:	e00e      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030ea:	2340      	movs	r3, #64	; 0x40
 80030ec:	e00c      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030ee:	2340      	movs	r3, #64	; 0x40
 80030f0:	e00a      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030f2:	2340      	movs	r3, #64	; 0x40
 80030f4:	e008      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030f6:	2340      	movs	r3, #64	; 0x40
 80030f8:	e006      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030fa:	2301      	movs	r3, #1
 80030fc:	e004      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80030fe:	2301      	movs	r3, #1
 8003100:	e002      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003102:	2301      	movs	r3, #1
 8003104:	e000      	b.n	8003108 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8003106:	2301      	movs	r3, #1
 8003108:	4a37      	ldr	r2, [pc, #220]	; (80031e8 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 800310a:	60d3      	str	r3, [r2, #12]
 800310c:	e141      	b.n	8003392 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	4b35      	ldr	r3, [pc, #212]	; (80031ec <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003116:	429a      	cmp	r2, r3
 8003118:	d97c      	bls.n	8003214 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a25      	ldr	r2, [pc, #148]	; (80031b4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d073      	beq.n	800320c <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a23      	ldr	r2, [pc, #140]	; (80031b8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d06c      	beq.n	8003208 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a22      	ldr	r2, [pc, #136]	; (80031bc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d065      	beq.n	8003204 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a20      	ldr	r2, [pc, #128]	; (80031c0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d05e      	beq.n	8003200 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a1f      	ldr	r2, [pc, #124]	; (80031c4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d057      	beq.n	80031fc <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a1d      	ldr	r2, [pc, #116]	; (80031c8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d050      	beq.n	80031f8 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a1c      	ldr	r2, [pc, #112]	; (80031cc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d049      	beq.n	80031f4 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a1a      	ldr	r2, [pc, #104]	; (80031d0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d042      	beq.n	80031f0 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a19      	ldr	r2, [pc, #100]	; (80031d4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d01a      	beq.n	80031aa <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a17      	ldr	r2, [pc, #92]	; (80031d8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d012      	beq.n	80031a4 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a16      	ldr	r2, [pc, #88]	; (80031dc <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d00a      	beq.n	800319e <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a14      	ldr	r2, [pc, #80]	; (80031e0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d102      	bne.n	8003198 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8003192:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003196:	e03a      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003198:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800319c:	e037      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800319e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031a2:	e034      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031a8:	e031      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031ae:	e02e      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031b0:	40026000 	.word	0x40026000
 80031b4:	40026010 	.word	0x40026010
 80031b8:	40026410 	.word	0x40026410
 80031bc:	40026070 	.word	0x40026070
 80031c0:	40026470 	.word	0x40026470
 80031c4:	40026028 	.word	0x40026028
 80031c8:	40026428 	.word	0x40026428
 80031cc:	40026088 	.word	0x40026088
 80031d0:	40026488 	.word	0x40026488
 80031d4:	40026040 	.word	0x40026040
 80031d8:	40026440 	.word	0x40026440
 80031dc:	400260a0 	.word	0x400260a0
 80031e0:	400264a0 	.word	0x400264a0
 80031e4:	40026458 	.word	0x40026458
 80031e8:	40026400 	.word	0x40026400
 80031ec:	400260b8 	.word	0x400260b8
 80031f0:	2340      	movs	r3, #64	; 0x40
 80031f2:	e00c      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031f4:	2340      	movs	r3, #64	; 0x40
 80031f6:	e00a      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031f8:	2340      	movs	r3, #64	; 0x40
 80031fa:	e008      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 80031fc:	2340      	movs	r3, #64	; 0x40
 80031fe:	e006      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003200:	2301      	movs	r3, #1
 8003202:	e004      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003204:	2301      	movs	r3, #1
 8003206:	e002      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 800320c:	2301      	movs	r3, #1
 800320e:	4a7b      	ldr	r2, [pc, #492]	; (80033fc <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8003210:	6093      	str	r3, [r2, #8]
 8003212:	e0be      	b.n	8003392 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	4b79      	ldr	r3, [pc, #484]	; (8003400 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 800321c:	429a      	cmp	r2, r3
 800321e:	d95c      	bls.n	80032da <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a77      	ldr	r2, [pc, #476]	; (8003404 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d053      	beq.n	80032d2 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a76      	ldr	r2, [pc, #472]	; (8003408 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d04c      	beq.n	80032ce <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a74      	ldr	r2, [pc, #464]	; (800340c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d045      	beq.n	80032ca <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a73      	ldr	r2, [pc, #460]	; (8003410 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d03e      	beq.n	80032c6 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a71      	ldr	r2, [pc, #452]	; (8003414 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d037      	beq.n	80032c2 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a70      	ldr	r2, [pc, #448]	; (8003418 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d030      	beq.n	80032be <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a6e      	ldr	r2, [pc, #440]	; (800341c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d029      	beq.n	80032ba <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a6d      	ldr	r2, [pc, #436]	; (8003420 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d022      	beq.n	80032b6 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a6b      	ldr	r2, [pc, #428]	; (8003424 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01a      	beq.n	80032b0 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a6a      	ldr	r2, [pc, #424]	; (8003428 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d012      	beq.n	80032aa <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a68      	ldr	r2, [pc, #416]	; (800342c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00a      	beq.n	80032a4 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a67      	ldr	r2, [pc, #412]	; (8003430 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d102      	bne.n	800329e <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8003298:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800329c:	e01a      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 800329e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032a2:	e017      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032a8:	e014      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032ae:	e011      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b4:	e00e      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032b6:	2340      	movs	r3, #64	; 0x40
 80032b8:	e00c      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032ba:	2340      	movs	r3, #64	; 0x40
 80032bc:	e00a      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032be:	2340      	movs	r3, #64	; 0x40
 80032c0:	e008      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032c2:	2340      	movs	r3, #64	; 0x40
 80032c4:	e006      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e004      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e002      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 80032d2:	2301      	movs	r3, #1
 80032d4:	4a57      	ldr	r2, [pc, #348]	; (8003434 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 80032d6:	60d3      	str	r3, [r2, #12]
 80032d8:	e05b      	b.n	8003392 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a49      	ldr	r2, [pc, #292]	; (8003404 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d053      	beq.n	800338c <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a47      	ldr	r2, [pc, #284]	; (8003408 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d04c      	beq.n	8003388 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a46      	ldr	r2, [pc, #280]	; (800340c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d045      	beq.n	8003384 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a44      	ldr	r2, [pc, #272]	; (8003410 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d03e      	beq.n	8003380 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a43      	ldr	r2, [pc, #268]	; (8003414 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d037      	beq.n	800337c <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a41      	ldr	r2, [pc, #260]	; (8003418 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d030      	beq.n	8003378 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a40      	ldr	r2, [pc, #256]	; (800341c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d029      	beq.n	8003374 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a3e      	ldr	r2, [pc, #248]	; (8003420 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d022      	beq.n	8003370 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a3d      	ldr	r2, [pc, #244]	; (8003424 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d01a      	beq.n	800336a <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a3b      	ldr	r2, [pc, #236]	; (8003428 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d012      	beq.n	8003364 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a3a      	ldr	r2, [pc, #232]	; (800342c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d00a      	beq.n	800335e <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a38      	ldr	r2, [pc, #224]	; (8003430 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d102      	bne.n	8003358 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8003352:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003356:	e01a      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003358:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800335c:	e017      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800335e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003362:	e014      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003364:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003368:	e011      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800336a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800336e:	e00e      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003370:	2340      	movs	r3, #64	; 0x40
 8003372:	e00c      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003374:	2340      	movs	r3, #64	; 0x40
 8003376:	e00a      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003378:	2340      	movs	r3, #64	; 0x40
 800337a:	e008      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800337c:	2340      	movs	r3, #64	; 0x40
 800337e:	e006      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003380:	2301      	movs	r3, #1
 8003382:	e004      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003384:	2301      	movs	r3, #1
 8003386:	e002      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8003388:	2301      	movs	r3, #1
 800338a:	e000      	b.n	800338e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 800338c:	2301      	movs	r3, #1
 800338e:	4a29      	ldr	r2, [pc, #164]	; (8003434 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8003390:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 0216 	orr.w	r2, r2, #22
 80033a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	695a      	ldr	r2, [r3, #20]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d103      	bne.n	80033c2 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d007      	beq.n	80033d2 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0208 	orr.w	r2, r2, #8
 80033d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0201 	orr.w	r2, r2, #1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e005      	b.n	80033f0 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033ec:	2302      	movs	r3, #2
 80033ee:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 80033f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40026400 	.word	0x40026400
 8003400:	40026058 	.word	0x40026058
 8003404:	40026010 	.word	0x40026010
 8003408:	40026410 	.word	0x40026410
 800340c:	40026070 	.word	0x40026070
 8003410:	40026470 	.word	0x40026470
 8003414:	40026028 	.word	0x40026028
 8003418:	40026428 	.word	0x40026428
 800341c:	40026088 	.word	0x40026088
 8003420:	40026488 	.word	0x40026488
 8003424:	40026040 	.word	0x40026040
 8003428:	40026440 	.word	0x40026440
 800342c:	400260a0 	.word	0x400260a0
 8003430:	400264a0 	.word	0x400264a0
 8003434:	40026000 	.word	0x40026000

08003438 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	4613      	mov	r3, r2
 8003444:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d104      	bne.n	8003456 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	60da      	str	r2, [r3, #12]
 8003454:	e003      	b.n	800345e <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
 8003478:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b40      	cmp	r3, #64	; 0x40
 8003488:	d108      	bne.n	800349c <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800349a:	e007      	b.n	80034ac <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	60da      	str	r2, [r3, #12]
}
 80034ac:	bf00      	nop
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b089      	sub	sp, #36	; 0x24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
 80034d2:	e16b      	b.n	80037ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034d4:	2201      	movs	r2, #1
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4013      	ands	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	f040 815a 	bne.w	80037a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d005      	beq.n	800350a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003506:	2b02      	cmp	r3, #2
 8003508:	d130      	bne.n	800356c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	2203      	movs	r2, #3
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43db      	mvns	r3, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4013      	ands	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003540:	2201      	movs	r2, #1
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	091b      	lsrs	r3, r3, #4
 8003556:	f003 0201 	and.w	r2, r3, #1
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b03      	cmp	r3, #3
 8003576:	d017      	beq.n	80035a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	2203      	movs	r2, #3
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4313      	orrs	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 0303 	and.w	r3, r3, #3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d123      	bne.n	80035fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	08da      	lsrs	r2, r3, #3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3208      	adds	r2, #8
 80035bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	220f      	movs	r2, #15
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	43db      	mvns	r3, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	691a      	ldr	r2, [r3, #16]
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	08da      	lsrs	r2, r3, #3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	3208      	adds	r2, #8
 80035f6:	69b9      	ldr	r1, [r7, #24]
 80035f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	2203      	movs	r2, #3
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 0203 	and.w	r2, r3, #3
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 80b4 	beq.w	80037a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	4b60      	ldr	r3, [pc, #384]	; (80037c4 <HAL_GPIO_Init+0x30c>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	4a5f      	ldr	r2, [pc, #380]	; (80037c4 <HAL_GPIO_Init+0x30c>)
 8003648:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800364c:	6453      	str	r3, [r2, #68]	; 0x44
 800364e:	4b5d      	ldr	r3, [pc, #372]	; (80037c4 <HAL_GPIO_Init+0x30c>)
 8003650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003652:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800365a:	4a5b      	ldr	r2, [pc, #364]	; (80037c8 <HAL_GPIO_Init+0x310>)
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	089b      	lsrs	r3, r3, #2
 8003660:	3302      	adds	r3, #2
 8003662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003666:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	220f      	movs	r2, #15
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43db      	mvns	r3, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4013      	ands	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a52      	ldr	r2, [pc, #328]	; (80037cc <HAL_GPIO_Init+0x314>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d02b      	beq.n	80036de <HAL_GPIO_Init+0x226>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a51      	ldr	r2, [pc, #324]	; (80037d0 <HAL_GPIO_Init+0x318>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d025      	beq.n	80036da <HAL_GPIO_Init+0x222>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a50      	ldr	r2, [pc, #320]	; (80037d4 <HAL_GPIO_Init+0x31c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d01f      	beq.n	80036d6 <HAL_GPIO_Init+0x21e>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a4f      	ldr	r2, [pc, #316]	; (80037d8 <HAL_GPIO_Init+0x320>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d019      	beq.n	80036d2 <HAL_GPIO_Init+0x21a>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a4e      	ldr	r2, [pc, #312]	; (80037dc <HAL_GPIO_Init+0x324>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d013      	beq.n	80036ce <HAL_GPIO_Init+0x216>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a4d      	ldr	r2, [pc, #308]	; (80037e0 <HAL_GPIO_Init+0x328>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d00d      	beq.n	80036ca <HAL_GPIO_Init+0x212>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a4c      	ldr	r2, [pc, #304]	; (80037e4 <HAL_GPIO_Init+0x32c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d007      	beq.n	80036c6 <HAL_GPIO_Init+0x20e>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a4b      	ldr	r2, [pc, #300]	; (80037e8 <HAL_GPIO_Init+0x330>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d101      	bne.n	80036c2 <HAL_GPIO_Init+0x20a>
 80036be:	2307      	movs	r3, #7
 80036c0:	e00e      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036c2:	2308      	movs	r3, #8
 80036c4:	e00c      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036c6:	2306      	movs	r3, #6
 80036c8:	e00a      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036ca:	2305      	movs	r3, #5
 80036cc:	e008      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036ce:	2304      	movs	r3, #4
 80036d0:	e006      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036d2:	2303      	movs	r3, #3
 80036d4:	e004      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036d6:	2302      	movs	r3, #2
 80036d8:	e002      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_GPIO_Init+0x228>
 80036de:	2300      	movs	r3, #0
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	f002 0203 	and.w	r2, r2, #3
 80036e6:	0092      	lsls	r2, r2, #2
 80036e8:	4093      	lsls	r3, r2
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036f0:	4935      	ldr	r1, [pc, #212]	; (80037c8 <HAL_GPIO_Init+0x310>)
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	3302      	adds	r3, #2
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036fe:	4b3b      	ldr	r3, [pc, #236]	; (80037ec <HAL_GPIO_Init+0x334>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003722:	4a32      	ldr	r2, [pc, #200]	; (80037ec <HAL_GPIO_Init+0x334>)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003728:	4b30      	ldr	r3, [pc, #192]	; (80037ec <HAL_GPIO_Init+0x334>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800374c:	4a27      	ldr	r2, [pc, #156]	; (80037ec <HAL_GPIO_Init+0x334>)
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003752:	4b26      	ldr	r3, [pc, #152]	; (80037ec <HAL_GPIO_Init+0x334>)
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	43db      	mvns	r3, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4013      	ands	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003776:	4a1d      	ldr	r2, [pc, #116]	; (80037ec <HAL_GPIO_Init+0x334>)
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800377c:	4b1b      	ldr	r3, [pc, #108]	; (80037ec <HAL_GPIO_Init+0x334>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	43db      	mvns	r3, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4013      	ands	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037a0:	4a12      	ldr	r2, [pc, #72]	; (80037ec <HAL_GPIO_Init+0x334>)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3301      	adds	r3, #1
 80037aa:	61fb      	str	r3, [r7, #28]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b0f      	cmp	r3, #15
 80037b0:	f67f ae90 	bls.w	80034d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	3724      	adds	r7, #36	; 0x24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40013800 	.word	0x40013800
 80037cc:	40020000 	.word	0x40020000
 80037d0:	40020400 	.word	0x40020400
 80037d4:	40020800 	.word	0x40020800
 80037d8:	40020c00 	.word	0x40020c00
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40021400 	.word	0x40021400
 80037e4:	40021800 	.word	0x40021800
 80037e8:	40021c00 	.word	0x40021c00
 80037ec:	40013c00 	.word	0x40013c00

080037f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	460b      	mov	r3, r1
 80037fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	887b      	ldrh	r3, [r7, #2]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e001      	b.n	8003812 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003812:	7bfb      	ldrb	r3, [r7, #15]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	807b      	strh	r3, [r7, #2]
 800382c:	4613      	mov	r3, r2
 800382e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003830:	787b      	ldrb	r3, [r7, #1]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003836:	887a      	ldrh	r2, [r7, #2]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800383c:	e003      	b.n	8003846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800383e:	887b      	ldrh	r3, [r7, #2]
 8003840:	041a      	lsls	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	619a      	str	r2, [r3, #24]
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
	...

08003854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e12b      	b.n	8003abe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d106      	bne.n	8003880 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7fd fa4e 	bl	8000d1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2224      	movs	r2, #36	; 0x24
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0201 	bic.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038b8:	f001 fbfa 	bl	80050b0 <HAL_RCC_GetPCLK1Freq>
 80038bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	4a81      	ldr	r2, [pc, #516]	; (8003ac8 <HAL_I2C_Init+0x274>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d807      	bhi.n	80038d8 <HAL_I2C_Init+0x84>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4a80      	ldr	r2, [pc, #512]	; (8003acc <HAL_I2C_Init+0x278>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	bf94      	ite	ls
 80038d0:	2301      	movls	r3, #1
 80038d2:	2300      	movhi	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	e006      	b.n	80038e6 <HAL_I2C_Init+0x92>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4a7d      	ldr	r2, [pc, #500]	; (8003ad0 <HAL_I2C_Init+0x27c>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	bf94      	ite	ls
 80038e0:	2301      	movls	r3, #1
 80038e2:	2300      	movhi	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e0e7      	b.n	8003abe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4a78      	ldr	r2, [pc, #480]	; (8003ad4 <HAL_I2C_Init+0x280>)
 80038f2:	fba2 2303 	umull	r2, r3, r2, r3
 80038f6:	0c9b      	lsrs	r3, r3, #18
 80038f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68ba      	ldr	r2, [r7, #8]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	4a6a      	ldr	r2, [pc, #424]	; (8003ac8 <HAL_I2C_Init+0x274>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d802      	bhi.n	8003928 <HAL_I2C_Init+0xd4>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	3301      	adds	r3, #1
 8003926:	e009      	b.n	800393c <HAL_I2C_Init+0xe8>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800392e:	fb02 f303 	mul.w	r3, r2, r3
 8003932:	4a69      	ldr	r2, [pc, #420]	; (8003ad8 <HAL_I2C_Init+0x284>)
 8003934:	fba2 2303 	umull	r2, r3, r2, r3
 8003938:	099b      	lsrs	r3, r3, #6
 800393a:	3301      	adds	r3, #1
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	6812      	ldr	r2, [r2, #0]
 8003940:	430b      	orrs	r3, r1
 8003942:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800394e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	495c      	ldr	r1, [pc, #368]	; (8003ac8 <HAL_I2C_Init+0x274>)
 8003958:	428b      	cmp	r3, r1
 800395a:	d819      	bhi.n	8003990 <HAL_I2C_Init+0x13c>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	1e59      	subs	r1, r3, #1
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	fbb1 f3f3 	udiv	r3, r1, r3
 800396a:	1c59      	adds	r1, r3, #1
 800396c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003970:	400b      	ands	r3, r1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00a      	beq.n	800398c <HAL_I2C_Init+0x138>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	1e59      	subs	r1, r3, #1
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	fbb1 f3f3 	udiv	r3, r1, r3
 8003984:	3301      	adds	r3, #1
 8003986:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800398a:	e051      	b.n	8003a30 <HAL_I2C_Init+0x1dc>
 800398c:	2304      	movs	r3, #4
 800398e:	e04f      	b.n	8003a30 <HAL_I2C_Init+0x1dc>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d111      	bne.n	80039bc <HAL_I2C_Init+0x168>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1e58      	subs	r0, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6859      	ldr	r1, [r3, #4]
 80039a0:	460b      	mov	r3, r1
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	440b      	add	r3, r1
 80039a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039aa:	3301      	adds	r3, #1
 80039ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	bf0c      	ite	eq
 80039b4:	2301      	moveq	r3, #1
 80039b6:	2300      	movne	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	e012      	b.n	80039e2 <HAL_I2C_Init+0x18e>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	1e58      	subs	r0, r3, #1
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6859      	ldr	r1, [r3, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	0099      	lsls	r1, r3, #2
 80039cc:	440b      	add	r3, r1
 80039ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d2:	3301      	adds	r3, #1
 80039d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d8:	2b00      	cmp	r3, #0
 80039da:	bf0c      	ite	eq
 80039dc:	2301      	moveq	r3, #1
 80039de:	2300      	movne	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_I2C_Init+0x196>
 80039e6:	2301      	movs	r3, #1
 80039e8:	e022      	b.n	8003a30 <HAL_I2C_Init+0x1dc>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10e      	bne.n	8003a10 <HAL_I2C_Init+0x1bc>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	1e58      	subs	r0, r3, #1
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6859      	ldr	r1, [r3, #4]
 80039fa:	460b      	mov	r3, r1
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	440b      	add	r3, r1
 8003a00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a04:	3301      	adds	r3, #1
 8003a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a0e:	e00f      	b.n	8003a30 <HAL_I2C_Init+0x1dc>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1e58      	subs	r0, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6859      	ldr	r1, [r3, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	0099      	lsls	r1, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a26:	3301      	adds	r3, #1
 8003a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	6809      	ldr	r1, [r1, #0]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69da      	ldr	r2, [r3, #28]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a5e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6911      	ldr	r1, [r2, #16]
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	68d2      	ldr	r2, [r2, #12]
 8003a6a:	4311      	orrs	r1, r2
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	430b      	orrs	r3, r1
 8003a72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695a      	ldr	r2, [r3, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	000186a0 	.word	0x000186a0
 8003acc:	001e847f 	.word	0x001e847f
 8003ad0:	003d08ff 	.word	0x003d08ff
 8003ad4:	431bde83 	.word	0x431bde83
 8003ad8:	10624dd3 	.word	0x10624dd3

08003adc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b088      	sub	sp, #32
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	607a      	str	r2, [r7, #4]
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	460b      	mov	r3, r1
 8003aea:	817b      	strh	r3, [r7, #10]
 8003aec:	4613      	mov	r3, r2
 8003aee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003af0:	f7fd fb56 	bl	80011a0 <HAL_GetTick>
 8003af4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b20      	cmp	r3, #32
 8003b00:	f040 80e0 	bne.w	8003cc4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	2319      	movs	r3, #25
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4970      	ldr	r1, [pc, #448]	; (8003cd0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 fc58 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	e0d3      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d101      	bne.n	8003b2c <HAL_I2C_Master_Transmit+0x50>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e0cc      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d007      	beq.n	8003b52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f042 0201 	orr.w	r2, r2, #1
 8003b50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2221      	movs	r2, #33	; 0x21
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2210      	movs	r2, #16
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	893a      	ldrh	r2, [r7, #8]
 8003b82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4a50      	ldr	r2, [pc, #320]	; (8003cd4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b92:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b94:	8979      	ldrh	r1, [r7, #10]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	6a3a      	ldr	r2, [r7, #32]
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 fac2 	bl	8004124 <I2C_MasterRequestWrite>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e08d      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	613b      	str	r3, [r7, #16]
 8003bbe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003bc0:	e066      	b.n	8003c90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	6a39      	ldr	r1, [r7, #32]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fcd2 	bl	8004570 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d107      	bne.n	8003bea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e06b      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	781a      	ldrb	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d11b      	bne.n	8003c64 <HAL_I2C_Master_Transmit+0x188>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d017      	beq.n	8003c64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c38:	781a      	ldrb	r2, [r3, #0]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	6a39      	ldr	r1, [r7, #32]
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 fcc2 	bl	80045f2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00d      	beq.n	8003c90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d107      	bne.n	8003c8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e01a      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d194      	bne.n	8003bc2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2220      	movs	r2, #32
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e000      	b.n	8003cc6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003cc4:	2302      	movs	r3, #2
  }
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	00100002 	.word	0x00100002
 8003cd4:	ffff0000 	.word	0xffff0000

08003cd8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08c      	sub	sp, #48	; 0x30
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	607a      	str	r2, [r7, #4]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	817b      	strh	r3, [r7, #10]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cec:	f7fd fa58 	bl	80011a0 <HAL_GetTick>
 8003cf0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b20      	cmp	r3, #32
 8003cfc:	f040 820b 	bne.w	8004116 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	2319      	movs	r3, #25
 8003d06:	2201      	movs	r2, #1
 8003d08:	497c      	ldr	r1, [pc, #496]	; (8003efc <HAL_I2C_Master_Receive+0x224>)
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f000 fb5a 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003d16:	2302      	movs	r3, #2
 8003d18:	e1fe      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d101      	bne.n	8003d28 <HAL_I2C_Master_Receive+0x50>
 8003d24:	2302      	movs	r3, #2
 8003d26:	e1f7      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d007      	beq.n	8003d4e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0201 	orr.w	r2, r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2222      	movs	r2, #34	; 0x22
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2210      	movs	r2, #16
 8003d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	893a      	ldrh	r2, [r7, #8]
 8003d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4a5c      	ldr	r2, [pc, #368]	; (8003f00 <HAL_I2C_Master_Receive+0x228>)
 8003d8e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d90:	8979      	ldrh	r1, [r7, #10]
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fa46 	bl	8004228 <I2C_MasterRequestRead>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e1b8      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d113      	bne.n	8003dd6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dae:	2300      	movs	r3, #0
 8003db0:	623b      	str	r3, [r7, #32]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	623b      	str	r3, [r7, #32]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	623b      	str	r3, [r7, #32]
 8003dc2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	e18c      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d11b      	bne.n	8003e16 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e16c      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d11b      	bne.n	8003e56 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e2c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61bb      	str	r3, [r7, #24]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	61bb      	str	r3, [r7, #24]
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	e14c      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e66:	2300      	movs	r3, #0
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	617b      	str	r3, [r7, #20]
 8003e7a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e7c:	e138      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e82:	2b03      	cmp	r3, #3
 8003e84:	f200 80f1 	bhi.w	800406a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d123      	bne.n	8003ed8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fbed 	bl	8004674 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e139      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	691a      	ldr	r2, [r3, #16]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eae:	b2d2      	uxtb	r2, r2
 8003eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ed6:	e10b      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d14e      	bne.n	8003f7e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	4906      	ldr	r1, [pc, #24]	; (8003f04 <HAL_I2C_Master_Receive+0x22c>)
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 fa6a 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d008      	beq.n	8003f08 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e10e      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
 8003efa:	bf00      	nop
 8003efc:	00100002 	.word	0x00100002
 8003f00:	ffff0000 	.word	0xffff0000
 8003f04:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	1c5a      	adds	r2, r3, #1
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	3b01      	subs	r3, #1
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	691a      	ldr	r2, [r3, #16]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f66:	3b01      	subs	r3, #1
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f7c:	e0b8      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f84:	2200      	movs	r2, #0
 8003f86:	4966      	ldr	r1, [pc, #408]	; (8004120 <HAL_I2C_Master_Receive+0x448>)
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 fa1b 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e0bf      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fa6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	494f      	ldr	r1, [pc, #316]	; (8004120 <HAL_I2C_Master_Receive+0x448>)
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 f9ed 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e091      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004002:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	691a      	ldr	r2, [r3, #16]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004052:	3b01      	subs	r3, #1
 8004054:	b29a      	uxth	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800405e:	b29b      	uxth	r3, r3
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004068:	e042      	b.n	80040f0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800406a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800406c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fb00 	bl	8004674 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d001      	beq.n	800407e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e04c      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0304 	and.w	r3, r3, #4
 80040ba:	2b04      	cmp	r3, #4
 80040bc:	d118      	bne.n	80040f0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	691a      	ldr	r2, [r3, #16]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	3b01      	subs	r3, #1
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f47f aec2 	bne.w	8003e7e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2220      	movs	r2, #32
 80040fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004112:	2300      	movs	r3, #0
 8004114:	e000      	b.n	8004118 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004116:	2302      	movs	r3, #2
  }
}
 8004118:	4618      	mov	r0, r3
 800411a:	3728      	adds	r7, #40	; 0x28
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	00010004 	.word	0x00010004

08004124 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af02      	add	r7, sp, #8
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	460b      	mov	r3, r1
 8004132:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004138:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b08      	cmp	r3, #8
 800413e:	d006      	beq.n	800414e <I2C_MasterRequestWrite+0x2a>
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d003      	beq.n	800414e <I2C_MasterRequestWrite+0x2a>
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800414c:	d108      	bne.n	8004160 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	e00b      	b.n	8004178 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004164:	2b12      	cmp	r3, #18
 8004166:	d107      	bne.n	8004178 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004176:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 f91d 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00d      	beq.n	80041ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800419e:	d103      	bne.n	80041a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e035      	b.n	8004218 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041b4:	d108      	bne.n	80041c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041b6:	897b      	ldrh	r3, [r7, #10]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	461a      	mov	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041c4:	611a      	str	r2, [r3, #16]
 80041c6:	e01b      	b.n	8004200 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80041c8:	897b      	ldrh	r3, [r7, #10]
 80041ca:	11db      	asrs	r3, r3, #7
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	f003 0306 	and.w	r3, r3, #6
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	f063 030f 	orn	r3, r3, #15
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	490e      	ldr	r1, [pc, #56]	; (8004220 <I2C_MasterRequestWrite+0xfc>)
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 f943 	bl	8004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e010      	b.n	8004218 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80041f6:	897b      	ldrh	r3, [r7, #10]
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	4907      	ldr	r1, [pc, #28]	; (8004224 <I2C_MasterRequestWrite+0x100>)
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 f933 	bl	8004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	00010008 	.word	0x00010008
 8004224:	00010002 	.word	0x00010002

08004228 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af02      	add	r7, sp, #8
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	607a      	str	r2, [r7, #4]
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	460b      	mov	r3, r1
 8004236:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800424c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d006      	beq.n	8004262 <I2C_MasterRequestRead+0x3a>
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d003      	beq.n	8004262 <I2C_MasterRequestRead+0x3a>
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004260:	d108      	bne.n	8004274 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e00b      	b.n	800428c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004278:	2b11      	cmp	r3, #17
 800427a:	d107      	bne.n	800428c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800428a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	9300      	str	r3, [sp, #0]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 f893 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00d      	beq.n	80042c0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042b2:	d103      	bne.n	80042bc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e079      	b.n	80043b4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042c8:	d108      	bne.n	80042dc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042ca:	897b      	ldrh	r3, [r7, #10]
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	611a      	str	r2, [r3, #16]
 80042da:	e05f      	b.n	800439c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80042dc:	897b      	ldrh	r3, [r7, #10]
 80042de:	11db      	asrs	r3, r3, #7
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	f003 0306 	and.w	r3, r3, #6
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	f063 030f 	orn	r3, r3, #15
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	4930      	ldr	r1, [pc, #192]	; (80043bc <I2C_MasterRequestRead+0x194>)
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f8b9 	bl	8004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e054      	b.n	80043b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	b2da      	uxtb	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	4929      	ldr	r1, [pc, #164]	; (80043c0 <I2C_MasterRequestRead+0x198>)
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 f8a9 	bl	8004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e044      	b.n	80043b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800432a:	2300      	movs	r3, #0
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	613b      	str	r3, [r7, #16]
 800433e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800434e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f831 	bl	80043c4 <I2C_WaitOnFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00d      	beq.n	8004384 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004376:	d103      	bne.n	8004380 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e017      	b.n	80043b4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004384:	897b      	ldrh	r3, [r7, #10]
 8004386:	11db      	asrs	r3, r3, #7
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f003 0306 	and.w	r3, r3, #6
 800438e:	b2db      	uxtb	r3, r3
 8004390:	f063 030e 	orn	r3, r3, #14
 8004394:	b2da      	uxtb	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	4907      	ldr	r1, [pc, #28]	; (80043c0 <I2C_MasterRequestRead+0x198>)
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f865 	bl	8004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	00010008 	.word	0x00010008
 80043c0:	00010002 	.word	0x00010002

080043c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043d4:	e025      	b.n	8004422 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d021      	beq.n	8004422 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043de:	f7fc fedf 	bl	80011a0 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d302      	bcc.n	80043f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d116      	bne.n	8004422 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	f043 0220 	orr.w	r2, r3, #32
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e023      	b.n	800446a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	0c1b      	lsrs	r3, r3, #16
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d10d      	bne.n	8004448 <I2C_WaitOnFlagUntilTimeout+0x84>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	43da      	mvns	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4013      	ands	r3, r2
 8004438:	b29b      	uxth	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	bf0c      	ite	eq
 800443e:	2301      	moveq	r3, #1
 8004440:	2300      	movne	r3, #0
 8004442:	b2db      	uxtb	r3, r3
 8004444:	461a      	mov	r2, r3
 8004446:	e00c      	b.n	8004462 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	43da      	mvns	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4013      	ands	r3, r2
 8004454:	b29b      	uxth	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	bf0c      	ite	eq
 800445a:	2301      	moveq	r3, #1
 800445c:	2300      	movne	r3, #0
 800445e:	b2db      	uxtb	r3, r3
 8004460:	461a      	mov	r2, r3
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	429a      	cmp	r2, r3
 8004466:	d0b6      	beq.n	80043d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	60b9      	str	r1, [r7, #8]
 800447c:	607a      	str	r2, [r7, #4]
 800447e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004480:	e051      	b.n	8004526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800448c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004490:	d123      	bne.n	80044da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2220      	movs	r2, #32
 80044b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	f043 0204 	orr.w	r2, r3, #4
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e046      	b.n	8004568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e0:	d021      	beq.n	8004526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e2:	f7fc fe5d 	bl	80011a0 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d302      	bcc.n	80044f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d116      	bne.n	8004526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2220      	movs	r2, #32
 8004502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	f043 0220 	orr.w	r2, r3, #32
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e020      	b.n	8004568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	0c1b      	lsrs	r3, r3, #16
 800452a:	b2db      	uxtb	r3, r3
 800452c:	2b01      	cmp	r3, #1
 800452e:	d10c      	bne.n	800454a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	43da      	mvns	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	4013      	ands	r3, r2
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	bf14      	ite	ne
 8004542:	2301      	movne	r3, #1
 8004544:	2300      	moveq	r3, #0
 8004546:	b2db      	uxtb	r3, r3
 8004548:	e00b      	b.n	8004562 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	43da      	mvns	r2, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	4013      	ands	r3, r2
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	bf14      	ite	ne
 800455c:	2301      	movne	r3, #1
 800455e:	2300      	moveq	r3, #0
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d18d      	bne.n	8004482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800457c:	e02d      	b.n	80045da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 f8ce 	bl	8004720 <I2C_IsAcknowledgeFailed>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e02d      	b.n	80045ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004594:	d021      	beq.n	80045da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004596:	f7fc fe03 	bl	80011a0 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d302      	bcc.n	80045ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d116      	bne.n	80045da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c6:	f043 0220 	orr.w	r2, r3, #32
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e007      	b.n	80045ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e4:	2b80      	cmp	r3, #128	; 0x80
 80045e6:	d1ca      	bne.n	800457e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b084      	sub	sp, #16
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	60f8      	str	r0, [r7, #12]
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045fe:	e02d      	b.n	800465c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 f88d 	bl	8004720 <I2C_IsAcknowledgeFailed>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e02d      	b.n	800466c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004616:	d021      	beq.n	800465c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004618:	f7fc fdc2 	bl	80011a0 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	429a      	cmp	r2, r3
 8004626:	d302      	bcc.n	800462e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d116      	bne.n	800465c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004648:	f043 0220 	orr.w	r2, r3, #32
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e007      	b.n	800466c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	f003 0304 	and.w	r3, r3, #4
 8004666:	2b04      	cmp	r3, #4
 8004668:	d1ca      	bne.n	8004600 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004680:	e042      	b.n	8004708 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	f003 0310 	and.w	r3, r3, #16
 800468c:	2b10      	cmp	r3, #16
 800468e:	d119      	bne.n	80046c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f06f 0210 	mvn.w	r2, #16
 8004698:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e029      	b.n	8004718 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046c4:	f7fc fd6c 	bl	80011a0 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d302      	bcc.n	80046da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d116      	bne.n	8004708 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	f043 0220 	orr.w	r2, r3, #32
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e007      	b.n	8004718 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004712:	2b40      	cmp	r3, #64	; 0x40
 8004714:	d1b5      	bne.n	8004682 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004736:	d11b      	bne.n	8004770 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004740:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	f043 0204 	orr.w	r2, r3, #4
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e000      	b.n	8004772 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e267      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d075      	beq.n	800488a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800479e:	4b88      	ldr	r3, [pc, #544]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 030c 	and.w	r3, r3, #12
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d00c      	beq.n	80047c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047aa:	4b85      	ldr	r3, [pc, #532]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047b2:	2b08      	cmp	r3, #8
 80047b4:	d112      	bne.n	80047dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047b6:	4b82      	ldr	r3, [pc, #520]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047c2:	d10b      	bne.n	80047dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c4:	4b7e      	ldr	r3, [pc, #504]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d05b      	beq.n	8004888 <HAL_RCC_OscConfig+0x108>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d157      	bne.n	8004888 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e242      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e4:	d106      	bne.n	80047f4 <HAL_RCC_OscConfig+0x74>
 80047e6:	4b76      	ldr	r3, [pc, #472]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a75      	ldr	r2, [pc, #468]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80047ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	e01d      	b.n	8004830 <HAL_RCC_OscConfig+0xb0>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047fc:	d10c      	bne.n	8004818 <HAL_RCC_OscConfig+0x98>
 80047fe:	4b70      	ldr	r3, [pc, #448]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a6f      	ldr	r2, [pc, #444]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004808:	6013      	str	r3, [r2, #0]
 800480a:	4b6d      	ldr	r3, [pc, #436]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a6c      	ldr	r2, [pc, #432]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	e00b      	b.n	8004830 <HAL_RCC_OscConfig+0xb0>
 8004818:	4b69      	ldr	r3, [pc, #420]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a68      	ldr	r2, [pc, #416]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800481e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004822:	6013      	str	r3, [r2, #0]
 8004824:	4b66      	ldr	r3, [pc, #408]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a65      	ldr	r2, [pc, #404]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800482a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800482e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d013      	beq.n	8004860 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004838:	f7fc fcb2 	bl	80011a0 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483e:	e008      	b.n	8004852 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004840:	f7fc fcae 	bl	80011a0 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b64      	cmp	r3, #100	; 0x64
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e207      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004852:	4b5b      	ldr	r3, [pc, #364]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d0f0      	beq.n	8004840 <HAL_RCC_OscConfig+0xc0>
 800485e:	e014      	b.n	800488a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fc fc9e 	bl	80011a0 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004868:	f7fc fc9a 	bl	80011a0 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b64      	cmp	r3, #100	; 0x64
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e1f3      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487a:	4b51      	ldr	r3, [pc, #324]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0xe8>
 8004886:	e000      	b.n	800488a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d063      	beq.n	800495e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004896:	4b4a      	ldr	r3, [pc, #296]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f003 030c 	and.w	r3, r3, #12
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00b      	beq.n	80048ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048a2:	4b47      	ldr	r3, [pc, #284]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048aa:	2b08      	cmp	r3, #8
 80048ac:	d11c      	bne.n	80048e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ae:	4b44      	ldr	r3, [pc, #272]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d116      	bne.n	80048e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ba:	4b41      	ldr	r3, [pc, #260]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d005      	beq.n	80048d2 <HAL_RCC_OscConfig+0x152>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d001      	beq.n	80048d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e1c7      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d2:	4b3b      	ldr	r3, [pc, #236]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	4937      	ldr	r1, [pc, #220]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e6:	e03a      	b.n	800495e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d020      	beq.n	8004932 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f0:	4b34      	ldr	r3, [pc, #208]	; (80049c4 <HAL_RCC_OscConfig+0x244>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f6:	f7fc fc53 	bl	80011a0 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048fe:	f7fc fc4f 	bl	80011a0 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e1a8      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004910:	4b2b      	ldr	r3, [pc, #172]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800491c:	4b28      	ldr	r3, [pc, #160]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	4925      	ldr	r1, [pc, #148]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 800492c:	4313      	orrs	r3, r2
 800492e:	600b      	str	r3, [r1, #0]
 8004930:	e015      	b.n	800495e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004932:	4b24      	ldr	r3, [pc, #144]	; (80049c4 <HAL_RCC_OscConfig+0x244>)
 8004934:	2200      	movs	r2, #0
 8004936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004938:	f7fc fc32 	bl	80011a0 <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004940:	f7fc fc2e 	bl	80011a0 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e187      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004952:	4b1b      	ldr	r3, [pc, #108]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1f0      	bne.n	8004940 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d036      	beq.n	80049d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d016      	beq.n	80049a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004972:	4b15      	ldr	r3, [pc, #84]	; (80049c8 <HAL_RCC_OscConfig+0x248>)
 8004974:	2201      	movs	r2, #1
 8004976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fc fc12 	bl	80011a0 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004980:	f7fc fc0e 	bl	80011a0 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e167      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004992:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <HAL_RCC_OscConfig+0x240>)
 8004994:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0f0      	beq.n	8004980 <HAL_RCC_OscConfig+0x200>
 800499e:	e01b      	b.n	80049d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a0:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <HAL_RCC_OscConfig+0x248>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049a6:	f7fc fbfb 	bl	80011a0 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ac:	e00e      	b.n	80049cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049ae:	f7fc fbf7 	bl	80011a0 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d907      	bls.n	80049cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e150      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
 80049c0:	40023800 	.word	0x40023800
 80049c4:	42470000 	.word	0x42470000
 80049c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049cc:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 80049ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1ea      	bne.n	80049ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0304 	and.w	r3, r3, #4
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 8097 	beq.w	8004b14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e6:	2300      	movs	r3, #0
 80049e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ea:	4b81      	ldr	r3, [pc, #516]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10f      	bne.n	8004a16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	2300      	movs	r3, #0
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	4b7d      	ldr	r3, [pc, #500]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 80049fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fe:	4a7c      	ldr	r2, [pc, #496]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a04:	6413      	str	r3, [r2, #64]	; 0x40
 8004a06:	4b7a      	ldr	r3, [pc, #488]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0e:	60bb      	str	r3, [r7, #8]
 8004a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a12:	2301      	movs	r3, #1
 8004a14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a16:	4b77      	ldr	r3, [pc, #476]	; (8004bf4 <HAL_RCC_OscConfig+0x474>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d118      	bne.n	8004a54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a22:	4b74      	ldr	r3, [pc, #464]	; (8004bf4 <HAL_RCC_OscConfig+0x474>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a73      	ldr	r2, [pc, #460]	; (8004bf4 <HAL_RCC_OscConfig+0x474>)
 8004a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7fc fbb7 	bl	80011a0 <HAL_GetTick>
 8004a32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a36:	f7fc fbb3 	bl	80011a0 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e10c      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a48:	4b6a      	ldr	r3, [pc, #424]	; (8004bf4 <HAL_RCC_OscConfig+0x474>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d0f0      	beq.n	8004a36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d106      	bne.n	8004a6a <HAL_RCC_OscConfig+0x2ea>
 8004a5c:	4b64      	ldr	r3, [pc, #400]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a60:	4a63      	ldr	r2, [pc, #396]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a62:	f043 0301 	orr.w	r3, r3, #1
 8004a66:	6713      	str	r3, [r2, #112]	; 0x70
 8004a68:	e01c      	b.n	8004aa4 <HAL_RCC_OscConfig+0x324>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b05      	cmp	r3, #5
 8004a70:	d10c      	bne.n	8004a8c <HAL_RCC_OscConfig+0x30c>
 8004a72:	4b5f      	ldr	r3, [pc, #380]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a76:	4a5e      	ldr	r2, [pc, #376]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a78:	f043 0304 	orr.w	r3, r3, #4
 8004a7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a7e:	4b5c      	ldr	r3, [pc, #368]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a82:	4a5b      	ldr	r2, [pc, #364]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a84:	f043 0301 	orr.w	r3, r3, #1
 8004a88:	6713      	str	r3, [r2, #112]	; 0x70
 8004a8a:	e00b      	b.n	8004aa4 <HAL_RCC_OscConfig+0x324>
 8004a8c:	4b58      	ldr	r3, [pc, #352]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a90:	4a57      	ldr	r2, [pc, #348]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a92:	f023 0301 	bic.w	r3, r3, #1
 8004a96:	6713      	str	r3, [r2, #112]	; 0x70
 8004a98:	4b55      	ldr	r3, [pc, #340]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a9c:	4a54      	ldr	r2, [pc, #336]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004a9e:	f023 0304 	bic.w	r3, r3, #4
 8004aa2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d015      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aac:	f7fc fb78 	bl	80011a0 <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab2:	e00a      	b.n	8004aca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ab4:	f7fc fb74 	bl	80011a0 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d901      	bls.n	8004aca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e0cb      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aca:	4b49      	ldr	r3, [pc, #292]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0ee      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x334>
 8004ad6:	e014      	b.n	8004b02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad8:	f7fc fb62 	bl	80011a0 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ade:	e00a      	b.n	8004af6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ae0:	f7fc fb5e 	bl	80011a0 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e0b5      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004af6:	4b3e      	ldr	r3, [pc, #248]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1ee      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b02:	7dfb      	ldrb	r3, [r7, #23]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d105      	bne.n	8004b14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b08:	4b39      	ldr	r3, [pc, #228]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0c:	4a38      	ldr	r2, [pc, #224]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004b0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 80a1 	beq.w	8004c60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b1e:	4b34      	ldr	r3, [pc, #208]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 030c 	and.w	r3, r3, #12
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d05c      	beq.n	8004be4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d141      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b32:	4b31      	ldr	r3, [pc, #196]	; (8004bf8 <HAL_RCC_OscConfig+0x478>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b38:	f7fc fb32 	bl	80011a0 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b40:	f7fc fb2e 	bl	80011a0 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e087      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b52:	4b27      	ldr	r3, [pc, #156]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f0      	bne.n	8004b40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69da      	ldr	r2, [r3, #28]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6c:	019b      	lsls	r3, r3, #6
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b74:	085b      	lsrs	r3, r3, #1
 8004b76:	3b01      	subs	r3, #1
 8004b78:	041b      	lsls	r3, r3, #16
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b80:	061b      	lsls	r3, r3, #24
 8004b82:	491b      	ldr	r1, [pc, #108]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b88:	4b1b      	ldr	r3, [pc, #108]	; (8004bf8 <HAL_RCC_OscConfig+0x478>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b8e:	f7fc fb07 	bl	80011a0 <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b96:	f7fc fb03 	bl	80011a0 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e05c      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba8:	4b11      	ldr	r3, [pc, #68]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCC_OscConfig+0x416>
 8004bb4:	e054      	b.n	8004c60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb6:	4b10      	ldr	r3, [pc, #64]	; (8004bf8 <HAL_RCC_OscConfig+0x478>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbc:	f7fc faf0 	bl	80011a0 <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bc4:	f7fc faec 	bl	80011a0 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e045      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd6:	4b06      	ldr	r3, [pc, #24]	; (8004bf0 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x444>
 8004be2:	e03d      	b.n	8004c60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d107      	bne.n	8004bfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e038      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	40007000 	.word	0x40007000
 8004bf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bfc:	4b1b      	ldr	r3, [pc, #108]	; (8004c6c <HAL_RCC_OscConfig+0x4ec>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d028      	beq.n	8004c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d121      	bne.n	8004c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d11a      	bne.n	8004c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d111      	bne.n	8004c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c42:	085b      	lsrs	r3, r3, #1
 8004c44:	3b01      	subs	r3, #1
 8004c46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d107      	bne.n	8004c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	40023800 	.word	0x40023800

08004c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e0cc      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c84:	4b68      	ldr	r3, [pc, #416]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d90c      	bls.n	8004cac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c92:	4b65      	ldr	r3, [pc, #404]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004c94:	683a      	ldr	r2, [r7, #0]
 8004c96:	b2d2      	uxtb	r2, r2
 8004c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9a:	4b63      	ldr	r3, [pc, #396]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0b8      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d020      	beq.n	8004cfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cc4:	4b59      	ldr	r3, [pc, #356]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	4a58      	ldr	r2, [pc, #352]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0308 	and.w	r3, r3, #8
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cdc:	4b53      	ldr	r3, [pc, #332]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4a52      	ldr	r2, [pc, #328]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ce6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ce8:	4b50      	ldr	r3, [pc, #320]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	494d      	ldr	r1, [pc, #308]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d044      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d107      	bne.n	8004d1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d0e:	4b47      	ldr	r3, [pc, #284]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d119      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e07f      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d003      	beq.n	8004d2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d2a:	2b03      	cmp	r3, #3
 8004d2c:	d107      	bne.n	8004d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d2e:	4b3f      	ldr	r3, [pc, #252]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d109      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e06f      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3e:	4b3b      	ldr	r3, [pc, #236]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e067      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d4e:	4b37      	ldr	r3, [pc, #220]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f023 0203 	bic.w	r2, r3, #3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	4934      	ldr	r1, [pc, #208]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d60:	f7fc fa1e 	bl	80011a0 <HAL_GetTick>
 8004d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d66:	e00a      	b.n	8004d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d68:	f7fc fa1a 	bl	80011a0 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e04f      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d7e:	4b2b      	ldr	r3, [pc, #172]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f003 020c 	and.w	r2, r3, #12
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d1eb      	bne.n	8004d68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d90:	4b25      	ldr	r3, [pc, #148]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d20c      	bcs.n	8004db8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d9e:	4b22      	ldr	r3, [pc, #136]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	b2d2      	uxtb	r2, r2
 8004da4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da6:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <HAL_RCC_ClockConfig+0x1b8>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d001      	beq.n	8004db8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e032      	b.n	8004e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d008      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dc4:	4b19      	ldr	r3, [pc, #100]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4916      	ldr	r1, [pc, #88]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0308 	and.w	r3, r3, #8
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d009      	beq.n	8004df6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004de2:	4b12      	ldr	r3, [pc, #72]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	490e      	ldr	r1, [pc, #56]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004df6:	f000 f889 	bl	8004f0c <HAL_RCC_GetSysClockFreq>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	4b0b      	ldr	r3, [pc, #44]	; (8004e2c <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	490a      	ldr	r1, [pc, #40]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004e08:	5ccb      	ldrb	r3, [r1, r3]
 8004e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e0e:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e12:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <HAL_RCC_ClockConfig+0x1c8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fc f97e 	bl	8001118 <HAL_InitTick>

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40023c00 	.word	0x40023c00
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	08007db8 	.word	0x08007db8
 8004e34:	20000000 	.word	0x20000000
 8004e38:	20000004 	.word	0x20000004

08004e3c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08c      	sub	sp, #48	; 0x30
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d129      	bne.n	8004ea2 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	4b2b      	ldr	r3, [pc, #172]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e56:	4a2a      	ldr	r2, [pc, #168]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004e58:	f043 0301 	orr.w	r3, r3, #1
 8004e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e5e:	4b28      	ldr	r3, [pc, #160]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	61bb      	str	r3, [r7, #24]
 8004e68:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004e6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e70:	2302      	movs	r3, #2
 8004e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e74:	2303      	movs	r3, #3
 8004e76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004e80:	f107 031c 	add.w	r3, r7, #28
 8004e84:	4619      	mov	r1, r3
 8004e86:	481f      	ldr	r0, [pc, #124]	; (8004f04 <HAL_RCC_MCOConfig+0xc8>)
 8004e88:	f7fe fb16 	bl	80034b8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004e8c:	4b1c      	ldr	r3, [pc, #112]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	4919      	ldr	r1, [pc, #100]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004ea0:	e029      	b.n	8004ef6 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	617b      	str	r3, [r7, #20]
 8004ea6:	4b16      	ldr	r3, [pc, #88]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	4a15      	ldr	r2, [pc, #84]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004eac:	f043 0304 	orr.w	r3, r3, #4
 8004eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8004eb2:	4b13      	ldr	r3, [pc, #76]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	f003 0304 	and.w	r3, r3, #4
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004ebe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004ed4:	f107 031c 	add.w	r3, r7, #28
 8004ed8:	4619      	mov	r1, r3
 8004eda:	480b      	ldr	r0, [pc, #44]	; (8004f08 <HAL_RCC_MCOConfig+0xcc>)
 8004edc:	f7fe faec 	bl	80034b8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004ee0:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	00d9      	lsls	r1, r3, #3
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	430b      	orrs	r3, r1
 8004ef0:	4903      	ldr	r1, [pc, #12]	; (8004f00 <HAL_RCC_MCOConfig+0xc4>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	608b      	str	r3, [r1, #8]
}
 8004ef6:	bf00      	nop
 8004ef8:	3730      	adds	r7, #48	; 0x30
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800
 8004f04:	40020000 	.word	0x40020000
 8004f08:	40020800 	.word	0x40020800

08004f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f10:	b090      	sub	sp, #64	; 0x40
 8004f12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	637b      	str	r3, [r7, #52]	; 0x34
 8004f18:	2300      	movs	r3, #0
 8004f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f24:	4b59      	ldr	r3, [pc, #356]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f003 030c 	and.w	r3, r3, #12
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	d00d      	beq.n	8004f4c <HAL_RCC_GetSysClockFreq+0x40>
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	f200 80a1 	bhi.w	8005078 <HAL_RCC_GetSysClockFreq+0x16c>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <HAL_RCC_GetSysClockFreq+0x34>
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	d003      	beq.n	8004f46 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f3e:	e09b      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f40:	4b53      	ldr	r3, [pc, #332]	; (8005090 <HAL_RCC_GetSysClockFreq+0x184>)
 8004f42:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004f44:	e09b      	b.n	800507e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f46:	4b53      	ldr	r3, [pc, #332]	; (8005094 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f48:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004f4a:	e098      	b.n	800507e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f4c:	4b4f      	ldr	r3, [pc, #316]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f54:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f56:	4b4d      	ldr	r3, [pc, #308]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d028      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f62:	4b4a      	ldr	r3, [pc, #296]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	099b      	lsrs	r3, r3, #6
 8004f68:	2200      	movs	r2, #0
 8004f6a:	623b      	str	r3, [r7, #32]
 8004f6c:	627a      	str	r2, [r7, #36]	; 0x24
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f74:	2100      	movs	r1, #0
 8004f76:	4b47      	ldr	r3, [pc, #284]	; (8005094 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f78:	fb03 f201 	mul.w	r2, r3, r1
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	fb00 f303 	mul.w	r3, r0, r3
 8004f82:	4413      	add	r3, r2
 8004f84:	4a43      	ldr	r2, [pc, #268]	; (8005094 <HAL_RCC_GetSysClockFreq+0x188>)
 8004f86:	fba0 1202 	umull	r1, r2, r0, r2
 8004f8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f8c:	460a      	mov	r2, r1
 8004f8e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f92:	4413      	add	r3, r2
 8004f94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f98:	2200      	movs	r2, #0
 8004f9a:	61bb      	str	r3, [r7, #24]
 8004f9c:	61fa      	str	r2, [r7, #28]
 8004f9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fa2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004fa6:	f7fb f96b 	bl	8000280 <__aeabi_uldivmod>
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4613      	mov	r3, r2
 8004fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004fb2:	e053      	b.n	800505c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fb4:	4b35      	ldr	r3, [pc, #212]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	099b      	lsrs	r3, r3, #6
 8004fba:	2200      	movs	r2, #0
 8004fbc:	613b      	str	r3, [r7, #16]
 8004fbe:	617a      	str	r2, [r7, #20]
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004fc6:	f04f 0b00 	mov.w	fp, #0
 8004fca:	4652      	mov	r2, sl
 8004fcc:	465b      	mov	r3, fp
 8004fce:	f04f 0000 	mov.w	r0, #0
 8004fd2:	f04f 0100 	mov.w	r1, #0
 8004fd6:	0159      	lsls	r1, r3, #5
 8004fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fdc:	0150      	lsls	r0, r2, #5
 8004fde:	4602      	mov	r2, r0
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	ebb2 080a 	subs.w	r8, r2, sl
 8004fe6:	eb63 090b 	sbc.w	r9, r3, fp
 8004fea:	f04f 0200 	mov.w	r2, #0
 8004fee:	f04f 0300 	mov.w	r3, #0
 8004ff2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004ff6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004ffa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004ffe:	ebb2 0408 	subs.w	r4, r2, r8
 8005002:	eb63 0509 	sbc.w	r5, r3, r9
 8005006:	f04f 0200 	mov.w	r2, #0
 800500a:	f04f 0300 	mov.w	r3, #0
 800500e:	00eb      	lsls	r3, r5, #3
 8005010:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005014:	00e2      	lsls	r2, r4, #3
 8005016:	4614      	mov	r4, r2
 8005018:	461d      	mov	r5, r3
 800501a:	eb14 030a 	adds.w	r3, r4, sl
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	eb45 030b 	adc.w	r3, r5, fp
 8005024:	607b      	str	r3, [r7, #4]
 8005026:	f04f 0200 	mov.w	r2, #0
 800502a:	f04f 0300 	mov.w	r3, #0
 800502e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005032:	4629      	mov	r1, r5
 8005034:	028b      	lsls	r3, r1, #10
 8005036:	4621      	mov	r1, r4
 8005038:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800503c:	4621      	mov	r1, r4
 800503e:	028a      	lsls	r2, r1, #10
 8005040:	4610      	mov	r0, r2
 8005042:	4619      	mov	r1, r3
 8005044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005046:	2200      	movs	r2, #0
 8005048:	60bb      	str	r3, [r7, #8]
 800504a:	60fa      	str	r2, [r7, #12]
 800504c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005050:	f7fb f916 	bl	8000280 <__aeabi_uldivmod>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4613      	mov	r3, r2
 800505a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800505c:	4b0b      	ldr	r3, [pc, #44]	; (800508c <HAL_RCC_GetSysClockFreq+0x180>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	0c1b      	lsrs	r3, r3, #16
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	3301      	adds	r3, #1
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800506c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800506e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005070:	fbb2 f3f3 	udiv	r3, r2, r3
 8005074:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005076:	e002      	b.n	800507e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005078:	4b05      	ldr	r3, [pc, #20]	; (8005090 <HAL_RCC_GetSysClockFreq+0x184>)
 800507a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800507c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800507e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005080:	4618      	mov	r0, r3
 8005082:	3740      	adds	r7, #64	; 0x40
 8005084:	46bd      	mov	sp, r7
 8005086:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800
 8005090:	00f42400 	.word	0x00f42400
 8005094:	017d7840 	.word	0x017d7840

08005098 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005098:	b480      	push	{r7}
 800509a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800509c:	4b03      	ldr	r3, [pc, #12]	; (80050ac <HAL_RCC_GetHCLKFreq+0x14>)
 800509e:	681b      	ldr	r3, [r3, #0]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	20000000 	.word	0x20000000

080050b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050b4:	f7ff fff0 	bl	8005098 <HAL_RCC_GetHCLKFreq>
 80050b8:	4602      	mov	r2, r0
 80050ba:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	0a9b      	lsrs	r3, r3, #10
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	4903      	ldr	r1, [pc, #12]	; (80050d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050c6:	5ccb      	ldrb	r3, [r1, r3]
 80050c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40023800 	.word	0x40023800
 80050d4:	08007dc8 	.word	0x08007dc8

080050d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050dc:	f7ff ffdc 	bl	8005098 <HAL_RCC_GetHCLKFreq>
 80050e0:	4602      	mov	r2, r0
 80050e2:	4b05      	ldr	r3, [pc, #20]	; (80050f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	0b5b      	lsrs	r3, r3, #13
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	4903      	ldr	r1, [pc, #12]	; (80050fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ee:	5ccb      	ldrb	r3, [r1, r3]
 80050f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40023800 	.word	0x40023800
 80050fc:	08007dc8 	.word	0x08007dc8

08005100 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d105      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005124:	2b00      	cmp	r3, #0
 8005126:	d035      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005128:	4b62      	ldr	r3, [pc, #392]	; (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800512e:	f7fc f837 	bl	80011a0 <HAL_GetTick>
 8005132:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005134:	e008      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005136:	f7fc f833 	bl	80011a0 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e0b0      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005148:	4b5b      	ldr	r3, [pc, #364]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f0      	bne.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	019a      	lsls	r2, r3, #6
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	071b      	lsls	r3, r3, #28
 8005160:	4955      	ldr	r1, [pc, #340]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005162:	4313      	orrs	r3, r2
 8005164:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005168:	4b52      	ldr	r3, [pc, #328]	; (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800516e:	f7fc f817 	bl	80011a0 <HAL_GetTick>
 8005172:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005174:	e008      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005176:	f7fc f813 	bl	80011a0 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e090      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005188:	4b4b      	ldr	r3, [pc, #300]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0f0      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 8083 	beq.w	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	4b44      	ldr	r3, [pc, #272]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	4a43      	ldr	r2, [pc, #268]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051b0:	6413      	str	r3, [r2, #64]	; 0x40
 80051b2:	4b41      	ldr	r3, [pc, #260]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80051be:	4b3f      	ldr	r3, [pc, #252]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a3e      	ldr	r2, [pc, #248]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051ca:	f7fb ffe9 	bl	80011a0 <HAL_GetTick>
 80051ce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80051d0:	e008      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80051d2:	f7fb ffe5 	bl	80011a0 <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d901      	bls.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e062      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80051e4:	4b35      	ldr	r3, [pc, #212]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0f0      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051f0:	4b31      	ldr	r3, [pc, #196]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d02f      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	429a      	cmp	r2, r3
 800520c:	d028      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800520e:	4b2a      	ldr	r3, [pc, #168]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005216:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005218:	4b29      	ldr	r3, [pc, #164]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800521e:	4b28      	ldr	r3, [pc, #160]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005224:	4a24      	ldr	r2, [pc, #144]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800522a:	4b23      	ldr	r3, [pc, #140]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800522c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b01      	cmp	r3, #1
 8005234:	d114      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005236:	f7fb ffb3 	bl	80011a0 <HAL_GetTick>
 800523a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800523c:	e00a      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800523e:	f7fb ffaf 	bl	80011a0 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	f241 3288 	movw	r2, #5000	; 0x1388
 800524c:	4293      	cmp	r3, r2
 800524e:	d901      	bls.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e02a      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005254:	4b18      	ldr	r3, [pc, #96]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0ee      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005268:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800526c:	d10d      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800526e:	4b12      	ldr	r3, [pc, #72]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800527e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005282:	490d      	ldr	r1, [pc, #52]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005284:	4313      	orrs	r3, r2
 8005286:	608b      	str	r3, [r1, #8]
 8005288:	e005      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	4a0a      	ldr	r2, [pc, #40]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005290:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005294:	6093      	str	r3, [r2, #8]
 8005296:	4b08      	ldr	r3, [pc, #32]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005298:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a2:	4905      	ldr	r1, [pc, #20]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3718      	adds	r7, #24
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	42470068 	.word	0x42470068
 80052b8:	40023800 	.word	0x40023800
 80052bc:	40007000 	.word	0x40007000
 80052c0:	42470e40 	.word	0x42470e40

080052c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e03f      	b.n	8005356 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7fb fd5e 	bl	8000dac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2224      	movs	r2, #36	; 0x24
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005306:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fed1 	bl	80060b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800531c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	695a      	ldr	r2, [r3, #20]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800532c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68da      	ldr	r2, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800533c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b08a      	sub	sp, #40	; 0x28
 8005362:	af02      	add	r7, sp, #8
 8005364:	60f8      	str	r0, [r7, #12]
 8005366:	60b9      	str	r1, [r7, #8]
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	4613      	mov	r3, r2
 800536c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800536e:	2300      	movs	r3, #0
 8005370:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b20      	cmp	r3, #32
 800537c:	d17c      	bne.n	8005478 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d002      	beq.n	800538a <HAL_UART_Transmit+0x2c>
 8005384:	88fb      	ldrh	r3, [r7, #6]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e075      	b.n	800547a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <HAL_UART_Transmit+0x3e>
 8005398:	2302      	movs	r3, #2
 800539a:	e06e      	b.n	800547a <HAL_UART_Transmit+0x11c>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2221      	movs	r2, #33	; 0x21
 80053ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053b2:	f7fb fef5 	bl	80011a0 <HAL_GetTick>
 80053b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	88fa      	ldrh	r2, [r7, #6]
 80053bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	88fa      	ldrh	r2, [r7, #6]
 80053c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053cc:	d108      	bne.n	80053e0 <HAL_UART_Transmit+0x82>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d104      	bne.n	80053e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	e003      	b.n	80053e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053e4:	2300      	movs	r3, #0
 80053e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80053f0:	e02a      	b.n	8005448 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2200      	movs	r2, #0
 80053fa:	2180      	movs	r1, #128	; 0x80
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fc26 	bl	8005c4e <UART_WaitOnFlagUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e036      	b.n	800547a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10b      	bne.n	800542a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005420:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	3302      	adds	r3, #2
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	e007      	b.n	800543a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	3301      	adds	r3, #1
 8005438:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800543e:	b29b      	uxth	r3, r3
 8005440:	3b01      	subs	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800544c:	b29b      	uxth	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1cf      	bne.n	80053f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2200      	movs	r2, #0
 800545a:	2140      	movs	r1, #64	; 0x40
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fbf6 	bl	8005c4e <UART_WaitOnFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e006      	b.n	800547a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005474:	2300      	movs	r3, #0
 8005476:	e000      	b.n	800547a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005478:	2302      	movs	r3, #2
  }
}
 800547a:	4618      	mov	r0, r3
 800547c:	3720      	adds	r7, #32
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
	...

08005484 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b08c      	sub	sp, #48	; 0x30
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	4613      	mov	r3, r2
 8005490:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b20      	cmp	r3, #32
 800549c:	d165      	bne.n	800556a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_UART_Transmit_DMA+0x26>
 80054a4:	88fb      	ldrh	r3, [r7, #6]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e05e      	b.n	800556c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_UART_Transmit_DMA+0x38>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e057      	b.n	800556c <HAL_UART_Transmit_DMA+0xe8>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	88fa      	ldrh	r2, [r7, #6]
 80054ce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	88fa      	ldrh	r2, [r7, #6]
 80054d4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2221      	movs	r2, #33	; 0x21
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e8:	4a22      	ldr	r2, [pc, #136]	; (8005574 <HAL_UART_Transmit_DMA+0xf0>)
 80054ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f0:	4a21      	ldr	r2, [pc, #132]	; (8005578 <HAL_UART_Transmit_DMA+0xf4>)
 80054f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f8:	4a20      	ldr	r2, [pc, #128]	; (800557c <HAL_UART_Transmit_DMA+0xf8>)
 80054fa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005500:	2200      	movs	r2, #0
 8005502:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8005504:	f107 0308 	add.w	r3, r7, #8
 8005508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800550e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005510:	6819      	ldr	r1, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3304      	adds	r3, #4
 8005518:	461a      	mov	r2, r3
 800551a:	88fb      	ldrh	r3, [r7, #6]
 800551c:	f7fc faf0 	bl	8001b00 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005528:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3314      	adds	r3, #20
 8005538:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	e853 3f00 	ldrex	r3, [r3]
 8005540:	617b      	str	r3, [r7, #20]
   return(result);
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005548:	62bb      	str	r3, [r7, #40]	; 0x28
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3314      	adds	r3, #20
 8005550:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005552:	627a      	str	r2, [r7, #36]	; 0x24
 8005554:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	6a39      	ldr	r1, [r7, #32]
 8005558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800555a:	e841 2300 	strex	r3, r2, [r1]
 800555e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1e5      	bne.n	8005532 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	e000      	b.n	800556c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800556a:	2302      	movs	r3, #2
  }
}
 800556c:	4618      	mov	r0, r3
 800556e:	3730      	adds	r7, #48	; 0x30
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	08005b05 	.word	0x08005b05
 8005578:	08005b9f 	.word	0x08005b9f
 800557c:	08005bbb 	.word	0x08005bbb

08005580 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b0ba      	sub	sp, #232	; 0xe8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80055be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10f      	bne.n	80055e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ca:	f003 0320 	and.w	r3, r3, #32
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <HAL_UART_IRQHandler+0x66>
 80055d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d6:	f003 0320 	and.w	r3, r3, #32
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 fcaa 	bl	8005f38 <UART_Receive_IT>
      return;
 80055e4:	e256      	b.n	8005a94 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f000 80de 	beq.w	80057ac <HAL_UART_IRQHandler+0x22c>
 80055f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d106      	bne.n	800560a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005600:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005604:	2b00      	cmp	r3, #0
 8005606:	f000 80d1 	beq.w	80057ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800560a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00b      	beq.n	800562e <HAL_UART_IRQHandler+0xae>
 8005616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800561a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561e:	2b00      	cmp	r3, #0
 8005620:	d005      	beq.n	800562e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	f043 0201 	orr.w	r2, r3, #1
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800562e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00b      	beq.n	8005652 <HAL_UART_IRQHandler+0xd2>
 800563a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d005      	beq.n	8005652 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	f043 0202 	orr.w	r2, r3, #2
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <HAL_UART_IRQHandler+0xf6>
 800565e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566e:	f043 0204 	orr.w	r2, r3, #4
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800567a:	f003 0308 	and.w	r3, r3, #8
 800567e:	2b00      	cmp	r3, #0
 8005680:	d011      	beq.n	80056a6 <HAL_UART_IRQHandler+0x126>
 8005682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005686:	f003 0320 	and.w	r3, r3, #32
 800568a:	2b00      	cmp	r3, #0
 800568c:	d105      	bne.n	800569a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800568e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	f043 0208 	orr.w	r2, r3, #8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 81ed 	beq.w	8005a8a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d008      	beq.n	80056ce <HAL_UART_IRQHandler+0x14e>
 80056bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056c0:	f003 0320 	and.w	r3, r3, #32
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 fc35 	bl	8005f38 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d8:	2b40      	cmp	r3, #64	; 0x40
 80056da:	bf0c      	ite	eq
 80056dc:	2301      	moveq	r3, #1
 80056de:	2300      	movne	r3, #0
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d103      	bne.n	80056fa <HAL_UART_IRQHandler+0x17a>
 80056f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d04f      	beq.n	800579a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fb3d 	bl	8005d7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800570a:	2b40      	cmp	r3, #64	; 0x40
 800570c:	d141      	bne.n	8005792 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3314      	adds	r3, #20
 8005714:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005724:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005728:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800572c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800573a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800573e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005742:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005746:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800574a:	e841 2300 	strex	r3, r2, [r1]
 800574e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005752:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1d9      	bne.n	800570e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	2b00      	cmp	r3, #0
 8005760:	d013      	beq.n	800578a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005766:	4a7d      	ldr	r2, [pc, #500]	; (800595c <HAL_UART_IRQHandler+0x3dc>)
 8005768:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576e:	4618      	mov	r0, r3
 8005770:	f7fc fa8e 	bl	8001c90 <HAL_DMA_Abort_IT>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d016      	beq.n	80057a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005784:	4610      	mov	r0, r2
 8005786:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005788:	e00e      	b.n	80057a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f9a4 	bl	8005ad8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005790:	e00a      	b.n	80057a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f9a0 	bl	8005ad8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005798:	e006      	b.n	80057a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f99c 	bl	8005ad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80057a6:	e170      	b.n	8005a8a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a8:	bf00      	nop
    return;
 80057aa:	e16e      	b.n	8005a8a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	f040 814a 	bne.w	8005a4a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ba:	f003 0310 	and.w	r3, r3, #16
 80057be:	2b00      	cmp	r3, #0
 80057c0:	f000 8143 	beq.w	8005a4a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80057c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 813c 	beq.w	8005a4a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057d2:	2300      	movs	r3, #0
 80057d4:	60bb      	str	r3, [r7, #8]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	60bb      	str	r3, [r7, #8]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	60bb      	str	r3, [r7, #8]
 80057e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f2:	2b40      	cmp	r3, #64	; 0x40
 80057f4:	f040 80b4 	bne.w	8005960 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005804:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 8140 	beq.w	8005a8e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005812:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005816:	429a      	cmp	r2, r3
 8005818:	f080 8139 	bcs.w	8005a8e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005822:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800582e:	f000 8088 	beq.w	8005942 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	330c      	adds	r3, #12
 8005838:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005848:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800584c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005850:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	330c      	adds	r3, #12
 800585a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800585e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005862:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800586a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800586e:	e841 2300 	strex	r3, r2, [r1]
 8005872:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005876:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1d9      	bne.n	8005832 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3314      	adds	r3, #20
 8005884:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005886:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005888:	e853 3f00 	ldrex	r3, [r3]
 800588c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800588e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005890:	f023 0301 	bic.w	r3, r3, #1
 8005894:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3314      	adds	r3, #20
 800589e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80058a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80058a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80058aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80058ae:	e841 2300 	strex	r3, r2, [r1]
 80058b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80058b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1e1      	bne.n	800587e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3314      	adds	r3, #20
 80058c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058c4:	e853 3f00 	ldrex	r3, [r3]
 80058c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80058ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	3314      	adds	r3, #20
 80058da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e3      	bne.n	80058ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	330c      	adds	r3, #12
 8005906:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005908:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800590a:	e853 3f00 	ldrex	r3, [r3]
 800590e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005910:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005912:	f023 0310 	bic.w	r3, r3, #16
 8005916:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	330c      	adds	r3, #12
 8005920:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005924:	65ba      	str	r2, [r7, #88]	; 0x58
 8005926:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800592a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005932:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e3      	bne.n	8005900 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	4618      	mov	r0, r3
 800593e:	f7fc f937 	bl	8001bb0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800594a:	b29b      	uxth	r3, r3
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	b29b      	uxth	r3, r3
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f8ca 	bl	8005aec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005958:	e099      	b.n	8005a8e <HAL_UART_IRQHandler+0x50e>
 800595a:	bf00      	nop
 800595c:	08005e41 	.word	0x08005e41
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005968:	b29b      	uxth	r3, r3
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 808b 	beq.w	8005a92 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800597c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 8086 	beq.w	8005a92 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005998:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800599c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	330c      	adds	r3, #12
 80059a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80059aa:	647a      	str	r2, [r7, #68]	; 0x44
 80059ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80059b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e3      	bne.n	8005986 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3314      	adds	r3, #20
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	623b      	str	r3, [r7, #32]
   return(result);
 80059ce:	6a3b      	ldr	r3, [r7, #32]
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3314      	adds	r3, #20
 80059de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059e2:	633a      	str	r2, [r7, #48]	; 0x30
 80059e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e3      	bne.n	80059be <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2220      	movs	r2, #32
 80059fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	330c      	adds	r3, #12
 8005a0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	e853 3f00 	ldrex	r3, [r3]
 8005a12:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f023 0310 	bic.w	r3, r3, #16
 8005a1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	330c      	adds	r3, #12
 8005a24:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a28:	61fa      	str	r2, [r7, #28]
 8005a2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2c:	69b9      	ldr	r1, [r7, #24]
 8005a2e:	69fa      	ldr	r2, [r7, #28]
 8005a30:	e841 2300 	strex	r3, r2, [r1]
 8005a34:	617b      	str	r3, [r7, #20]
   return(result);
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e3      	bne.n	8005a04 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a40:	4619      	mov	r1, r3
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f852 	bl	8005aec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a48:	e023      	b.n	8005a92 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d009      	beq.n	8005a6a <HAL_UART_IRQHandler+0x4ea>
 8005a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d003      	beq.n	8005a6a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 fa00 	bl	8005e68 <UART_Transmit_IT>
    return;
 8005a68:	e014      	b.n	8005a94 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00e      	beq.n	8005a94 <HAL_UART_IRQHandler+0x514>
 8005a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d008      	beq.n	8005a94 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa40 	bl	8005f08 <UART_EndTransmit_IT>
    return;
 8005a88:	e004      	b.n	8005a94 <HAL_UART_IRQHandler+0x514>
    return;
 8005a8a:	bf00      	nop
 8005a8c:	e002      	b.n	8005a94 <HAL_UART_IRQHandler+0x514>
      return;
 8005a8e:	bf00      	nop
 8005a90:	e000      	b.n	8005a94 <HAL_UART_IRQHandler+0x514>
      return;
 8005a92:	bf00      	nop
  }
}
 8005a94:	37e8      	adds	r7, #232	; 0xe8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop

08005a9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	460b      	mov	r3, r1
 8005af6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b090      	sub	sp, #64	; 0x40
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d137      	bne.n	8005b90 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b22:	2200      	movs	r2, #0
 8005b24:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	3314      	adds	r3, #20
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b30:	e853 3f00 	ldrex	r3, [r3]
 8005b34:	623b      	str	r3, [r7, #32]
   return(result);
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3314      	adds	r3, #20
 8005b44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b46:	633a      	str	r2, [r7, #48]	; 0x30
 8005b48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b4e:	e841 2300 	strex	r3, r2, [r1]
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1e5      	bne.n	8005b26 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	330c      	adds	r3, #12
 8005b60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	e853 3f00 	ldrex	r3, [r3]
 8005b68:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b70:	637b      	str	r3, [r7, #52]	; 0x34
 8005b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	330c      	adds	r3, #12
 8005b78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b7a:	61fa      	str	r2, [r7, #28]
 8005b7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7e:	69b9      	ldr	r1, [r7, #24]
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	e841 2300 	strex	r3, r2, [r1]
 8005b86:	617b      	str	r3, [r7, #20]
   return(result);
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1e5      	bne.n	8005b5a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b8e:	e002      	b.n	8005b96 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005b90:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005b92:	f7ff ff83 	bl	8005a9c <HAL_UART_TxCpltCallback>
}
 8005b96:	bf00      	nop
 8005b98:	3740      	adds	r7, #64	; 0x40
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b9e:	b580      	push	{r7, lr}
 8005ba0:	b084      	sub	sp, #16
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005baa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f7ff ff7f 	bl	8005ab0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b084      	sub	sp, #16
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd6:	2b80      	cmp	r3, #128	; 0x80
 8005bd8:	bf0c      	ite	eq
 8005bda:	2301      	moveq	r3, #1
 8005bdc:	2300      	movne	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b21      	cmp	r3, #33	; 0x21
 8005bec:	d108      	bne.n	8005c00 <UART_DMAError+0x46>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d005      	beq.n	8005c00 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005bfa:	68b8      	ldr	r0, [r7, #8]
 8005bfc:	f000 f895 	bl	8005d2a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0a:	2b40      	cmp	r3, #64	; 0x40
 8005c0c:	bf0c      	ite	eq
 8005c0e:	2301      	moveq	r3, #1
 8005c10:	2300      	movne	r3, #0
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b22      	cmp	r3, #34	; 0x22
 8005c20:	d108      	bne.n	8005c34 <UART_DMAError+0x7a>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005c2e:	68b8      	ldr	r0, [r7, #8]
 8005c30:	f000 f8a3 	bl	8005d7a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c38:	f043 0210 	orr.w	r2, r3, #16
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c40:	68b8      	ldr	r0, [r7, #8]
 8005c42:	f7ff ff49 	bl	8005ad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c46:	bf00      	nop
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b090      	sub	sp, #64	; 0x40
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	603b      	str	r3, [r7, #0]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c5e:	e050      	b.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c66:	d04c      	beq.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d007      	beq.n	8005c7e <UART_WaitOnFlagUntilTimeout+0x30>
 8005c6e:	f7fb fa97 	bl	80011a0 <HAL_GetTick>
 8005c72:	4602      	mov	r2, r0
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	1ad3      	subs	r3, r2, r3
 8005c78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d241      	bcs.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	330c      	adds	r3, #12
 8005c84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c88:	e853 3f00 	ldrex	r3, [r3]
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c90:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	330c      	adds	r3, #12
 8005c9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c9e:	637a      	str	r2, [r7, #52]	; 0x34
 8005ca0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ca6:	e841 2300 	strex	r3, r2, [r1]
 8005caa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1e5      	bne.n	8005c7e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3314      	adds	r3, #20
 8005cb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	e853 3f00 	ldrex	r3, [r3]
 8005cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f023 0301 	bic.w	r3, r3, #1
 8005cc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3314      	adds	r3, #20
 8005cd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cd2:	623a      	str	r2, [r7, #32]
 8005cd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd6:	69f9      	ldr	r1, [r7, #28]
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e5      	bne.n	8005cb2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e00f      	b.n	8005d22 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	bf0c      	ite	eq
 8005d12:	2301      	moveq	r3, #1
 8005d14:	2300      	movne	r3, #0
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d09f      	beq.n	8005c60 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3740      	adds	r7, #64	; 0x40
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b089      	sub	sp, #36	; 0x24
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	330c      	adds	r3, #12
 8005d38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	330c      	adds	r3, #12
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	61ba      	str	r2, [r7, #24]
 8005d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d56:	6979      	ldr	r1, [r7, #20]
 8005d58:	69ba      	ldr	r2, [r7, #24]
 8005d5a:	e841 2300 	strex	r3, r2, [r1]
 8005d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e5      	bne.n	8005d32 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005d6e:	bf00      	nop
 8005d70:	3724      	adds	r7, #36	; 0x24
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr

08005d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b095      	sub	sp, #84	; 0x54
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	330c      	adds	r3, #12
 8005d88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005da2:	643a      	str	r2, [r7, #64]	; 0x40
 8005da4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005da8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e5      	bne.n	8005d82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3314      	adds	r3, #20
 8005dbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3314      	adds	r3, #20
 8005dd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005dd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ddc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e5      	bne.n	8005db6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d119      	bne.n	8005e26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	e853 3f00 	ldrex	r3, [r3]
 8005e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f023 0310 	bic.w	r3, r3, #16
 8005e08:	647b      	str	r3, [r7, #68]	; 0x44
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	330c      	adds	r3, #12
 8005e10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e12:	61ba      	str	r2, [r7, #24]
 8005e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	6979      	ldr	r1, [r7, #20]
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1e5      	bne.n	8005df2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005e34:	bf00      	nop
 8005e36:	3754      	adds	r7, #84	; 0x54
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f7ff fe3c 	bl	8005ad8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b21      	cmp	r3, #33	; 0x21
 8005e7a:	d13e      	bne.n	8005efa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e84:	d114      	bne.n	8005eb0 <UART_Transmit_IT+0x48>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d110      	bne.n	8005eb0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	881b      	ldrh	r3, [r3, #0]
 8005e98:	461a      	mov	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ea2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	1c9a      	adds	r2, r3, #2
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	621a      	str	r2, [r3, #32]
 8005eae:	e008      	b.n	8005ec2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	1c59      	adds	r1, r3, #1
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6211      	str	r1, [r2, #32]
 8005eba:	781a      	ldrb	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	4619      	mov	r1, r3
 8005ed0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10f      	bne.n	8005ef6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ee4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68da      	ldr	r2, [r3, #12]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ef4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	e000      	b.n	8005efc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005efa:	2302      	movs	r3, #2
  }
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3714      	adds	r7, #20
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68da      	ldr	r2, [r3, #12]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f1e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f7ff fdb7 	bl	8005a9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08c      	sub	sp, #48	; 0x30
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b22      	cmp	r3, #34	; 0x22
 8005f4a:	f040 80ab 	bne.w	80060a4 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f56:	d117      	bne.n	8005f88 <UART_Receive_IT+0x50>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d113      	bne.n	8005f88 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f60:	2300      	movs	r3, #0
 8005f62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f68:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f80:	1c9a      	adds	r2, r3, #2
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	629a      	str	r2, [r3, #40]	; 0x28
 8005f86:	e026      	b.n	8005fd6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f9a:	d007      	beq.n	8005fac <UART_Receive_IT+0x74>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10a      	bne.n	8005fba <UART_Receive_IT+0x82>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d106      	bne.n	8005fba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb6:	701a      	strb	r2, [r3, #0]
 8005fb8:	e008      	b.n	8005fcc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d15a      	bne.n	80060a0 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0220 	bic.w	r2, r2, #32
 8005ff8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006008:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0201 	bic.w	r2, r2, #1
 8006018:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2220      	movs	r2, #32
 800601e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006026:	2b01      	cmp	r3, #1
 8006028:	d135      	bne.n	8006096 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	330c      	adds	r3, #12
 8006036:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	e853 3f00 	ldrex	r3, [r3]
 800603e:	613b      	str	r3, [r7, #16]
   return(result);
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	f023 0310 	bic.w	r3, r3, #16
 8006046:	627b      	str	r3, [r7, #36]	; 0x24
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	330c      	adds	r3, #12
 800604e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006050:	623a      	str	r2, [r7, #32]
 8006052:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006054:	69f9      	ldr	r1, [r7, #28]
 8006056:	6a3a      	ldr	r2, [r7, #32]
 8006058:	e841 2300 	strex	r3, r2, [r1]
 800605c:	61bb      	str	r3, [r7, #24]
   return(result);
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1e5      	bne.n	8006030 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b10      	cmp	r3, #16
 8006070:	d10a      	bne.n	8006088 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006072:	2300      	movs	r3, #0
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800608c:	4619      	mov	r1, r3
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7ff fd2c 	bl	8005aec <HAL_UARTEx_RxEventCallback>
 8006094:	e002      	b.n	800609c <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7ff fd14 	bl	8005ac4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800609c:	2300      	movs	r3, #0
 800609e:	e002      	b.n	80060a6 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3730      	adds	r7, #48	; 0x30
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060b4:	b0c0      	sub	sp, #256	; 0x100
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80060c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060cc:	68d9      	ldr	r1, [r3, #12]
 80060ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	ea40 0301 	orr.w	r3, r0, r1
 80060d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80060da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	431a      	orrs	r2, r3
 80060e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	431a      	orrs	r2, r3
 80060f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006108:	f021 010c 	bic.w	r1, r1, #12
 800610c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006116:	430b      	orrs	r3, r1
 8006118:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800611a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612a:	6999      	ldr	r1, [r3, #24]
 800612c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	ea40 0301 	orr.w	r3, r0, r1
 8006136:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	4b8f      	ldr	r3, [pc, #572]	; (800637c <UART_SetConfig+0x2cc>)
 8006140:	429a      	cmp	r2, r3
 8006142:	d005      	beq.n	8006150 <UART_SetConfig+0xa0>
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	4b8d      	ldr	r3, [pc, #564]	; (8006380 <UART_SetConfig+0x2d0>)
 800614c:	429a      	cmp	r2, r3
 800614e:	d104      	bne.n	800615a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006150:	f7fe ffc2 	bl	80050d8 <HAL_RCC_GetPCLK2Freq>
 8006154:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006158:	e003      	b.n	8006162 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800615a:	f7fe ffa9 	bl	80050b0 <HAL_RCC_GetPCLK1Freq>
 800615e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800616c:	f040 810c 	bne.w	8006388 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006170:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006174:	2200      	movs	r2, #0
 8006176:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800617a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800617e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006182:	4622      	mov	r2, r4
 8006184:	462b      	mov	r3, r5
 8006186:	1891      	adds	r1, r2, r2
 8006188:	65b9      	str	r1, [r7, #88]	; 0x58
 800618a:	415b      	adcs	r3, r3
 800618c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800618e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006192:	4621      	mov	r1, r4
 8006194:	eb12 0801 	adds.w	r8, r2, r1
 8006198:	4629      	mov	r1, r5
 800619a:	eb43 0901 	adc.w	r9, r3, r1
 800619e:	f04f 0200 	mov.w	r2, #0
 80061a2:	f04f 0300 	mov.w	r3, #0
 80061a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061b2:	4690      	mov	r8, r2
 80061b4:	4699      	mov	r9, r3
 80061b6:	4623      	mov	r3, r4
 80061b8:	eb18 0303 	adds.w	r3, r8, r3
 80061bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80061c0:	462b      	mov	r3, r5
 80061c2:	eb49 0303 	adc.w	r3, r9, r3
 80061c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80061ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80061d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80061da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80061de:	460b      	mov	r3, r1
 80061e0:	18db      	adds	r3, r3, r3
 80061e2:	653b      	str	r3, [r7, #80]	; 0x50
 80061e4:	4613      	mov	r3, r2
 80061e6:	eb42 0303 	adc.w	r3, r2, r3
 80061ea:	657b      	str	r3, [r7, #84]	; 0x54
 80061ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80061f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80061f4:	f7fa f844 	bl	8000280 <__aeabi_uldivmod>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	4b61      	ldr	r3, [pc, #388]	; (8006384 <UART_SetConfig+0x2d4>)
 80061fe:	fba3 2302 	umull	r2, r3, r3, r2
 8006202:	095b      	lsrs	r3, r3, #5
 8006204:	011c      	lsls	r4, r3, #4
 8006206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800620a:	2200      	movs	r2, #0
 800620c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006210:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006214:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006218:	4642      	mov	r2, r8
 800621a:	464b      	mov	r3, r9
 800621c:	1891      	adds	r1, r2, r2
 800621e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006220:	415b      	adcs	r3, r3
 8006222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006224:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006228:	4641      	mov	r1, r8
 800622a:	eb12 0a01 	adds.w	sl, r2, r1
 800622e:	4649      	mov	r1, r9
 8006230:	eb43 0b01 	adc.w	fp, r3, r1
 8006234:	f04f 0200 	mov.w	r2, #0
 8006238:	f04f 0300 	mov.w	r3, #0
 800623c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006240:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006244:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006248:	4692      	mov	sl, r2
 800624a:	469b      	mov	fp, r3
 800624c:	4643      	mov	r3, r8
 800624e:	eb1a 0303 	adds.w	r3, sl, r3
 8006252:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006256:	464b      	mov	r3, r9
 8006258:	eb4b 0303 	adc.w	r3, fp, r3
 800625c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800626c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006270:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006274:	460b      	mov	r3, r1
 8006276:	18db      	adds	r3, r3, r3
 8006278:	643b      	str	r3, [r7, #64]	; 0x40
 800627a:	4613      	mov	r3, r2
 800627c:	eb42 0303 	adc.w	r3, r2, r3
 8006280:	647b      	str	r3, [r7, #68]	; 0x44
 8006282:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006286:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800628a:	f7f9 fff9 	bl	8000280 <__aeabi_uldivmod>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4611      	mov	r1, r2
 8006294:	4b3b      	ldr	r3, [pc, #236]	; (8006384 <UART_SetConfig+0x2d4>)
 8006296:	fba3 2301 	umull	r2, r3, r3, r1
 800629a:	095b      	lsrs	r3, r3, #5
 800629c:	2264      	movs	r2, #100	; 0x64
 800629e:	fb02 f303 	mul.w	r3, r2, r3
 80062a2:	1acb      	subs	r3, r1, r3
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80062aa:	4b36      	ldr	r3, [pc, #216]	; (8006384 <UART_SetConfig+0x2d4>)
 80062ac:	fba3 2302 	umull	r2, r3, r3, r2
 80062b0:	095b      	lsrs	r3, r3, #5
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80062b8:	441c      	add	r4, r3
 80062ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062be:	2200      	movs	r2, #0
 80062c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80062c4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80062c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80062cc:	4642      	mov	r2, r8
 80062ce:	464b      	mov	r3, r9
 80062d0:	1891      	adds	r1, r2, r2
 80062d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80062d4:	415b      	adcs	r3, r3
 80062d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80062dc:	4641      	mov	r1, r8
 80062de:	1851      	adds	r1, r2, r1
 80062e0:	6339      	str	r1, [r7, #48]	; 0x30
 80062e2:	4649      	mov	r1, r9
 80062e4:	414b      	adcs	r3, r1
 80062e6:	637b      	str	r3, [r7, #52]	; 0x34
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80062f4:	4659      	mov	r1, fp
 80062f6:	00cb      	lsls	r3, r1, #3
 80062f8:	4651      	mov	r1, sl
 80062fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062fe:	4651      	mov	r1, sl
 8006300:	00ca      	lsls	r2, r1, #3
 8006302:	4610      	mov	r0, r2
 8006304:	4619      	mov	r1, r3
 8006306:	4603      	mov	r3, r0
 8006308:	4642      	mov	r2, r8
 800630a:	189b      	adds	r3, r3, r2
 800630c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006310:	464b      	mov	r3, r9
 8006312:	460a      	mov	r2, r1
 8006314:	eb42 0303 	adc.w	r3, r2, r3
 8006318:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800631c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006328:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800632c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006330:	460b      	mov	r3, r1
 8006332:	18db      	adds	r3, r3, r3
 8006334:	62bb      	str	r3, [r7, #40]	; 0x28
 8006336:	4613      	mov	r3, r2
 8006338:	eb42 0303 	adc.w	r3, r2, r3
 800633c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800633e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006342:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006346:	f7f9 ff9b 	bl	8000280 <__aeabi_uldivmod>
 800634a:	4602      	mov	r2, r0
 800634c:	460b      	mov	r3, r1
 800634e:	4b0d      	ldr	r3, [pc, #52]	; (8006384 <UART_SetConfig+0x2d4>)
 8006350:	fba3 1302 	umull	r1, r3, r3, r2
 8006354:	095b      	lsrs	r3, r3, #5
 8006356:	2164      	movs	r1, #100	; 0x64
 8006358:	fb01 f303 	mul.w	r3, r1, r3
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	00db      	lsls	r3, r3, #3
 8006360:	3332      	adds	r3, #50	; 0x32
 8006362:	4a08      	ldr	r2, [pc, #32]	; (8006384 <UART_SetConfig+0x2d4>)
 8006364:	fba2 2303 	umull	r2, r3, r2, r3
 8006368:	095b      	lsrs	r3, r3, #5
 800636a:	f003 0207 	and.w	r2, r3, #7
 800636e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4422      	add	r2, r4
 8006376:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006378:	e105      	b.n	8006586 <UART_SetConfig+0x4d6>
 800637a:	bf00      	nop
 800637c:	40011000 	.word	0x40011000
 8006380:	40011400 	.word	0x40011400
 8006384:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006388:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800638c:	2200      	movs	r2, #0
 800638e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006392:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006396:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800639a:	4642      	mov	r2, r8
 800639c:	464b      	mov	r3, r9
 800639e:	1891      	adds	r1, r2, r2
 80063a0:	6239      	str	r1, [r7, #32]
 80063a2:	415b      	adcs	r3, r3
 80063a4:	627b      	str	r3, [r7, #36]	; 0x24
 80063a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063aa:	4641      	mov	r1, r8
 80063ac:	1854      	adds	r4, r2, r1
 80063ae:	4649      	mov	r1, r9
 80063b0:	eb43 0501 	adc.w	r5, r3, r1
 80063b4:	f04f 0200 	mov.w	r2, #0
 80063b8:	f04f 0300 	mov.w	r3, #0
 80063bc:	00eb      	lsls	r3, r5, #3
 80063be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063c2:	00e2      	lsls	r2, r4, #3
 80063c4:	4614      	mov	r4, r2
 80063c6:	461d      	mov	r5, r3
 80063c8:	4643      	mov	r3, r8
 80063ca:	18e3      	adds	r3, r4, r3
 80063cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80063d0:	464b      	mov	r3, r9
 80063d2:	eb45 0303 	adc.w	r3, r5, r3
 80063d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80063da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80063e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80063ea:	f04f 0200 	mov.w	r2, #0
 80063ee:	f04f 0300 	mov.w	r3, #0
 80063f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80063f6:	4629      	mov	r1, r5
 80063f8:	008b      	lsls	r3, r1, #2
 80063fa:	4621      	mov	r1, r4
 80063fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006400:	4621      	mov	r1, r4
 8006402:	008a      	lsls	r2, r1, #2
 8006404:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006408:	f7f9 ff3a 	bl	8000280 <__aeabi_uldivmod>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4b60      	ldr	r3, [pc, #384]	; (8006594 <UART_SetConfig+0x4e4>)
 8006412:	fba3 2302 	umull	r2, r3, r3, r2
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	011c      	lsls	r4, r3, #4
 800641a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800641e:	2200      	movs	r2, #0
 8006420:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006424:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006428:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800642c:	4642      	mov	r2, r8
 800642e:	464b      	mov	r3, r9
 8006430:	1891      	adds	r1, r2, r2
 8006432:	61b9      	str	r1, [r7, #24]
 8006434:	415b      	adcs	r3, r3
 8006436:	61fb      	str	r3, [r7, #28]
 8006438:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800643c:	4641      	mov	r1, r8
 800643e:	1851      	adds	r1, r2, r1
 8006440:	6139      	str	r1, [r7, #16]
 8006442:	4649      	mov	r1, r9
 8006444:	414b      	adcs	r3, r1
 8006446:	617b      	str	r3, [r7, #20]
 8006448:	f04f 0200 	mov.w	r2, #0
 800644c:	f04f 0300 	mov.w	r3, #0
 8006450:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006454:	4659      	mov	r1, fp
 8006456:	00cb      	lsls	r3, r1, #3
 8006458:	4651      	mov	r1, sl
 800645a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800645e:	4651      	mov	r1, sl
 8006460:	00ca      	lsls	r2, r1, #3
 8006462:	4610      	mov	r0, r2
 8006464:	4619      	mov	r1, r3
 8006466:	4603      	mov	r3, r0
 8006468:	4642      	mov	r2, r8
 800646a:	189b      	adds	r3, r3, r2
 800646c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006470:	464b      	mov	r3, r9
 8006472:	460a      	mov	r2, r1
 8006474:	eb42 0303 	adc.w	r3, r2, r3
 8006478:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800647c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	67bb      	str	r3, [r7, #120]	; 0x78
 8006486:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006488:	f04f 0200 	mov.w	r2, #0
 800648c:	f04f 0300 	mov.w	r3, #0
 8006490:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006494:	4649      	mov	r1, r9
 8006496:	008b      	lsls	r3, r1, #2
 8006498:	4641      	mov	r1, r8
 800649a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800649e:	4641      	mov	r1, r8
 80064a0:	008a      	lsls	r2, r1, #2
 80064a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80064a6:	f7f9 feeb 	bl	8000280 <__aeabi_uldivmod>
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	4b39      	ldr	r3, [pc, #228]	; (8006594 <UART_SetConfig+0x4e4>)
 80064b0:	fba3 1302 	umull	r1, r3, r3, r2
 80064b4:	095b      	lsrs	r3, r3, #5
 80064b6:	2164      	movs	r1, #100	; 0x64
 80064b8:	fb01 f303 	mul.w	r3, r1, r3
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	3332      	adds	r3, #50	; 0x32
 80064c2:	4a34      	ldr	r2, [pc, #208]	; (8006594 <UART_SetConfig+0x4e4>)
 80064c4:	fba2 2303 	umull	r2, r3, r2, r3
 80064c8:	095b      	lsrs	r3, r3, #5
 80064ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064ce:	441c      	add	r4, r3
 80064d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064d4:	2200      	movs	r2, #0
 80064d6:	673b      	str	r3, [r7, #112]	; 0x70
 80064d8:	677a      	str	r2, [r7, #116]	; 0x74
 80064da:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80064de:	4642      	mov	r2, r8
 80064e0:	464b      	mov	r3, r9
 80064e2:	1891      	adds	r1, r2, r2
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	415b      	adcs	r3, r3
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064ee:	4641      	mov	r1, r8
 80064f0:	1851      	adds	r1, r2, r1
 80064f2:	6039      	str	r1, [r7, #0]
 80064f4:	4649      	mov	r1, r9
 80064f6:	414b      	adcs	r3, r1
 80064f8:	607b      	str	r3, [r7, #4]
 80064fa:	f04f 0200 	mov.w	r2, #0
 80064fe:	f04f 0300 	mov.w	r3, #0
 8006502:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006506:	4659      	mov	r1, fp
 8006508:	00cb      	lsls	r3, r1, #3
 800650a:	4651      	mov	r1, sl
 800650c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006510:	4651      	mov	r1, sl
 8006512:	00ca      	lsls	r2, r1, #3
 8006514:	4610      	mov	r0, r2
 8006516:	4619      	mov	r1, r3
 8006518:	4603      	mov	r3, r0
 800651a:	4642      	mov	r2, r8
 800651c:	189b      	adds	r3, r3, r2
 800651e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006520:	464b      	mov	r3, r9
 8006522:	460a      	mov	r2, r1
 8006524:	eb42 0303 	adc.w	r3, r2, r3
 8006528:	66fb      	str	r3, [r7, #108]	; 0x6c
 800652a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	663b      	str	r3, [r7, #96]	; 0x60
 8006534:	667a      	str	r2, [r7, #100]	; 0x64
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006542:	4649      	mov	r1, r9
 8006544:	008b      	lsls	r3, r1, #2
 8006546:	4641      	mov	r1, r8
 8006548:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800654c:	4641      	mov	r1, r8
 800654e:	008a      	lsls	r2, r1, #2
 8006550:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006554:	f7f9 fe94 	bl	8000280 <__aeabi_uldivmod>
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	4b0d      	ldr	r3, [pc, #52]	; (8006594 <UART_SetConfig+0x4e4>)
 800655e:	fba3 1302 	umull	r1, r3, r3, r2
 8006562:	095b      	lsrs	r3, r3, #5
 8006564:	2164      	movs	r1, #100	; 0x64
 8006566:	fb01 f303 	mul.w	r3, r1, r3
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	011b      	lsls	r3, r3, #4
 800656e:	3332      	adds	r3, #50	; 0x32
 8006570:	4a08      	ldr	r2, [pc, #32]	; (8006594 <UART_SetConfig+0x4e4>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	f003 020f 	and.w	r2, r3, #15
 800657c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4422      	add	r2, r4
 8006584:	609a      	str	r2, [r3, #8]
}
 8006586:	bf00      	nop
 8006588:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800658c:	46bd      	mov	sp, r7
 800658e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006592:	bf00      	nop
 8006594:	51eb851f 	.word	0x51eb851f

08006598 <OV7670_Init>:
		{ 0xc7, 0x40 }, { 0xcc, 0x42 }, { 0xcd, 0x3f }, { 0xce, 0x71 }, { 0xff,
				0xff } };



void OV7670_Init(I2C_HandleTypeDef *p_hi2c, DCMI_HandleTypeDef *p_hdcmi) {
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
	phi2c = p_hi2c;
 80065a2:	4a17      	ldr	r2, [pc, #92]	; (8006600 <OV7670_Init+0x68>)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6013      	str	r3, [r2, #0]
	phdcmi = p_hdcmi;
 80065a8:	4a16      	ldr	r2, [pc, #88]	; (8006604 <OV7670_Init+0x6c>)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	6013      	str	r3, [r2, #0]

	// Hardware reset
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);
 80065ae:	2200      	movs	r2, #0
 80065b0:	2180      	movs	r1, #128	; 0x80
 80065b2:	4815      	ldr	r0, [pc, #84]	; (8006608 <OV7670_Init+0x70>)
 80065b4:	f7fd f934 	bl	8003820 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80065b8:	2064      	movs	r0, #100	; 0x64
 80065ba:	f7fa fdfd 	bl	80011b8 <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);
 80065be:	2201      	movs	r2, #1
 80065c0:	2180      	movs	r1, #128	; 0x80
 80065c2:	4811      	ldr	r0, [pc, #68]	; (8006608 <OV7670_Init+0x70>)
 80065c4:	f7fd f92c 	bl	8003820 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80065c8:	2064      	movs	r0, #100	; 0x64
 80065ca:	f7fa fdf5 	bl	80011b8 <HAL_Delay>

	// Software reset: reset all registers to default values
	//SCCB_Write(0xff, 0x01);
	SCCB_Write(0x12, 0x80);
 80065ce:	2180      	movs	r1, #128	; 0x80
 80065d0:	2012      	movs	r0, #18
 80065d2:	f000 f957 	bl	8006884 <SCCB_Write>
	HAL_Delay(30);
 80065d6:	201e      	movs	r0, #30
 80065d8:	f7fa fdee 	bl	80011b8 <HAL_Delay>


#ifdef DEBUG
	uint8_t buffer[4];
		 SCCB_Read(0x0b, buffer);
 80065dc:	f107 030c 	add.w	r3, r7, #12
 80065e0:	4619      	mov	r1, r3
 80065e2:	200b      	movs	r0, #11
 80065e4:	f000 f97e 	bl	80068e4 <SCCB_Read>
		 printf("[OV7670] dev id = %02X\n", buffer[0]);
 80065e8:	7b3b      	ldrb	r3, [r7, #12]
 80065ea:	4619      	mov	r1, r3
 80065ec:	4807      	ldr	r0, [pc, #28]	; (800660c <OV7670_Init+0x74>)
 80065ee:	f000 fae7 	bl	8006bc0 <iprintf>
#endif

	// Stop DCMI clear buffer
	OV7670_StopDCMI();
 80065f2:	f000 f911 	bl	8006818 <OV7670_StopDCMI>
}
 80065f6:	bf00      	nop
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20003cc8 	.word	0x20003cc8
 8006604:	20003ccc 	.word	0x20003ccc
 8006608:	40021000 	.word	0x40021000
 800660c:	08007cfc 	.word	0x08007cfc

08006610 <OV7670_ResolutionOptions>:

void OV7670_ResolutionOptions(uint16_t opt) {
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	4603      	mov	r3, r0
 8006618:	80fb      	strh	r3, [r7, #6]
	switch (opt) {
 800661a:	88fb      	ldrh	r3, [r7, #6]
 800661c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006620:	4293      	cmp	r3, r2
 8006622:	d037      	beq.n	8006694 <OV7670_ResolutionOptions+0x84>
 8006624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006628:	da38      	bge.n	800669c <OV7670_ResolutionOptions+0x8c>
 800662a:	f24b 12df 	movw	r2, #45535	; 0xb1df
 800662e:	4293      	cmp	r3, r2
 8006630:	d02c      	beq.n	800668c <OV7670_ResolutionOptions+0x7c>
 8006632:	f24b 12df 	movw	r2, #45535	; 0xb1df
 8006636:	4293      	cmp	r3, r2
 8006638:	dc30      	bgt.n	800669c <OV7670_ResolutionOptions+0x8c>
 800663a:	f246 32bf 	movw	r2, #25535	; 0x63bf
 800663e:	4293      	cmp	r3, r2
 8006640:	d020      	beq.n	8006684 <OV7670_ResolutionOptions+0x74>
 8006642:	f246 32bf 	movw	r2, #25535	; 0x63bf
 8006646:	4293      	cmp	r3, r2
 8006648:	dc28      	bgt.n	800669c <OV7670_ResolutionOptions+0x8c>
 800664a:	f643 42af 	movw	r2, #15535	; 0x3caf
 800664e:	4293      	cmp	r3, r2
 8006650:	d014      	beq.n	800667c <OV7670_ResolutionOptions+0x6c>
 8006652:	f643 42af 	movw	r2, #15535	; 0x3caf
 8006656:	4293      	cmp	r3, r2
 8006658:	dc20      	bgt.n	800669c <OV7670_ResolutionOptions+0x8c>
 800665a:	f643 42ad 	movw	r2, #15533	; 0x3cad
 800665e:	4293      	cmp	r3, r2
 8006660:	d004      	beq.n	800666c <OV7670_ResolutionOptions+0x5c>
 8006662:	f643 42ae 	movw	r2, #15534	; 0x3cae
 8006666:	4293      	cmp	r3, r2
 8006668:	d004      	beq.n	8006674 <OV7670_ResolutionOptions+0x64>
 800666a:	e017      	b.n	800669c <OV7670_ResolutionOptions+0x8c>
	case 15533:
		OV7670_ResolutionConfiguration(0);
 800666c:	2000      	movs	r0, #0
 800666e:	f000 f81d 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 8006672:	e017      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	case 15534:
		OV7670_ResolutionConfiguration(1);
 8006674:	2001      	movs	r0, #1
 8006676:	f000 f819 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 800667a:	e013      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	case 15535:
		OV7670_ResolutionConfiguration(2);
 800667c:	2002      	movs	r0, #2
 800667e:	f000 f815 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 8006682:	e00f      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	case 25535:
		OV7670_ResolutionConfiguration(3);
 8006684:	2003      	movs	r0, #3
 8006686:	f000 f811 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 800668a:	e00b      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	case 45535:
		OV7670_ResolutionConfiguration(4);
 800668c:	2004      	movs	r0, #4
 800668e:	f000 f80d 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 8006692:	e007      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	case 65535:
		OV7670_ResolutionConfiguration(5);
 8006694:	2005      	movs	r0, #5
 8006696:	f000 f809 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 800669a:	e003      	b.n	80066a4 <OV7670_ResolutionOptions+0x94>
	default:
		OV7670_ResolutionConfiguration(1);
 800669c:	2001      	movs	r0, #1
 800669e:	f000 f805 	bl	80066ac <OV7670_ResolutionConfiguration>
		break;
 80066a2:	bf00      	nop
	}

}
 80066a4:	bf00      	nop
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <OV7670_ResolutionConfiguration>:

void OV7670_ResolutionConfiguration(short opt) {
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	4603      	mov	r3, r0
 80066b4:	80fb      	strh	r3, [r7, #6]
#ifdef DEBUG
	my_printf("Starting resolution choice \r\n");
 80066b6:	4827      	ldr	r0, [pc, #156]	; (8006754 <OV7670_ResolutionConfiguration+0xa8>)
 80066b8:	f7f9 ffb2 	bl	8000620 <my_printf>
#endif
	SCCB_Write(REG_COM3, 4);
 80066bc:	2104      	movs	r1, #4
 80066be:	200c      	movs	r0, #12
 80066c0:	f000 f8e0 	bl	8006884 <SCCB_Write>
	OV7670_Configuration(OV7670_JPEG_INIT);
 80066c4:	4824      	ldr	r0, [pc, #144]	; (8006758 <OV7670_ResolutionConfiguration+0xac>)
 80066c6:	f000 f859 	bl	800677c <OV7670_Configuration>
	OV7670_Configuration(OV7670_YUV422);
 80066ca:	4824      	ldr	r0, [pc, #144]	; (800675c <OV7670_ResolutionConfiguration+0xb0>)
 80066cc:	f000 f856 	bl	800677c <OV7670_Configuration>
	//OV7670_Configuration(OV7670_JPEG);
	HAL_Delay(10);
 80066d0:	200a      	movs	r0, #10
 80066d2:	f7fa fd71 	bl	80011b8 <HAL_Delay>
	//SCCB_Write(0xff, 0x01);
	HAL_Delay(10);
 80066d6:	200a      	movs	r0, #10
 80066d8:	f7fa fd6e 	bl	80011b8 <HAL_Delay>
	//SCCB_Write(0x15, 0x00);

	switch (opt) {
 80066dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066e0:	2b05      	cmp	r3, #5
 80066e2:	d827      	bhi.n	8006734 <OV7670_ResolutionConfiguration+0x88>
 80066e4:	a201      	add	r2, pc, #4	; (adr r2, 80066ec <OV7670_ResolutionConfiguration+0x40>)
 80066e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ea:	bf00      	nop
 80066ec:	08006705 	.word	0x08006705
 80066f0:	0800670d 	.word	0x0800670d
 80066f4:	08006715 	.word	0x08006715
 80066f8:	0800671d 	.word	0x0800671d
 80066fc:	08006725 	.word	0x08006725
 8006700:	0800672d 	.word	0x0800672d
	case 0:
		OV7670_Configuration(OV7670_160x120_JPEG);
 8006704:	4816      	ldr	r0, [pc, #88]	; (8006760 <OV7670_ResolutionConfiguration+0xb4>)
 8006706:	f000 f839 	bl	800677c <OV7670_Configuration>
		break;
 800670a:	e017      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	case 1:
		OV7670_Configuration(OV7670_320x240_JPEG);
 800670c:	4815      	ldr	r0, [pc, #84]	; (8006764 <OV7670_ResolutionConfiguration+0xb8>)
 800670e:	f000 f835 	bl	800677c <OV7670_Configuration>
		break;
 8006712:	e013      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	case 2:
		OV7670_Configuration(OV7670_640x480_JPEG);
 8006714:	4814      	ldr	r0, [pc, #80]	; (8006768 <OV7670_ResolutionConfiguration+0xbc>)
 8006716:	f000 f831 	bl	800677c <OV7670_Configuration>
		break;
 800671a:	e00f      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	case 3:
		OV7670_Configuration(OV7670_800x600_JPEG);
 800671c:	4813      	ldr	r0, [pc, #76]	; (800676c <OV7670_ResolutionConfiguration+0xc0>)
 800671e:	f000 f82d 	bl	800677c <OV7670_Configuration>
		break;
 8006722:	e00b      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	case 4:
		OV7670_Configuration(OV7670_1024x768_JPEG);
 8006724:	4812      	ldr	r0, [pc, #72]	; (8006770 <OV7670_ResolutionConfiguration+0xc4>)
 8006726:	f000 f829 	bl	800677c <OV7670_Configuration>
		break;
 800672a:	e007      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	case 5:
		OV7670_Configuration(OV7670_1280x960_JPEG);
 800672c:	4811      	ldr	r0, [pc, #68]	; (8006774 <OV7670_ResolutionConfiguration+0xc8>)
 800672e:	f000 f825 	bl	800677c <OV7670_Configuration>
		break;
 8006732:	e003      	b.n	800673c <OV7670_ResolutionConfiguration+0x90>
	default:
		OV7670_Configuration(OV7670_320x240_JPEG);
 8006734:	480b      	ldr	r0, [pc, #44]	; (8006764 <OV7670_ResolutionConfiguration+0xb8>)
 8006736:	f000 f821 	bl	800677c <OV7670_Configuration>
		break;
 800673a:	bf00      	nop
	}

#ifdef DEBUG
	my_printf("Finalize configuration \r\n");
 800673c:	480e      	ldr	r0, [pc, #56]	; (8006778 <OV7670_ResolutionConfiguration+0xcc>)
 800673e:	f7f9 ff6f 	bl	8000620 <my_printf>
#endif
	SCCB_Write(0x11, 12);
 8006742:	210c      	movs	r1, #12
 8006744:	2011      	movs	r0, #17
 8006746:	f000 f89d 	bl	8006884 <SCCB_Write>
}
 800674a:	bf00      	nop
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	08007d14 	.word	0x08007d14
 8006758:	08007dd8 	.word	0x08007dd8
 800675c:	08007f14 	.word	0x08007f14
 8006760:	08007f30 	.word	0x08007f30
 8006764:	08007f80 	.word	0x08007f80
 8006768:	08007f94 	.word	0x08007f94
 800676c:	08007fe8 	.word	0x08007fe8
 8006770:	0800803c 	.word	0x0800803c
 8006774:	0800808c 	.word	0x0800808c
 8006778:	08007d34 	.word	0x08007d34

0800677c <OV7670_Configuration>:

void OV7670_Configuration(const unsigned char arr[][2]) {
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	unsigned short i = 0;
 8006784:	2300      	movs	r3, #0
 8006786:	81fb      	strh	r3, [r7, #14]
	uint8_t reg_addr, data, data_read;
	while (1) {
		reg_addr = arr[i][0];
 8006788:	89fb      	ldrh	r3, [r7, #14]
 800678a:	005b      	lsls	r3, r3, #1
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	4413      	add	r3, r2
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	737b      	strb	r3, [r7, #13]
		data = arr[i][1];
 8006794:	89fb      	ldrh	r3, [r7, #14]
 8006796:	005b      	lsls	r3, r3, #1
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	4413      	add	r3, r2
 800679c:	785b      	ldrb	r3, [r3, #1]
 800679e:	733b      	strb	r3, [r7, #12]
		if (reg_addr == 0xff && data == 0xff) {
 80067a0:	7b7b      	ldrb	r3, [r7, #13]
 80067a2:	2bff      	cmp	r3, #255	; 0xff
 80067a4:	d102      	bne.n	80067ac <OV7670_Configuration+0x30>
 80067a6:	7b3b      	ldrb	r3, [r7, #12]
 80067a8:	2bff      	cmp	r3, #255	; 0xff
 80067aa:	d02b      	beq.n	8006804 <OV7670_Configuration+0x88>
			break;
		}
		SCCB_Read(reg_addr, &data_read);
 80067ac:	f107 020b 	add.w	r2, r7, #11
 80067b0:	7b7b      	ldrb	r3, [r7, #13]
 80067b2:	4611      	mov	r1, r2
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 f895 	bl	80068e4 <SCCB_Read>
		SCCB_Write(reg_addr, data);
 80067ba:	7b3a      	ldrb	r2, [r7, #12]
 80067bc:	7b7b      	ldrb	r3, [r7, #13]
 80067be:	4611      	mov	r1, r2
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 f85f 	bl	8006884 <SCCB_Write>
#ifdef DEBUG
		my_printf("SCCB write: 0x%x 0x%x=>0x%x\r\n", reg_addr, data_read, data);
 80067c6:	7b79      	ldrb	r1, [r7, #13]
 80067c8:	7afb      	ldrb	r3, [r7, #11]
 80067ca:	461a      	mov	r2, r3
 80067cc:	7b3b      	ldrb	r3, [r7, #12]
 80067ce:	4810      	ldr	r0, [pc, #64]	; (8006810 <OV7670_Configuration+0x94>)
 80067d0:	f7f9 ff26 	bl	8000620 <my_printf>
#endif
		HAL_Delay(10);
 80067d4:	200a      	movs	r0, #10
 80067d6:	f7fa fcef 	bl	80011b8 <HAL_Delay>
		SCCB_Read(reg_addr, &data_read);
 80067da:	f107 020b 	add.w	r2, r7, #11
 80067de:	7b7b      	ldrb	r3, [r7, #13]
 80067e0:	4611      	mov	r1, r2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f87e 	bl	80068e4 <SCCB_Read>
		if (data != data_read) {
 80067e8:	7afb      	ldrb	r3, [r7, #11]
 80067ea:	7b3a      	ldrb	r2, [r7, #12]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d005      	beq.n	80067fc <OV7670_Configuration+0x80>
#ifdef DEBUG
			my_printf("SCCB write failure: 0x%x 0x%x\r\n", reg_addr, data_read);
 80067f0:	7b7b      	ldrb	r3, [r7, #13]
 80067f2:	7afa      	ldrb	r2, [r7, #11]
 80067f4:	4619      	mov	r1, r3
 80067f6:	4807      	ldr	r0, [pc, #28]	; (8006814 <OV7670_Configuration+0x98>)
 80067f8:	f7f9 ff12 	bl	8000620 <my_printf>
#endif
		}
		i++;
 80067fc:	89fb      	ldrh	r3, [r7, #14]
 80067fe:	3301      	adds	r3, #1
 8006800:	81fb      	strh	r3, [r7, #14]
	while (1) {
 8006802:	e7c1      	b.n	8006788 <OV7670_Configuration+0xc>
			break;
 8006804:	bf00      	nop
	}
}
 8006806:	bf00      	nop
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	08007d50 	.word	0x08007d50
 8006814:	08007d70 	.word	0x08007d70

08006818 <OV7670_StopDCMI>:

/**
 * Stop DCMI (Clear  memory buffer)
 */
void OV7670_StopDCMI(void) {
 8006818:	b580      	push	{r7, lr}
 800681a:	af00      	add	r7, sp, #0
#ifdef DEBUG
	my_printf("DCMI has been stopped \r\n");
 800681c:	4806      	ldr	r0, [pc, #24]	; (8006838 <OV7670_StopDCMI+0x20>)
 800681e:	f7f9 feff 	bl	8000620 <my_printf>
#endif
	HAL_DCMI_Stop(phdcmi);
 8006822:	4b06      	ldr	r3, [pc, #24]	; (800683c <OV7670_StopDCMI+0x24>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f7fa fe9c 	bl	8001564 <HAL_DCMI_Stop>
	HAL_Delay(10); // If you get a DCMI error (data is not received), increase value to 30.
 800682c:	200a      	movs	r0, #10
 800682e:	f7fa fcc3 	bl	80011b8 <HAL_Delay>
}
 8006832:	bf00      	nop
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	08007d90 	.word	0x08007d90
 800683c:	20003ccc 	.word	0x20003ccc

08006840 <OV7670_CaptureSnapshot>:
/**
 * Executes a single reading from DCMI and returns  data as an image.
 * @param frameBuffer Table with data.
 * @param length Length of capture to be transferred.
 */
void OV7670_CaptureSnapshot(uint32_t frameBuffer, int length) {
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
	HAL_DCMI_Start_DMA(phdcmi, DCMI_MODE_SNAPSHOT, frameBuffer, length);
 800684a:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <OV7670_CaptureSnapshot+0x40>)
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	2102      	movs	r1, #2
 8006854:	f7fa fde6 	bl	8001424 <HAL_DCMI_Start_DMA>
	//HAL_DCMI_Start_DMA(phdcmi, DCMI_MODE_CONTINUOUS, frameBuffer, length);

	HAL_Delay(2000);
 8006858:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800685c:	f7fa fcac 	bl	80011b8 <HAL_Delay>
	//HAL_DCMI_Suspend(phdcmi);
	//HAL_DCMI_Stop(phdcmi);

	while(HAL_DCMI_GetState(phdcmi) == HAL_DCMI_STATE_BUSY) HAL_Delay(200);
 8006860:	e002      	b.n	8006868 <OV7670_CaptureSnapshot+0x28>
 8006862:	20c8      	movs	r0, #200	; 0xc8
 8006864:	f7fa fca8 	bl	80011b8 <HAL_Delay>
 8006868:	4b05      	ldr	r3, [pc, #20]	; (8006880 <OV7670_CaptureSnapshot+0x40>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4618      	mov	r0, r3
 800686e:	f7fa ff71 	bl	8001754 <HAL_DCMI_GetState>
 8006872:	4603      	mov	r3, r0
 8006874:	2b02      	cmp	r3, #2
 8006876:	d0f4      	beq.n	8006862 <OV7670_CaptureSnapshot+0x22>

return;
 8006878:	bf00      	nop
}
 800687a:	3708      	adds	r7, #8
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20003ccc 	.word	0x20003ccc

08006884 <SCCB_Write>:
 * Write value to camera register.
 * @param reg_addr Address of register.
 * @param data New value.
 * @return  Operation status.
 */
short SCCB_Write(uint8_t reg_addr, uint8_t data) {
 8006884:	b580      	push	{r7, lr}
 8006886:	b086      	sub	sp, #24
 8006888:	af02      	add	r7, sp, #8
 800688a:	4603      	mov	r3, r0
 800688c:	460a      	mov	r2, r1
 800688e:	71fb      	strb	r3, [r7, #7]
 8006890:	4613      	mov	r3, r2
 8006892:	71bb      	strb	r3, [r7, #6]
	short opertionStatus = 0;
 8006894:	2300      	movs	r3, #0
 8006896:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2] = { 0 };
 8006898:	2300      	movs	r3, #0
 800689a:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef connectionStatus;
	buffer[0] = reg_addr;
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	723b      	strb	r3, [r7, #8]
	buffer[1] = data;
 80068a0:	79bb      	ldrb	r3, [r7, #6]
 80068a2:	727b      	strb	r3, [r7, #9]
  __ASM volatile ("cpsid i" : : : "memory");
 80068a4:	b672      	cpsid	i
}
 80068a6:	bf00      	nop
	__disable_irq();
	connectionStatus = HAL_I2C_Master_Transmit(phi2c, (uint16_t) 0x42, buffer,
 80068a8:	4b0d      	ldr	r3, [pc, #52]	; (80068e0 <SCCB_Write+0x5c>)
 80068aa:	6818      	ldr	r0, [r3, #0]
 80068ac:	f107 0208 	add.w	r2, r7, #8
 80068b0:	2364      	movs	r3, #100	; 0x64
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	2302      	movs	r3, #2
 80068b6:	2142      	movs	r1, #66	; 0x42
 80068b8:	f7fd f910 	bl	8003adc <HAL_I2C_Master_Transmit>
 80068bc:	4603      	mov	r3, r0
 80068be:	737b      	strb	r3, [r7, #13]
			2, 100);
	if (connectionStatus == HAL_OK) {
 80068c0:	7b7b      	ldrb	r3, [r7, #13]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d102      	bne.n	80068cc <SCCB_Write+0x48>
		opertionStatus = 1;
 80068c6:	2301      	movs	r3, #1
 80068c8:	81fb      	strh	r3, [r7, #14]
 80068ca:	e001      	b.n	80068d0 <SCCB_Write+0x4c>
	} else {
		opertionStatus = 0;
 80068cc:	2300      	movs	r3, #0
 80068ce:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 80068d0:	b662      	cpsie	i
}
 80068d2:	bf00      	nop
	}
	__enable_irq();
	return opertionStatus;
 80068d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	20003cc8 	.word	0x20003cc8

080068e4 <SCCB_Read>:
 * Reading data from camera registers.
 * @param reg_addr Address of register.
 * @param pdata Value read from register.
 * @return Operation status.
 */
short SCCB_Read(uint8_t reg_addr, uint8_t *pdata) {
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af02      	add	r7, sp, #8
 80068ea:	4603      	mov	r3, r0
 80068ec:	6039      	str	r1, [r7, #0]
 80068ee:	71fb      	strb	r3, [r7, #7]
	short opertionStatus = 0;
 80068f0:	2300      	movs	r3, #0
 80068f2:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80068f4:	b672      	cpsid	i
}
 80068f6:	bf00      	nop
	HAL_StatusTypeDef connectionStatus;
	__disable_irq();
	connectionStatus = HAL_I2C_Master_Transmit(phi2c, (uint16_t) 0x42,
 80068f8:	4b15      	ldr	r3, [pc, #84]	; (8006950 <SCCB_Read+0x6c>)
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	1dfa      	adds	r2, r7, #7
 80068fe:	2364      	movs	r3, #100	; 0x64
 8006900:	9300      	str	r3, [sp, #0]
 8006902:	2301      	movs	r3, #1
 8006904:	2142      	movs	r1, #66	; 0x42
 8006906:	f7fd f8e9 	bl	8003adc <HAL_I2C_Master_Transmit>
 800690a:	4603      	mov	r3, r0
 800690c:	737b      	strb	r3, [r7, #13]
			&reg_addr, 1, 100);
	if (connectionStatus == HAL_OK) {
 800690e:	7b7b      	ldrb	r3, [r7, #13]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d113      	bne.n	800693c <SCCB_Read+0x58>
		connectionStatus = HAL_I2C_Master_Receive(phi2c, (uint16_t) 0x43, pdata,
 8006914:	4b0e      	ldr	r3, [pc, #56]	; (8006950 <SCCB_Read+0x6c>)
 8006916:	6818      	ldr	r0, [r3, #0]
 8006918:	2364      	movs	r3, #100	; 0x64
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	2301      	movs	r3, #1
 800691e:	683a      	ldr	r2, [r7, #0]
 8006920:	2143      	movs	r1, #67	; 0x43
 8006922:	f7fd f9d9 	bl	8003cd8 <HAL_I2C_Master_Receive>
 8006926:	4603      	mov	r3, r0
 8006928:	737b      	strb	r3, [r7, #13]
				1, 100);
		if (connectionStatus == HAL_OK) {
 800692a:	7b7b      	ldrb	r3, [r7, #13]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d102      	bne.n	8006936 <SCCB_Read+0x52>
			opertionStatus = 0;
 8006930:	2300      	movs	r3, #0
 8006932:	81fb      	strh	r3, [r7, #14]
 8006934:	e004      	b.n	8006940 <SCCB_Read+0x5c>
		} else {
			opertionStatus = 1;
 8006936:	2301      	movs	r3, #1
 8006938:	81fb      	strh	r3, [r7, #14]
 800693a:	e001      	b.n	8006940 <SCCB_Read+0x5c>
		}
	} else {
		opertionStatus = 2;
 800693c:	2302      	movs	r3, #2
 800693e:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 8006940:	b662      	cpsie	i
}
 8006942:	bf00      	nop
	}
	__enable_irq();
	return opertionStatus;
 8006944:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8006948:	4618      	mov	r0, r3
 800694a:	3710      	adds	r7, #16
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	20003cc8 	.word	0x20003cc8

08006954 <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  printf("FRAME %d\n", HAL_GetTick());
 800695c:	f7fa fc20 	bl	80011a0 <HAL_GetTick>
 8006960:	4603      	mov	r3, r0
 8006962:	4619      	mov	r1, r3
 8006964:	4803      	ldr	r0, [pc, #12]	; (8006974 <HAL_DCMI_FrameEventCallback+0x20>)
 8006966:	f000 f92b 	bl	8006bc0 <iprintf>
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_QVGA_WIDTH * OV7670_QVGA_HEIGHT/2);
  }
  s_currentV++;
  s_currentH = 0;
  */
}
 800696a:	bf00      	nop
 800696c:	3708      	adds	r7, #8
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	08007dac 	.word	0x08007dac

08006978 <__errno>:
 8006978:	4b01      	ldr	r3, [pc, #4]	; (8006980 <__errno+0x8>)
 800697a:	6818      	ldr	r0, [r3, #0]
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	2000000c 	.word	0x2000000c

08006984 <__libc_init_array>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	4d0d      	ldr	r5, [pc, #52]	; (80069bc <__libc_init_array+0x38>)
 8006988:	4c0d      	ldr	r4, [pc, #52]	; (80069c0 <__libc_init_array+0x3c>)
 800698a:	1b64      	subs	r4, r4, r5
 800698c:	10a4      	asrs	r4, r4, #2
 800698e:	2600      	movs	r6, #0
 8006990:	42a6      	cmp	r6, r4
 8006992:	d109      	bne.n	80069a8 <__libc_init_array+0x24>
 8006994:	4d0b      	ldr	r5, [pc, #44]	; (80069c4 <__libc_init_array+0x40>)
 8006996:	4c0c      	ldr	r4, [pc, #48]	; (80069c8 <__libc_init_array+0x44>)
 8006998:	f001 f98a 	bl	8007cb0 <_init>
 800699c:	1b64      	subs	r4, r4, r5
 800699e:	10a4      	asrs	r4, r4, #2
 80069a0:	2600      	movs	r6, #0
 80069a2:	42a6      	cmp	r6, r4
 80069a4:	d105      	bne.n	80069b2 <__libc_init_array+0x2e>
 80069a6:	bd70      	pop	{r4, r5, r6, pc}
 80069a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ac:	4798      	blx	r3
 80069ae:	3601      	adds	r6, #1
 80069b0:	e7ee      	b.n	8006990 <__libc_init_array+0xc>
 80069b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069b6:	4798      	blx	r3
 80069b8:	3601      	adds	r6, #1
 80069ba:	e7f2      	b.n	80069a2 <__libc_init_array+0x1e>
 80069bc:	08008180 	.word	0x08008180
 80069c0:	08008180 	.word	0x08008180
 80069c4:	08008180 	.word	0x08008180
 80069c8:	08008184 	.word	0x08008184

080069cc <__retarget_lock_init_recursive>:
 80069cc:	4770      	bx	lr

080069ce <__retarget_lock_acquire_recursive>:
 80069ce:	4770      	bx	lr

080069d0 <__retarget_lock_release_recursive>:
 80069d0:	4770      	bx	lr

080069d2 <memcpy>:
 80069d2:	440a      	add	r2, r1
 80069d4:	4291      	cmp	r1, r2
 80069d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80069da:	d100      	bne.n	80069de <memcpy+0xc>
 80069dc:	4770      	bx	lr
 80069de:	b510      	push	{r4, lr}
 80069e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069e8:	4291      	cmp	r1, r2
 80069ea:	d1f9      	bne.n	80069e0 <memcpy+0xe>
 80069ec:	bd10      	pop	{r4, pc}

080069ee <memset>:
 80069ee:	4402      	add	r2, r0
 80069f0:	4603      	mov	r3, r0
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d100      	bne.n	80069f8 <memset+0xa>
 80069f6:	4770      	bx	lr
 80069f8:	f803 1b01 	strb.w	r1, [r3], #1
 80069fc:	e7f9      	b.n	80069f2 <memset+0x4>
	...

08006a00 <_free_r>:
 8006a00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a02:	2900      	cmp	r1, #0
 8006a04:	d044      	beq.n	8006a90 <_free_r+0x90>
 8006a06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a0a:	9001      	str	r0, [sp, #4]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f1a1 0404 	sub.w	r4, r1, #4
 8006a12:	bfb8      	it	lt
 8006a14:	18e4      	addlt	r4, r4, r3
 8006a16:	f000 fbf7 	bl	8007208 <__malloc_lock>
 8006a1a:	4a1e      	ldr	r2, [pc, #120]	; (8006a94 <_free_r+0x94>)
 8006a1c:	9801      	ldr	r0, [sp, #4]
 8006a1e:	6813      	ldr	r3, [r2, #0]
 8006a20:	b933      	cbnz	r3, 8006a30 <_free_r+0x30>
 8006a22:	6063      	str	r3, [r4, #4]
 8006a24:	6014      	str	r4, [r2, #0]
 8006a26:	b003      	add	sp, #12
 8006a28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a2c:	f000 bbf2 	b.w	8007214 <__malloc_unlock>
 8006a30:	42a3      	cmp	r3, r4
 8006a32:	d908      	bls.n	8006a46 <_free_r+0x46>
 8006a34:	6825      	ldr	r5, [r4, #0]
 8006a36:	1961      	adds	r1, r4, r5
 8006a38:	428b      	cmp	r3, r1
 8006a3a:	bf01      	itttt	eq
 8006a3c:	6819      	ldreq	r1, [r3, #0]
 8006a3e:	685b      	ldreq	r3, [r3, #4]
 8006a40:	1949      	addeq	r1, r1, r5
 8006a42:	6021      	streq	r1, [r4, #0]
 8006a44:	e7ed      	b.n	8006a22 <_free_r+0x22>
 8006a46:	461a      	mov	r2, r3
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	b10b      	cbz	r3, 8006a50 <_free_r+0x50>
 8006a4c:	42a3      	cmp	r3, r4
 8006a4e:	d9fa      	bls.n	8006a46 <_free_r+0x46>
 8006a50:	6811      	ldr	r1, [r2, #0]
 8006a52:	1855      	adds	r5, r2, r1
 8006a54:	42a5      	cmp	r5, r4
 8006a56:	d10b      	bne.n	8006a70 <_free_r+0x70>
 8006a58:	6824      	ldr	r4, [r4, #0]
 8006a5a:	4421      	add	r1, r4
 8006a5c:	1854      	adds	r4, r2, r1
 8006a5e:	42a3      	cmp	r3, r4
 8006a60:	6011      	str	r1, [r2, #0]
 8006a62:	d1e0      	bne.n	8006a26 <_free_r+0x26>
 8006a64:	681c      	ldr	r4, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	6053      	str	r3, [r2, #4]
 8006a6a:	4421      	add	r1, r4
 8006a6c:	6011      	str	r1, [r2, #0]
 8006a6e:	e7da      	b.n	8006a26 <_free_r+0x26>
 8006a70:	d902      	bls.n	8006a78 <_free_r+0x78>
 8006a72:	230c      	movs	r3, #12
 8006a74:	6003      	str	r3, [r0, #0]
 8006a76:	e7d6      	b.n	8006a26 <_free_r+0x26>
 8006a78:	6825      	ldr	r5, [r4, #0]
 8006a7a:	1961      	adds	r1, r4, r5
 8006a7c:	428b      	cmp	r3, r1
 8006a7e:	bf04      	itt	eq
 8006a80:	6819      	ldreq	r1, [r3, #0]
 8006a82:	685b      	ldreq	r3, [r3, #4]
 8006a84:	6063      	str	r3, [r4, #4]
 8006a86:	bf04      	itt	eq
 8006a88:	1949      	addeq	r1, r1, r5
 8006a8a:	6021      	streq	r1, [r4, #0]
 8006a8c:	6054      	str	r4, [r2, #4]
 8006a8e:	e7ca      	b.n	8006a26 <_free_r+0x26>
 8006a90:	b003      	add	sp, #12
 8006a92:	bd30      	pop	{r4, r5, pc}
 8006a94:	20003cd4 	.word	0x20003cd4

08006a98 <sbrk_aligned>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	4e0e      	ldr	r6, [pc, #56]	; (8006ad4 <sbrk_aligned+0x3c>)
 8006a9c:	460c      	mov	r4, r1
 8006a9e:	6831      	ldr	r1, [r6, #0]
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	b911      	cbnz	r1, 8006aaa <sbrk_aligned+0x12>
 8006aa4:	f000 f8a4 	bl	8006bf0 <_sbrk_r>
 8006aa8:	6030      	str	r0, [r6, #0]
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4628      	mov	r0, r5
 8006aae:	f000 f89f 	bl	8006bf0 <_sbrk_r>
 8006ab2:	1c43      	adds	r3, r0, #1
 8006ab4:	d00a      	beq.n	8006acc <sbrk_aligned+0x34>
 8006ab6:	1cc4      	adds	r4, r0, #3
 8006ab8:	f024 0403 	bic.w	r4, r4, #3
 8006abc:	42a0      	cmp	r0, r4
 8006abe:	d007      	beq.n	8006ad0 <sbrk_aligned+0x38>
 8006ac0:	1a21      	subs	r1, r4, r0
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	f000 f894 	bl	8006bf0 <_sbrk_r>
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d101      	bne.n	8006ad0 <sbrk_aligned+0x38>
 8006acc:	f04f 34ff 	mov.w	r4, #4294967295
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}
 8006ad4:	20003cd8 	.word	0x20003cd8

08006ad8 <_malloc_r>:
 8006ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006adc:	1ccd      	adds	r5, r1, #3
 8006ade:	f025 0503 	bic.w	r5, r5, #3
 8006ae2:	3508      	adds	r5, #8
 8006ae4:	2d0c      	cmp	r5, #12
 8006ae6:	bf38      	it	cc
 8006ae8:	250c      	movcc	r5, #12
 8006aea:	2d00      	cmp	r5, #0
 8006aec:	4607      	mov	r7, r0
 8006aee:	db01      	blt.n	8006af4 <_malloc_r+0x1c>
 8006af0:	42a9      	cmp	r1, r5
 8006af2:	d905      	bls.n	8006b00 <_malloc_r+0x28>
 8006af4:	230c      	movs	r3, #12
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	2600      	movs	r6, #0
 8006afa:	4630      	mov	r0, r6
 8006afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b00:	4e2e      	ldr	r6, [pc, #184]	; (8006bbc <_malloc_r+0xe4>)
 8006b02:	f000 fb81 	bl	8007208 <__malloc_lock>
 8006b06:	6833      	ldr	r3, [r6, #0]
 8006b08:	461c      	mov	r4, r3
 8006b0a:	bb34      	cbnz	r4, 8006b5a <_malloc_r+0x82>
 8006b0c:	4629      	mov	r1, r5
 8006b0e:	4638      	mov	r0, r7
 8006b10:	f7ff ffc2 	bl	8006a98 <sbrk_aligned>
 8006b14:	1c43      	adds	r3, r0, #1
 8006b16:	4604      	mov	r4, r0
 8006b18:	d14d      	bne.n	8006bb6 <_malloc_r+0xde>
 8006b1a:	6834      	ldr	r4, [r6, #0]
 8006b1c:	4626      	mov	r6, r4
 8006b1e:	2e00      	cmp	r6, #0
 8006b20:	d140      	bne.n	8006ba4 <_malloc_r+0xcc>
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	4631      	mov	r1, r6
 8006b26:	4638      	mov	r0, r7
 8006b28:	eb04 0803 	add.w	r8, r4, r3
 8006b2c:	f000 f860 	bl	8006bf0 <_sbrk_r>
 8006b30:	4580      	cmp	r8, r0
 8006b32:	d13a      	bne.n	8006baa <_malloc_r+0xd2>
 8006b34:	6821      	ldr	r1, [r4, #0]
 8006b36:	3503      	adds	r5, #3
 8006b38:	1a6d      	subs	r5, r5, r1
 8006b3a:	f025 0503 	bic.w	r5, r5, #3
 8006b3e:	3508      	adds	r5, #8
 8006b40:	2d0c      	cmp	r5, #12
 8006b42:	bf38      	it	cc
 8006b44:	250c      	movcc	r5, #12
 8006b46:	4629      	mov	r1, r5
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f7ff ffa5 	bl	8006a98 <sbrk_aligned>
 8006b4e:	3001      	adds	r0, #1
 8006b50:	d02b      	beq.n	8006baa <_malloc_r+0xd2>
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	442b      	add	r3, r5
 8006b56:	6023      	str	r3, [r4, #0]
 8006b58:	e00e      	b.n	8006b78 <_malloc_r+0xa0>
 8006b5a:	6822      	ldr	r2, [r4, #0]
 8006b5c:	1b52      	subs	r2, r2, r5
 8006b5e:	d41e      	bmi.n	8006b9e <_malloc_r+0xc6>
 8006b60:	2a0b      	cmp	r2, #11
 8006b62:	d916      	bls.n	8006b92 <_malloc_r+0xba>
 8006b64:	1961      	adds	r1, r4, r5
 8006b66:	42a3      	cmp	r3, r4
 8006b68:	6025      	str	r5, [r4, #0]
 8006b6a:	bf18      	it	ne
 8006b6c:	6059      	strne	r1, [r3, #4]
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	bf08      	it	eq
 8006b72:	6031      	streq	r1, [r6, #0]
 8006b74:	5162      	str	r2, [r4, r5]
 8006b76:	604b      	str	r3, [r1, #4]
 8006b78:	4638      	mov	r0, r7
 8006b7a:	f104 060b 	add.w	r6, r4, #11
 8006b7e:	f000 fb49 	bl	8007214 <__malloc_unlock>
 8006b82:	f026 0607 	bic.w	r6, r6, #7
 8006b86:	1d23      	adds	r3, r4, #4
 8006b88:	1af2      	subs	r2, r6, r3
 8006b8a:	d0b6      	beq.n	8006afa <_malloc_r+0x22>
 8006b8c:	1b9b      	subs	r3, r3, r6
 8006b8e:	50a3      	str	r3, [r4, r2]
 8006b90:	e7b3      	b.n	8006afa <_malloc_r+0x22>
 8006b92:	6862      	ldr	r2, [r4, #4]
 8006b94:	42a3      	cmp	r3, r4
 8006b96:	bf0c      	ite	eq
 8006b98:	6032      	streq	r2, [r6, #0]
 8006b9a:	605a      	strne	r2, [r3, #4]
 8006b9c:	e7ec      	b.n	8006b78 <_malloc_r+0xa0>
 8006b9e:	4623      	mov	r3, r4
 8006ba0:	6864      	ldr	r4, [r4, #4]
 8006ba2:	e7b2      	b.n	8006b0a <_malloc_r+0x32>
 8006ba4:	4634      	mov	r4, r6
 8006ba6:	6876      	ldr	r6, [r6, #4]
 8006ba8:	e7b9      	b.n	8006b1e <_malloc_r+0x46>
 8006baa:	230c      	movs	r3, #12
 8006bac:	603b      	str	r3, [r7, #0]
 8006bae:	4638      	mov	r0, r7
 8006bb0:	f000 fb30 	bl	8007214 <__malloc_unlock>
 8006bb4:	e7a1      	b.n	8006afa <_malloc_r+0x22>
 8006bb6:	6025      	str	r5, [r4, #0]
 8006bb8:	e7de      	b.n	8006b78 <_malloc_r+0xa0>
 8006bba:	bf00      	nop
 8006bbc:	20003cd4 	.word	0x20003cd4

08006bc0 <iprintf>:
 8006bc0:	b40f      	push	{r0, r1, r2, r3}
 8006bc2:	4b0a      	ldr	r3, [pc, #40]	; (8006bec <iprintf+0x2c>)
 8006bc4:	b513      	push	{r0, r1, r4, lr}
 8006bc6:	681c      	ldr	r4, [r3, #0]
 8006bc8:	b124      	cbz	r4, 8006bd4 <iprintf+0x14>
 8006bca:	69a3      	ldr	r3, [r4, #24]
 8006bcc:	b913      	cbnz	r3, 8006bd4 <iprintf+0x14>
 8006bce:	4620      	mov	r0, r4
 8006bd0:	f000 fa18 	bl	8007004 <__sinit>
 8006bd4:	ab05      	add	r3, sp, #20
 8006bd6:	9a04      	ldr	r2, [sp, #16]
 8006bd8:	68a1      	ldr	r1, [r4, #8]
 8006bda:	9301      	str	r3, [sp, #4]
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 fca5 	bl	800752c <_vfiprintf_r>
 8006be2:	b002      	add	sp, #8
 8006be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006be8:	b004      	add	sp, #16
 8006bea:	4770      	bx	lr
 8006bec:	2000000c 	.word	0x2000000c

08006bf0 <_sbrk_r>:
 8006bf0:	b538      	push	{r3, r4, r5, lr}
 8006bf2:	4d06      	ldr	r5, [pc, #24]	; (8006c0c <_sbrk_r+0x1c>)
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	4608      	mov	r0, r1
 8006bfa:	602b      	str	r3, [r5, #0]
 8006bfc:	f7fa fa22 	bl	8001044 <_sbrk>
 8006c00:	1c43      	adds	r3, r0, #1
 8006c02:	d102      	bne.n	8006c0a <_sbrk_r+0x1a>
 8006c04:	682b      	ldr	r3, [r5, #0]
 8006c06:	b103      	cbz	r3, 8006c0a <_sbrk_r+0x1a>
 8006c08:	6023      	str	r3, [r4, #0]
 8006c0a:	bd38      	pop	{r3, r4, r5, pc}
 8006c0c:	20003cdc 	.word	0x20003cdc

08006c10 <_vsiprintf_r>:
 8006c10:	b500      	push	{lr}
 8006c12:	b09b      	sub	sp, #108	; 0x6c
 8006c14:	9100      	str	r1, [sp, #0]
 8006c16:	9104      	str	r1, [sp, #16]
 8006c18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c1c:	9105      	str	r1, [sp, #20]
 8006c1e:	9102      	str	r1, [sp, #8]
 8006c20:	4905      	ldr	r1, [pc, #20]	; (8006c38 <_vsiprintf_r+0x28>)
 8006c22:	9103      	str	r1, [sp, #12]
 8006c24:	4669      	mov	r1, sp
 8006c26:	f000 fb57 	bl	80072d8 <_svfiprintf_r>
 8006c2a:	9b00      	ldr	r3, [sp, #0]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]
 8006c30:	b01b      	add	sp, #108	; 0x6c
 8006c32:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c36:	bf00      	nop
 8006c38:	ffff0208 	.word	0xffff0208

08006c3c <vsiprintf>:
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	460a      	mov	r2, r1
 8006c40:	4601      	mov	r1, r0
 8006c42:	4802      	ldr	r0, [pc, #8]	; (8006c4c <vsiprintf+0x10>)
 8006c44:	6800      	ldr	r0, [r0, #0]
 8006c46:	f7ff bfe3 	b.w	8006c10 <_vsiprintf_r>
 8006c4a:	bf00      	nop
 8006c4c:	2000000c 	.word	0x2000000c

08006c50 <__swbuf_r>:
 8006c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c52:	460e      	mov	r6, r1
 8006c54:	4614      	mov	r4, r2
 8006c56:	4605      	mov	r5, r0
 8006c58:	b118      	cbz	r0, 8006c62 <__swbuf_r+0x12>
 8006c5a:	6983      	ldr	r3, [r0, #24]
 8006c5c:	b90b      	cbnz	r3, 8006c62 <__swbuf_r+0x12>
 8006c5e:	f000 f9d1 	bl	8007004 <__sinit>
 8006c62:	4b21      	ldr	r3, [pc, #132]	; (8006ce8 <__swbuf_r+0x98>)
 8006c64:	429c      	cmp	r4, r3
 8006c66:	d12b      	bne.n	8006cc0 <__swbuf_r+0x70>
 8006c68:	686c      	ldr	r4, [r5, #4]
 8006c6a:	69a3      	ldr	r3, [r4, #24]
 8006c6c:	60a3      	str	r3, [r4, #8]
 8006c6e:	89a3      	ldrh	r3, [r4, #12]
 8006c70:	071a      	lsls	r2, r3, #28
 8006c72:	d52f      	bpl.n	8006cd4 <__swbuf_r+0x84>
 8006c74:	6923      	ldr	r3, [r4, #16]
 8006c76:	b36b      	cbz	r3, 8006cd4 <__swbuf_r+0x84>
 8006c78:	6923      	ldr	r3, [r4, #16]
 8006c7a:	6820      	ldr	r0, [r4, #0]
 8006c7c:	1ac0      	subs	r0, r0, r3
 8006c7e:	6963      	ldr	r3, [r4, #20]
 8006c80:	b2f6      	uxtb	r6, r6
 8006c82:	4283      	cmp	r3, r0
 8006c84:	4637      	mov	r7, r6
 8006c86:	dc04      	bgt.n	8006c92 <__swbuf_r+0x42>
 8006c88:	4621      	mov	r1, r4
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	f000 f926 	bl	8006edc <_fflush_r>
 8006c90:	bb30      	cbnz	r0, 8006ce0 <__swbuf_r+0x90>
 8006c92:	68a3      	ldr	r3, [r4, #8]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	60a3      	str	r3, [r4, #8]
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	1c5a      	adds	r2, r3, #1
 8006c9c:	6022      	str	r2, [r4, #0]
 8006c9e:	701e      	strb	r6, [r3, #0]
 8006ca0:	6963      	ldr	r3, [r4, #20]
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	4283      	cmp	r3, r0
 8006ca6:	d004      	beq.n	8006cb2 <__swbuf_r+0x62>
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	07db      	lsls	r3, r3, #31
 8006cac:	d506      	bpl.n	8006cbc <__swbuf_r+0x6c>
 8006cae:	2e0a      	cmp	r6, #10
 8006cb0:	d104      	bne.n	8006cbc <__swbuf_r+0x6c>
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	f000 f911 	bl	8006edc <_fflush_r>
 8006cba:	b988      	cbnz	r0, 8006ce0 <__swbuf_r+0x90>
 8006cbc:	4638      	mov	r0, r7
 8006cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cc0:	4b0a      	ldr	r3, [pc, #40]	; (8006cec <__swbuf_r+0x9c>)
 8006cc2:	429c      	cmp	r4, r3
 8006cc4:	d101      	bne.n	8006cca <__swbuf_r+0x7a>
 8006cc6:	68ac      	ldr	r4, [r5, #8]
 8006cc8:	e7cf      	b.n	8006c6a <__swbuf_r+0x1a>
 8006cca:	4b09      	ldr	r3, [pc, #36]	; (8006cf0 <__swbuf_r+0xa0>)
 8006ccc:	429c      	cmp	r4, r3
 8006cce:	bf08      	it	eq
 8006cd0:	68ec      	ldreq	r4, [r5, #12]
 8006cd2:	e7ca      	b.n	8006c6a <__swbuf_r+0x1a>
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	f000 f80c 	bl	8006cf4 <__swsetup_r>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d0cb      	beq.n	8006c78 <__swbuf_r+0x28>
 8006ce0:	f04f 37ff 	mov.w	r7, #4294967295
 8006ce4:	e7ea      	b.n	8006cbc <__swbuf_r+0x6c>
 8006ce6:	bf00      	nop
 8006ce8:	08008104 	.word	0x08008104
 8006cec:	08008124 	.word	0x08008124
 8006cf0:	080080e4 	.word	0x080080e4

08006cf4 <__swsetup_r>:
 8006cf4:	4b32      	ldr	r3, [pc, #200]	; (8006dc0 <__swsetup_r+0xcc>)
 8006cf6:	b570      	push	{r4, r5, r6, lr}
 8006cf8:	681d      	ldr	r5, [r3, #0]
 8006cfa:	4606      	mov	r6, r0
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	b125      	cbz	r5, 8006d0a <__swsetup_r+0x16>
 8006d00:	69ab      	ldr	r3, [r5, #24]
 8006d02:	b913      	cbnz	r3, 8006d0a <__swsetup_r+0x16>
 8006d04:	4628      	mov	r0, r5
 8006d06:	f000 f97d 	bl	8007004 <__sinit>
 8006d0a:	4b2e      	ldr	r3, [pc, #184]	; (8006dc4 <__swsetup_r+0xd0>)
 8006d0c:	429c      	cmp	r4, r3
 8006d0e:	d10f      	bne.n	8006d30 <__swsetup_r+0x3c>
 8006d10:	686c      	ldr	r4, [r5, #4]
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d18:	0719      	lsls	r1, r3, #28
 8006d1a:	d42c      	bmi.n	8006d76 <__swsetup_r+0x82>
 8006d1c:	06dd      	lsls	r5, r3, #27
 8006d1e:	d411      	bmi.n	8006d44 <__swsetup_r+0x50>
 8006d20:	2309      	movs	r3, #9
 8006d22:	6033      	str	r3, [r6, #0]
 8006d24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d28:	81a3      	strh	r3, [r4, #12]
 8006d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d2e:	e03e      	b.n	8006dae <__swsetup_r+0xba>
 8006d30:	4b25      	ldr	r3, [pc, #148]	; (8006dc8 <__swsetup_r+0xd4>)
 8006d32:	429c      	cmp	r4, r3
 8006d34:	d101      	bne.n	8006d3a <__swsetup_r+0x46>
 8006d36:	68ac      	ldr	r4, [r5, #8]
 8006d38:	e7eb      	b.n	8006d12 <__swsetup_r+0x1e>
 8006d3a:	4b24      	ldr	r3, [pc, #144]	; (8006dcc <__swsetup_r+0xd8>)
 8006d3c:	429c      	cmp	r4, r3
 8006d3e:	bf08      	it	eq
 8006d40:	68ec      	ldreq	r4, [r5, #12]
 8006d42:	e7e6      	b.n	8006d12 <__swsetup_r+0x1e>
 8006d44:	0758      	lsls	r0, r3, #29
 8006d46:	d512      	bpl.n	8006d6e <__swsetup_r+0x7a>
 8006d48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d4a:	b141      	cbz	r1, 8006d5e <__swsetup_r+0x6a>
 8006d4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d50:	4299      	cmp	r1, r3
 8006d52:	d002      	beq.n	8006d5a <__swsetup_r+0x66>
 8006d54:	4630      	mov	r0, r6
 8006d56:	f7ff fe53 	bl	8006a00 <_free_r>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	6363      	str	r3, [r4, #52]	; 0x34
 8006d5e:	89a3      	ldrh	r3, [r4, #12]
 8006d60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d64:	81a3      	strh	r3, [r4, #12]
 8006d66:	2300      	movs	r3, #0
 8006d68:	6063      	str	r3, [r4, #4]
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	89a3      	ldrh	r3, [r4, #12]
 8006d70:	f043 0308 	orr.w	r3, r3, #8
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	b94b      	cbnz	r3, 8006d8e <__swsetup_r+0x9a>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d84:	d003      	beq.n	8006d8e <__swsetup_r+0x9a>
 8006d86:	4621      	mov	r1, r4
 8006d88:	4630      	mov	r0, r6
 8006d8a:	f000 f9fd 	bl	8007188 <__smakebuf_r>
 8006d8e:	89a0      	ldrh	r0, [r4, #12]
 8006d90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d94:	f010 0301 	ands.w	r3, r0, #1
 8006d98:	d00a      	beq.n	8006db0 <__swsetup_r+0xbc>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	60a3      	str	r3, [r4, #8]
 8006d9e:	6963      	ldr	r3, [r4, #20]
 8006da0:	425b      	negs	r3, r3
 8006da2:	61a3      	str	r3, [r4, #24]
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	b943      	cbnz	r3, 8006dba <__swsetup_r+0xc6>
 8006da8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006dac:	d1ba      	bne.n	8006d24 <__swsetup_r+0x30>
 8006dae:	bd70      	pop	{r4, r5, r6, pc}
 8006db0:	0781      	lsls	r1, r0, #30
 8006db2:	bf58      	it	pl
 8006db4:	6963      	ldrpl	r3, [r4, #20]
 8006db6:	60a3      	str	r3, [r4, #8]
 8006db8:	e7f4      	b.n	8006da4 <__swsetup_r+0xb0>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	e7f7      	b.n	8006dae <__swsetup_r+0xba>
 8006dbe:	bf00      	nop
 8006dc0:	2000000c 	.word	0x2000000c
 8006dc4:	08008104 	.word	0x08008104
 8006dc8:	08008124 	.word	0x08008124
 8006dcc:	080080e4 	.word	0x080080e4

08006dd0 <__sflush_r>:
 8006dd0:	898a      	ldrh	r2, [r1, #12]
 8006dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	0710      	lsls	r0, r2, #28
 8006dda:	460c      	mov	r4, r1
 8006ddc:	d458      	bmi.n	8006e90 <__sflush_r+0xc0>
 8006dde:	684b      	ldr	r3, [r1, #4]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dc05      	bgt.n	8006df0 <__sflush_r+0x20>
 8006de4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	dc02      	bgt.n	8006df0 <__sflush_r+0x20>
 8006dea:	2000      	movs	r0, #0
 8006dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006df2:	2e00      	cmp	r6, #0
 8006df4:	d0f9      	beq.n	8006dea <__sflush_r+0x1a>
 8006df6:	2300      	movs	r3, #0
 8006df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006dfc:	682f      	ldr	r7, [r5, #0]
 8006dfe:	602b      	str	r3, [r5, #0]
 8006e00:	d032      	beq.n	8006e68 <__sflush_r+0x98>
 8006e02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e04:	89a3      	ldrh	r3, [r4, #12]
 8006e06:	075a      	lsls	r2, r3, #29
 8006e08:	d505      	bpl.n	8006e16 <__sflush_r+0x46>
 8006e0a:	6863      	ldr	r3, [r4, #4]
 8006e0c:	1ac0      	subs	r0, r0, r3
 8006e0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e10:	b10b      	cbz	r3, 8006e16 <__sflush_r+0x46>
 8006e12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e14:	1ac0      	subs	r0, r0, r3
 8006e16:	2300      	movs	r3, #0
 8006e18:	4602      	mov	r2, r0
 8006e1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e1c:	6a21      	ldr	r1, [r4, #32]
 8006e1e:	4628      	mov	r0, r5
 8006e20:	47b0      	blx	r6
 8006e22:	1c43      	adds	r3, r0, #1
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	d106      	bne.n	8006e36 <__sflush_r+0x66>
 8006e28:	6829      	ldr	r1, [r5, #0]
 8006e2a:	291d      	cmp	r1, #29
 8006e2c:	d82c      	bhi.n	8006e88 <__sflush_r+0xb8>
 8006e2e:	4a2a      	ldr	r2, [pc, #168]	; (8006ed8 <__sflush_r+0x108>)
 8006e30:	40ca      	lsrs	r2, r1
 8006e32:	07d6      	lsls	r6, r2, #31
 8006e34:	d528      	bpl.n	8006e88 <__sflush_r+0xb8>
 8006e36:	2200      	movs	r2, #0
 8006e38:	6062      	str	r2, [r4, #4]
 8006e3a:	04d9      	lsls	r1, r3, #19
 8006e3c:	6922      	ldr	r2, [r4, #16]
 8006e3e:	6022      	str	r2, [r4, #0]
 8006e40:	d504      	bpl.n	8006e4c <__sflush_r+0x7c>
 8006e42:	1c42      	adds	r2, r0, #1
 8006e44:	d101      	bne.n	8006e4a <__sflush_r+0x7a>
 8006e46:	682b      	ldr	r3, [r5, #0]
 8006e48:	b903      	cbnz	r3, 8006e4c <__sflush_r+0x7c>
 8006e4a:	6560      	str	r0, [r4, #84]	; 0x54
 8006e4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e4e:	602f      	str	r7, [r5, #0]
 8006e50:	2900      	cmp	r1, #0
 8006e52:	d0ca      	beq.n	8006dea <__sflush_r+0x1a>
 8006e54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e58:	4299      	cmp	r1, r3
 8006e5a:	d002      	beq.n	8006e62 <__sflush_r+0x92>
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	f7ff fdcf 	bl	8006a00 <_free_r>
 8006e62:	2000      	movs	r0, #0
 8006e64:	6360      	str	r0, [r4, #52]	; 0x34
 8006e66:	e7c1      	b.n	8006dec <__sflush_r+0x1c>
 8006e68:	6a21      	ldr	r1, [r4, #32]
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	47b0      	blx	r6
 8006e70:	1c41      	adds	r1, r0, #1
 8006e72:	d1c7      	bne.n	8006e04 <__sflush_r+0x34>
 8006e74:	682b      	ldr	r3, [r5, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0c4      	beq.n	8006e04 <__sflush_r+0x34>
 8006e7a:	2b1d      	cmp	r3, #29
 8006e7c:	d001      	beq.n	8006e82 <__sflush_r+0xb2>
 8006e7e:	2b16      	cmp	r3, #22
 8006e80:	d101      	bne.n	8006e86 <__sflush_r+0xb6>
 8006e82:	602f      	str	r7, [r5, #0]
 8006e84:	e7b1      	b.n	8006dea <__sflush_r+0x1a>
 8006e86:	89a3      	ldrh	r3, [r4, #12]
 8006e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e8c:	81a3      	strh	r3, [r4, #12]
 8006e8e:	e7ad      	b.n	8006dec <__sflush_r+0x1c>
 8006e90:	690f      	ldr	r7, [r1, #16]
 8006e92:	2f00      	cmp	r7, #0
 8006e94:	d0a9      	beq.n	8006dea <__sflush_r+0x1a>
 8006e96:	0793      	lsls	r3, r2, #30
 8006e98:	680e      	ldr	r6, [r1, #0]
 8006e9a:	bf08      	it	eq
 8006e9c:	694b      	ldreq	r3, [r1, #20]
 8006e9e:	600f      	str	r7, [r1, #0]
 8006ea0:	bf18      	it	ne
 8006ea2:	2300      	movne	r3, #0
 8006ea4:	eba6 0807 	sub.w	r8, r6, r7
 8006ea8:	608b      	str	r3, [r1, #8]
 8006eaa:	f1b8 0f00 	cmp.w	r8, #0
 8006eae:	dd9c      	ble.n	8006dea <__sflush_r+0x1a>
 8006eb0:	6a21      	ldr	r1, [r4, #32]
 8006eb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006eb4:	4643      	mov	r3, r8
 8006eb6:	463a      	mov	r2, r7
 8006eb8:	4628      	mov	r0, r5
 8006eba:	47b0      	blx	r6
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	dc06      	bgt.n	8006ece <__sflush_r+0xfe>
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ecc:	e78e      	b.n	8006dec <__sflush_r+0x1c>
 8006ece:	4407      	add	r7, r0
 8006ed0:	eba8 0800 	sub.w	r8, r8, r0
 8006ed4:	e7e9      	b.n	8006eaa <__sflush_r+0xda>
 8006ed6:	bf00      	nop
 8006ed8:	20400001 	.word	0x20400001

08006edc <_fflush_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	690b      	ldr	r3, [r1, #16]
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	b913      	cbnz	r3, 8006eec <_fflush_r+0x10>
 8006ee6:	2500      	movs	r5, #0
 8006ee8:	4628      	mov	r0, r5
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	b118      	cbz	r0, 8006ef6 <_fflush_r+0x1a>
 8006eee:	6983      	ldr	r3, [r0, #24]
 8006ef0:	b90b      	cbnz	r3, 8006ef6 <_fflush_r+0x1a>
 8006ef2:	f000 f887 	bl	8007004 <__sinit>
 8006ef6:	4b14      	ldr	r3, [pc, #80]	; (8006f48 <_fflush_r+0x6c>)
 8006ef8:	429c      	cmp	r4, r3
 8006efa:	d11b      	bne.n	8006f34 <_fflush_r+0x58>
 8006efc:	686c      	ldr	r4, [r5, #4]
 8006efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d0ef      	beq.n	8006ee6 <_fflush_r+0xa>
 8006f06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f08:	07d0      	lsls	r0, r2, #31
 8006f0a:	d404      	bmi.n	8006f16 <_fflush_r+0x3a>
 8006f0c:	0599      	lsls	r1, r3, #22
 8006f0e:	d402      	bmi.n	8006f16 <_fflush_r+0x3a>
 8006f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f12:	f7ff fd5c 	bl	80069ce <__retarget_lock_acquire_recursive>
 8006f16:	4628      	mov	r0, r5
 8006f18:	4621      	mov	r1, r4
 8006f1a:	f7ff ff59 	bl	8006dd0 <__sflush_r>
 8006f1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f20:	07da      	lsls	r2, r3, #31
 8006f22:	4605      	mov	r5, r0
 8006f24:	d4e0      	bmi.n	8006ee8 <_fflush_r+0xc>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	059b      	lsls	r3, r3, #22
 8006f2a:	d4dd      	bmi.n	8006ee8 <_fflush_r+0xc>
 8006f2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f2e:	f7ff fd4f 	bl	80069d0 <__retarget_lock_release_recursive>
 8006f32:	e7d9      	b.n	8006ee8 <_fflush_r+0xc>
 8006f34:	4b05      	ldr	r3, [pc, #20]	; (8006f4c <_fflush_r+0x70>)
 8006f36:	429c      	cmp	r4, r3
 8006f38:	d101      	bne.n	8006f3e <_fflush_r+0x62>
 8006f3a:	68ac      	ldr	r4, [r5, #8]
 8006f3c:	e7df      	b.n	8006efe <_fflush_r+0x22>
 8006f3e:	4b04      	ldr	r3, [pc, #16]	; (8006f50 <_fflush_r+0x74>)
 8006f40:	429c      	cmp	r4, r3
 8006f42:	bf08      	it	eq
 8006f44:	68ec      	ldreq	r4, [r5, #12]
 8006f46:	e7da      	b.n	8006efe <_fflush_r+0x22>
 8006f48:	08008104 	.word	0x08008104
 8006f4c:	08008124 	.word	0x08008124
 8006f50:	080080e4 	.word	0x080080e4

08006f54 <std>:
 8006f54:	2300      	movs	r3, #0
 8006f56:	b510      	push	{r4, lr}
 8006f58:	4604      	mov	r4, r0
 8006f5a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f62:	6083      	str	r3, [r0, #8]
 8006f64:	8181      	strh	r1, [r0, #12]
 8006f66:	6643      	str	r3, [r0, #100]	; 0x64
 8006f68:	81c2      	strh	r2, [r0, #14]
 8006f6a:	6183      	str	r3, [r0, #24]
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	2208      	movs	r2, #8
 8006f70:	305c      	adds	r0, #92	; 0x5c
 8006f72:	f7ff fd3c 	bl	80069ee <memset>
 8006f76:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <std+0x38>)
 8006f78:	6263      	str	r3, [r4, #36]	; 0x24
 8006f7a:	4b05      	ldr	r3, [pc, #20]	; (8006f90 <std+0x3c>)
 8006f7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f7e:	4b05      	ldr	r3, [pc, #20]	; (8006f94 <std+0x40>)
 8006f80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f82:	4b05      	ldr	r3, [pc, #20]	; (8006f98 <std+0x44>)
 8006f84:	6224      	str	r4, [r4, #32]
 8006f86:	6323      	str	r3, [r4, #48]	; 0x30
 8006f88:	bd10      	pop	{r4, pc}
 8006f8a:	bf00      	nop
 8006f8c:	08007ab5 	.word	0x08007ab5
 8006f90:	08007ad7 	.word	0x08007ad7
 8006f94:	08007b0f 	.word	0x08007b0f
 8006f98:	08007b33 	.word	0x08007b33

08006f9c <_cleanup_r>:
 8006f9c:	4901      	ldr	r1, [pc, #4]	; (8006fa4 <_cleanup_r+0x8>)
 8006f9e:	f000 b8af 	b.w	8007100 <_fwalk_reent>
 8006fa2:	bf00      	nop
 8006fa4:	08006edd 	.word	0x08006edd

08006fa8 <__sfmoreglue>:
 8006fa8:	b570      	push	{r4, r5, r6, lr}
 8006faa:	2268      	movs	r2, #104	; 0x68
 8006fac:	1e4d      	subs	r5, r1, #1
 8006fae:	4355      	muls	r5, r2
 8006fb0:	460e      	mov	r6, r1
 8006fb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006fb6:	f7ff fd8f 	bl	8006ad8 <_malloc_r>
 8006fba:	4604      	mov	r4, r0
 8006fbc:	b140      	cbz	r0, 8006fd0 <__sfmoreglue+0x28>
 8006fbe:	2100      	movs	r1, #0
 8006fc0:	e9c0 1600 	strd	r1, r6, [r0]
 8006fc4:	300c      	adds	r0, #12
 8006fc6:	60a0      	str	r0, [r4, #8]
 8006fc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006fcc:	f7ff fd0f 	bl	80069ee <memset>
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	bd70      	pop	{r4, r5, r6, pc}

08006fd4 <__sfp_lock_acquire>:
 8006fd4:	4801      	ldr	r0, [pc, #4]	; (8006fdc <__sfp_lock_acquire+0x8>)
 8006fd6:	f7ff bcfa 	b.w	80069ce <__retarget_lock_acquire_recursive>
 8006fda:	bf00      	nop
 8006fdc:	20003cd1 	.word	0x20003cd1

08006fe0 <__sfp_lock_release>:
 8006fe0:	4801      	ldr	r0, [pc, #4]	; (8006fe8 <__sfp_lock_release+0x8>)
 8006fe2:	f7ff bcf5 	b.w	80069d0 <__retarget_lock_release_recursive>
 8006fe6:	bf00      	nop
 8006fe8:	20003cd1 	.word	0x20003cd1

08006fec <__sinit_lock_acquire>:
 8006fec:	4801      	ldr	r0, [pc, #4]	; (8006ff4 <__sinit_lock_acquire+0x8>)
 8006fee:	f7ff bcee 	b.w	80069ce <__retarget_lock_acquire_recursive>
 8006ff2:	bf00      	nop
 8006ff4:	20003cd2 	.word	0x20003cd2

08006ff8 <__sinit_lock_release>:
 8006ff8:	4801      	ldr	r0, [pc, #4]	; (8007000 <__sinit_lock_release+0x8>)
 8006ffa:	f7ff bce9 	b.w	80069d0 <__retarget_lock_release_recursive>
 8006ffe:	bf00      	nop
 8007000:	20003cd2 	.word	0x20003cd2

08007004 <__sinit>:
 8007004:	b510      	push	{r4, lr}
 8007006:	4604      	mov	r4, r0
 8007008:	f7ff fff0 	bl	8006fec <__sinit_lock_acquire>
 800700c:	69a3      	ldr	r3, [r4, #24]
 800700e:	b11b      	cbz	r3, 8007018 <__sinit+0x14>
 8007010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007014:	f7ff bff0 	b.w	8006ff8 <__sinit_lock_release>
 8007018:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800701c:	6523      	str	r3, [r4, #80]	; 0x50
 800701e:	4b13      	ldr	r3, [pc, #76]	; (800706c <__sinit+0x68>)
 8007020:	4a13      	ldr	r2, [pc, #76]	; (8007070 <__sinit+0x6c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	62a2      	str	r2, [r4, #40]	; 0x28
 8007026:	42a3      	cmp	r3, r4
 8007028:	bf04      	itt	eq
 800702a:	2301      	moveq	r3, #1
 800702c:	61a3      	streq	r3, [r4, #24]
 800702e:	4620      	mov	r0, r4
 8007030:	f000 f820 	bl	8007074 <__sfp>
 8007034:	6060      	str	r0, [r4, #4]
 8007036:	4620      	mov	r0, r4
 8007038:	f000 f81c 	bl	8007074 <__sfp>
 800703c:	60a0      	str	r0, [r4, #8]
 800703e:	4620      	mov	r0, r4
 8007040:	f000 f818 	bl	8007074 <__sfp>
 8007044:	2200      	movs	r2, #0
 8007046:	60e0      	str	r0, [r4, #12]
 8007048:	2104      	movs	r1, #4
 800704a:	6860      	ldr	r0, [r4, #4]
 800704c:	f7ff ff82 	bl	8006f54 <std>
 8007050:	68a0      	ldr	r0, [r4, #8]
 8007052:	2201      	movs	r2, #1
 8007054:	2109      	movs	r1, #9
 8007056:	f7ff ff7d 	bl	8006f54 <std>
 800705a:	68e0      	ldr	r0, [r4, #12]
 800705c:	2202      	movs	r2, #2
 800705e:	2112      	movs	r1, #18
 8007060:	f7ff ff78 	bl	8006f54 <std>
 8007064:	2301      	movs	r3, #1
 8007066:	61a3      	str	r3, [r4, #24]
 8007068:	e7d2      	b.n	8007010 <__sinit+0xc>
 800706a:	bf00      	nop
 800706c:	080080e0 	.word	0x080080e0
 8007070:	08006f9d 	.word	0x08006f9d

08007074 <__sfp>:
 8007074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007076:	4607      	mov	r7, r0
 8007078:	f7ff ffac 	bl	8006fd4 <__sfp_lock_acquire>
 800707c:	4b1e      	ldr	r3, [pc, #120]	; (80070f8 <__sfp+0x84>)
 800707e:	681e      	ldr	r6, [r3, #0]
 8007080:	69b3      	ldr	r3, [r6, #24]
 8007082:	b913      	cbnz	r3, 800708a <__sfp+0x16>
 8007084:	4630      	mov	r0, r6
 8007086:	f7ff ffbd 	bl	8007004 <__sinit>
 800708a:	3648      	adds	r6, #72	; 0x48
 800708c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007090:	3b01      	subs	r3, #1
 8007092:	d503      	bpl.n	800709c <__sfp+0x28>
 8007094:	6833      	ldr	r3, [r6, #0]
 8007096:	b30b      	cbz	r3, 80070dc <__sfp+0x68>
 8007098:	6836      	ldr	r6, [r6, #0]
 800709a:	e7f7      	b.n	800708c <__sfp+0x18>
 800709c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070a0:	b9d5      	cbnz	r5, 80070d8 <__sfp+0x64>
 80070a2:	4b16      	ldr	r3, [pc, #88]	; (80070fc <__sfp+0x88>)
 80070a4:	60e3      	str	r3, [r4, #12]
 80070a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070aa:	6665      	str	r5, [r4, #100]	; 0x64
 80070ac:	f7ff fc8e 	bl	80069cc <__retarget_lock_init_recursive>
 80070b0:	f7ff ff96 	bl	8006fe0 <__sfp_lock_release>
 80070b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80070b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80070bc:	6025      	str	r5, [r4, #0]
 80070be:	61a5      	str	r5, [r4, #24]
 80070c0:	2208      	movs	r2, #8
 80070c2:	4629      	mov	r1, r5
 80070c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80070c8:	f7ff fc91 	bl	80069ee <memset>
 80070cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80070d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80070d4:	4620      	mov	r0, r4
 80070d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070d8:	3468      	adds	r4, #104	; 0x68
 80070da:	e7d9      	b.n	8007090 <__sfp+0x1c>
 80070dc:	2104      	movs	r1, #4
 80070de:	4638      	mov	r0, r7
 80070e0:	f7ff ff62 	bl	8006fa8 <__sfmoreglue>
 80070e4:	4604      	mov	r4, r0
 80070e6:	6030      	str	r0, [r6, #0]
 80070e8:	2800      	cmp	r0, #0
 80070ea:	d1d5      	bne.n	8007098 <__sfp+0x24>
 80070ec:	f7ff ff78 	bl	8006fe0 <__sfp_lock_release>
 80070f0:	230c      	movs	r3, #12
 80070f2:	603b      	str	r3, [r7, #0]
 80070f4:	e7ee      	b.n	80070d4 <__sfp+0x60>
 80070f6:	bf00      	nop
 80070f8:	080080e0 	.word	0x080080e0
 80070fc:	ffff0001 	.word	0xffff0001

08007100 <_fwalk_reent>:
 8007100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007104:	4606      	mov	r6, r0
 8007106:	4688      	mov	r8, r1
 8007108:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800710c:	2700      	movs	r7, #0
 800710e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007112:	f1b9 0901 	subs.w	r9, r9, #1
 8007116:	d505      	bpl.n	8007124 <_fwalk_reent+0x24>
 8007118:	6824      	ldr	r4, [r4, #0]
 800711a:	2c00      	cmp	r4, #0
 800711c:	d1f7      	bne.n	800710e <_fwalk_reent+0xe>
 800711e:	4638      	mov	r0, r7
 8007120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007124:	89ab      	ldrh	r3, [r5, #12]
 8007126:	2b01      	cmp	r3, #1
 8007128:	d907      	bls.n	800713a <_fwalk_reent+0x3a>
 800712a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800712e:	3301      	adds	r3, #1
 8007130:	d003      	beq.n	800713a <_fwalk_reent+0x3a>
 8007132:	4629      	mov	r1, r5
 8007134:	4630      	mov	r0, r6
 8007136:	47c0      	blx	r8
 8007138:	4307      	orrs	r7, r0
 800713a:	3568      	adds	r5, #104	; 0x68
 800713c:	e7e9      	b.n	8007112 <_fwalk_reent+0x12>

0800713e <__swhatbuf_r>:
 800713e:	b570      	push	{r4, r5, r6, lr}
 8007140:	460e      	mov	r6, r1
 8007142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007146:	2900      	cmp	r1, #0
 8007148:	b096      	sub	sp, #88	; 0x58
 800714a:	4614      	mov	r4, r2
 800714c:	461d      	mov	r5, r3
 800714e:	da08      	bge.n	8007162 <__swhatbuf_r+0x24>
 8007150:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	602a      	str	r2, [r5, #0]
 8007158:	061a      	lsls	r2, r3, #24
 800715a:	d410      	bmi.n	800717e <__swhatbuf_r+0x40>
 800715c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007160:	e00e      	b.n	8007180 <__swhatbuf_r+0x42>
 8007162:	466a      	mov	r2, sp
 8007164:	f000 fd0c 	bl	8007b80 <_fstat_r>
 8007168:	2800      	cmp	r0, #0
 800716a:	dbf1      	blt.n	8007150 <__swhatbuf_r+0x12>
 800716c:	9a01      	ldr	r2, [sp, #4]
 800716e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007172:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007176:	425a      	negs	r2, r3
 8007178:	415a      	adcs	r2, r3
 800717a:	602a      	str	r2, [r5, #0]
 800717c:	e7ee      	b.n	800715c <__swhatbuf_r+0x1e>
 800717e:	2340      	movs	r3, #64	; 0x40
 8007180:	2000      	movs	r0, #0
 8007182:	6023      	str	r3, [r4, #0]
 8007184:	b016      	add	sp, #88	; 0x58
 8007186:	bd70      	pop	{r4, r5, r6, pc}

08007188 <__smakebuf_r>:
 8007188:	898b      	ldrh	r3, [r1, #12]
 800718a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800718c:	079d      	lsls	r5, r3, #30
 800718e:	4606      	mov	r6, r0
 8007190:	460c      	mov	r4, r1
 8007192:	d507      	bpl.n	80071a4 <__smakebuf_r+0x1c>
 8007194:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007198:	6023      	str	r3, [r4, #0]
 800719a:	6123      	str	r3, [r4, #16]
 800719c:	2301      	movs	r3, #1
 800719e:	6163      	str	r3, [r4, #20]
 80071a0:	b002      	add	sp, #8
 80071a2:	bd70      	pop	{r4, r5, r6, pc}
 80071a4:	ab01      	add	r3, sp, #4
 80071a6:	466a      	mov	r2, sp
 80071a8:	f7ff ffc9 	bl	800713e <__swhatbuf_r>
 80071ac:	9900      	ldr	r1, [sp, #0]
 80071ae:	4605      	mov	r5, r0
 80071b0:	4630      	mov	r0, r6
 80071b2:	f7ff fc91 	bl	8006ad8 <_malloc_r>
 80071b6:	b948      	cbnz	r0, 80071cc <__smakebuf_r+0x44>
 80071b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071bc:	059a      	lsls	r2, r3, #22
 80071be:	d4ef      	bmi.n	80071a0 <__smakebuf_r+0x18>
 80071c0:	f023 0303 	bic.w	r3, r3, #3
 80071c4:	f043 0302 	orr.w	r3, r3, #2
 80071c8:	81a3      	strh	r3, [r4, #12]
 80071ca:	e7e3      	b.n	8007194 <__smakebuf_r+0xc>
 80071cc:	4b0d      	ldr	r3, [pc, #52]	; (8007204 <__smakebuf_r+0x7c>)
 80071ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80071d0:	89a3      	ldrh	r3, [r4, #12]
 80071d2:	6020      	str	r0, [r4, #0]
 80071d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071d8:	81a3      	strh	r3, [r4, #12]
 80071da:	9b00      	ldr	r3, [sp, #0]
 80071dc:	6163      	str	r3, [r4, #20]
 80071de:	9b01      	ldr	r3, [sp, #4]
 80071e0:	6120      	str	r0, [r4, #16]
 80071e2:	b15b      	cbz	r3, 80071fc <__smakebuf_r+0x74>
 80071e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071e8:	4630      	mov	r0, r6
 80071ea:	f000 fcdb 	bl	8007ba4 <_isatty_r>
 80071ee:	b128      	cbz	r0, 80071fc <__smakebuf_r+0x74>
 80071f0:	89a3      	ldrh	r3, [r4, #12]
 80071f2:	f023 0303 	bic.w	r3, r3, #3
 80071f6:	f043 0301 	orr.w	r3, r3, #1
 80071fa:	81a3      	strh	r3, [r4, #12]
 80071fc:	89a0      	ldrh	r0, [r4, #12]
 80071fe:	4305      	orrs	r5, r0
 8007200:	81a5      	strh	r5, [r4, #12]
 8007202:	e7cd      	b.n	80071a0 <__smakebuf_r+0x18>
 8007204:	08006f9d 	.word	0x08006f9d

08007208 <__malloc_lock>:
 8007208:	4801      	ldr	r0, [pc, #4]	; (8007210 <__malloc_lock+0x8>)
 800720a:	f7ff bbe0 	b.w	80069ce <__retarget_lock_acquire_recursive>
 800720e:	bf00      	nop
 8007210:	20003cd0 	.word	0x20003cd0

08007214 <__malloc_unlock>:
 8007214:	4801      	ldr	r0, [pc, #4]	; (800721c <__malloc_unlock+0x8>)
 8007216:	f7ff bbdb 	b.w	80069d0 <__retarget_lock_release_recursive>
 800721a:	bf00      	nop
 800721c:	20003cd0 	.word	0x20003cd0

08007220 <__ssputs_r>:
 8007220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007224:	688e      	ldr	r6, [r1, #8]
 8007226:	429e      	cmp	r6, r3
 8007228:	4682      	mov	sl, r0
 800722a:	460c      	mov	r4, r1
 800722c:	4690      	mov	r8, r2
 800722e:	461f      	mov	r7, r3
 8007230:	d838      	bhi.n	80072a4 <__ssputs_r+0x84>
 8007232:	898a      	ldrh	r2, [r1, #12]
 8007234:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007238:	d032      	beq.n	80072a0 <__ssputs_r+0x80>
 800723a:	6825      	ldr	r5, [r4, #0]
 800723c:	6909      	ldr	r1, [r1, #16]
 800723e:	eba5 0901 	sub.w	r9, r5, r1
 8007242:	6965      	ldr	r5, [r4, #20]
 8007244:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007248:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800724c:	3301      	adds	r3, #1
 800724e:	444b      	add	r3, r9
 8007250:	106d      	asrs	r5, r5, #1
 8007252:	429d      	cmp	r5, r3
 8007254:	bf38      	it	cc
 8007256:	461d      	movcc	r5, r3
 8007258:	0553      	lsls	r3, r2, #21
 800725a:	d531      	bpl.n	80072c0 <__ssputs_r+0xa0>
 800725c:	4629      	mov	r1, r5
 800725e:	f7ff fc3b 	bl	8006ad8 <_malloc_r>
 8007262:	4606      	mov	r6, r0
 8007264:	b950      	cbnz	r0, 800727c <__ssputs_r+0x5c>
 8007266:	230c      	movs	r3, #12
 8007268:	f8ca 3000 	str.w	r3, [sl]
 800726c:	89a3      	ldrh	r3, [r4, #12]
 800726e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007272:	81a3      	strh	r3, [r4, #12]
 8007274:	f04f 30ff 	mov.w	r0, #4294967295
 8007278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727c:	6921      	ldr	r1, [r4, #16]
 800727e:	464a      	mov	r2, r9
 8007280:	f7ff fba7 	bl	80069d2 <memcpy>
 8007284:	89a3      	ldrh	r3, [r4, #12]
 8007286:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800728a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800728e:	81a3      	strh	r3, [r4, #12]
 8007290:	6126      	str	r6, [r4, #16]
 8007292:	6165      	str	r5, [r4, #20]
 8007294:	444e      	add	r6, r9
 8007296:	eba5 0509 	sub.w	r5, r5, r9
 800729a:	6026      	str	r6, [r4, #0]
 800729c:	60a5      	str	r5, [r4, #8]
 800729e:	463e      	mov	r6, r7
 80072a0:	42be      	cmp	r6, r7
 80072a2:	d900      	bls.n	80072a6 <__ssputs_r+0x86>
 80072a4:	463e      	mov	r6, r7
 80072a6:	6820      	ldr	r0, [r4, #0]
 80072a8:	4632      	mov	r2, r6
 80072aa:	4641      	mov	r1, r8
 80072ac:	f000 fc9c 	bl	8007be8 <memmove>
 80072b0:	68a3      	ldr	r3, [r4, #8]
 80072b2:	1b9b      	subs	r3, r3, r6
 80072b4:	60a3      	str	r3, [r4, #8]
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	4433      	add	r3, r6
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	2000      	movs	r0, #0
 80072be:	e7db      	b.n	8007278 <__ssputs_r+0x58>
 80072c0:	462a      	mov	r2, r5
 80072c2:	f000 fcab 	bl	8007c1c <_realloc_r>
 80072c6:	4606      	mov	r6, r0
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d1e1      	bne.n	8007290 <__ssputs_r+0x70>
 80072cc:	6921      	ldr	r1, [r4, #16]
 80072ce:	4650      	mov	r0, sl
 80072d0:	f7ff fb96 	bl	8006a00 <_free_r>
 80072d4:	e7c7      	b.n	8007266 <__ssputs_r+0x46>
	...

080072d8 <_svfiprintf_r>:
 80072d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072dc:	4698      	mov	r8, r3
 80072de:	898b      	ldrh	r3, [r1, #12]
 80072e0:	061b      	lsls	r3, r3, #24
 80072e2:	b09d      	sub	sp, #116	; 0x74
 80072e4:	4607      	mov	r7, r0
 80072e6:	460d      	mov	r5, r1
 80072e8:	4614      	mov	r4, r2
 80072ea:	d50e      	bpl.n	800730a <_svfiprintf_r+0x32>
 80072ec:	690b      	ldr	r3, [r1, #16]
 80072ee:	b963      	cbnz	r3, 800730a <_svfiprintf_r+0x32>
 80072f0:	2140      	movs	r1, #64	; 0x40
 80072f2:	f7ff fbf1 	bl	8006ad8 <_malloc_r>
 80072f6:	6028      	str	r0, [r5, #0]
 80072f8:	6128      	str	r0, [r5, #16]
 80072fa:	b920      	cbnz	r0, 8007306 <_svfiprintf_r+0x2e>
 80072fc:	230c      	movs	r3, #12
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	f04f 30ff 	mov.w	r0, #4294967295
 8007304:	e0d1      	b.n	80074aa <_svfiprintf_r+0x1d2>
 8007306:	2340      	movs	r3, #64	; 0x40
 8007308:	616b      	str	r3, [r5, #20]
 800730a:	2300      	movs	r3, #0
 800730c:	9309      	str	r3, [sp, #36]	; 0x24
 800730e:	2320      	movs	r3, #32
 8007310:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007314:	f8cd 800c 	str.w	r8, [sp, #12]
 8007318:	2330      	movs	r3, #48	; 0x30
 800731a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80074c4 <_svfiprintf_r+0x1ec>
 800731e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007322:	f04f 0901 	mov.w	r9, #1
 8007326:	4623      	mov	r3, r4
 8007328:	469a      	mov	sl, r3
 800732a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800732e:	b10a      	cbz	r2, 8007334 <_svfiprintf_r+0x5c>
 8007330:	2a25      	cmp	r2, #37	; 0x25
 8007332:	d1f9      	bne.n	8007328 <_svfiprintf_r+0x50>
 8007334:	ebba 0b04 	subs.w	fp, sl, r4
 8007338:	d00b      	beq.n	8007352 <_svfiprintf_r+0x7a>
 800733a:	465b      	mov	r3, fp
 800733c:	4622      	mov	r2, r4
 800733e:	4629      	mov	r1, r5
 8007340:	4638      	mov	r0, r7
 8007342:	f7ff ff6d 	bl	8007220 <__ssputs_r>
 8007346:	3001      	adds	r0, #1
 8007348:	f000 80aa 	beq.w	80074a0 <_svfiprintf_r+0x1c8>
 800734c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800734e:	445a      	add	r2, fp
 8007350:	9209      	str	r2, [sp, #36]	; 0x24
 8007352:	f89a 3000 	ldrb.w	r3, [sl]
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 80a2 	beq.w	80074a0 <_svfiprintf_r+0x1c8>
 800735c:	2300      	movs	r3, #0
 800735e:	f04f 32ff 	mov.w	r2, #4294967295
 8007362:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007366:	f10a 0a01 	add.w	sl, sl, #1
 800736a:	9304      	str	r3, [sp, #16]
 800736c:	9307      	str	r3, [sp, #28]
 800736e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007372:	931a      	str	r3, [sp, #104]	; 0x68
 8007374:	4654      	mov	r4, sl
 8007376:	2205      	movs	r2, #5
 8007378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800737c:	4851      	ldr	r0, [pc, #324]	; (80074c4 <_svfiprintf_r+0x1ec>)
 800737e:	f7f8 ff2f 	bl	80001e0 <memchr>
 8007382:	9a04      	ldr	r2, [sp, #16]
 8007384:	b9d8      	cbnz	r0, 80073be <_svfiprintf_r+0xe6>
 8007386:	06d0      	lsls	r0, r2, #27
 8007388:	bf44      	itt	mi
 800738a:	2320      	movmi	r3, #32
 800738c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007390:	0711      	lsls	r1, r2, #28
 8007392:	bf44      	itt	mi
 8007394:	232b      	movmi	r3, #43	; 0x2b
 8007396:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800739a:	f89a 3000 	ldrb.w	r3, [sl]
 800739e:	2b2a      	cmp	r3, #42	; 0x2a
 80073a0:	d015      	beq.n	80073ce <_svfiprintf_r+0xf6>
 80073a2:	9a07      	ldr	r2, [sp, #28]
 80073a4:	4654      	mov	r4, sl
 80073a6:	2000      	movs	r0, #0
 80073a8:	f04f 0c0a 	mov.w	ip, #10
 80073ac:	4621      	mov	r1, r4
 80073ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073b2:	3b30      	subs	r3, #48	; 0x30
 80073b4:	2b09      	cmp	r3, #9
 80073b6:	d94e      	bls.n	8007456 <_svfiprintf_r+0x17e>
 80073b8:	b1b0      	cbz	r0, 80073e8 <_svfiprintf_r+0x110>
 80073ba:	9207      	str	r2, [sp, #28]
 80073bc:	e014      	b.n	80073e8 <_svfiprintf_r+0x110>
 80073be:	eba0 0308 	sub.w	r3, r0, r8
 80073c2:	fa09 f303 	lsl.w	r3, r9, r3
 80073c6:	4313      	orrs	r3, r2
 80073c8:	9304      	str	r3, [sp, #16]
 80073ca:	46a2      	mov	sl, r4
 80073cc:	e7d2      	b.n	8007374 <_svfiprintf_r+0x9c>
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	1d19      	adds	r1, r3, #4
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	9103      	str	r1, [sp, #12]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	bfbb      	ittet	lt
 80073da:	425b      	neglt	r3, r3
 80073dc:	f042 0202 	orrlt.w	r2, r2, #2
 80073e0:	9307      	strge	r3, [sp, #28]
 80073e2:	9307      	strlt	r3, [sp, #28]
 80073e4:	bfb8      	it	lt
 80073e6:	9204      	strlt	r2, [sp, #16]
 80073e8:	7823      	ldrb	r3, [r4, #0]
 80073ea:	2b2e      	cmp	r3, #46	; 0x2e
 80073ec:	d10c      	bne.n	8007408 <_svfiprintf_r+0x130>
 80073ee:	7863      	ldrb	r3, [r4, #1]
 80073f0:	2b2a      	cmp	r3, #42	; 0x2a
 80073f2:	d135      	bne.n	8007460 <_svfiprintf_r+0x188>
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	1d1a      	adds	r2, r3, #4
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	9203      	str	r2, [sp, #12]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	bfb8      	it	lt
 8007400:	f04f 33ff 	movlt.w	r3, #4294967295
 8007404:	3402      	adds	r4, #2
 8007406:	9305      	str	r3, [sp, #20]
 8007408:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80074d4 <_svfiprintf_r+0x1fc>
 800740c:	7821      	ldrb	r1, [r4, #0]
 800740e:	2203      	movs	r2, #3
 8007410:	4650      	mov	r0, sl
 8007412:	f7f8 fee5 	bl	80001e0 <memchr>
 8007416:	b140      	cbz	r0, 800742a <_svfiprintf_r+0x152>
 8007418:	2340      	movs	r3, #64	; 0x40
 800741a:	eba0 000a 	sub.w	r0, r0, sl
 800741e:	fa03 f000 	lsl.w	r0, r3, r0
 8007422:	9b04      	ldr	r3, [sp, #16]
 8007424:	4303      	orrs	r3, r0
 8007426:	3401      	adds	r4, #1
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800742e:	4826      	ldr	r0, [pc, #152]	; (80074c8 <_svfiprintf_r+0x1f0>)
 8007430:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007434:	2206      	movs	r2, #6
 8007436:	f7f8 fed3 	bl	80001e0 <memchr>
 800743a:	2800      	cmp	r0, #0
 800743c:	d038      	beq.n	80074b0 <_svfiprintf_r+0x1d8>
 800743e:	4b23      	ldr	r3, [pc, #140]	; (80074cc <_svfiprintf_r+0x1f4>)
 8007440:	bb1b      	cbnz	r3, 800748a <_svfiprintf_r+0x1b2>
 8007442:	9b03      	ldr	r3, [sp, #12]
 8007444:	3307      	adds	r3, #7
 8007446:	f023 0307 	bic.w	r3, r3, #7
 800744a:	3308      	adds	r3, #8
 800744c:	9303      	str	r3, [sp, #12]
 800744e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007450:	4433      	add	r3, r6
 8007452:	9309      	str	r3, [sp, #36]	; 0x24
 8007454:	e767      	b.n	8007326 <_svfiprintf_r+0x4e>
 8007456:	fb0c 3202 	mla	r2, ip, r2, r3
 800745a:	460c      	mov	r4, r1
 800745c:	2001      	movs	r0, #1
 800745e:	e7a5      	b.n	80073ac <_svfiprintf_r+0xd4>
 8007460:	2300      	movs	r3, #0
 8007462:	3401      	adds	r4, #1
 8007464:	9305      	str	r3, [sp, #20]
 8007466:	4619      	mov	r1, r3
 8007468:	f04f 0c0a 	mov.w	ip, #10
 800746c:	4620      	mov	r0, r4
 800746e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007472:	3a30      	subs	r2, #48	; 0x30
 8007474:	2a09      	cmp	r2, #9
 8007476:	d903      	bls.n	8007480 <_svfiprintf_r+0x1a8>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d0c5      	beq.n	8007408 <_svfiprintf_r+0x130>
 800747c:	9105      	str	r1, [sp, #20]
 800747e:	e7c3      	b.n	8007408 <_svfiprintf_r+0x130>
 8007480:	fb0c 2101 	mla	r1, ip, r1, r2
 8007484:	4604      	mov	r4, r0
 8007486:	2301      	movs	r3, #1
 8007488:	e7f0      	b.n	800746c <_svfiprintf_r+0x194>
 800748a:	ab03      	add	r3, sp, #12
 800748c:	9300      	str	r3, [sp, #0]
 800748e:	462a      	mov	r2, r5
 8007490:	4b0f      	ldr	r3, [pc, #60]	; (80074d0 <_svfiprintf_r+0x1f8>)
 8007492:	a904      	add	r1, sp, #16
 8007494:	4638      	mov	r0, r7
 8007496:	f3af 8000 	nop.w
 800749a:	1c42      	adds	r2, r0, #1
 800749c:	4606      	mov	r6, r0
 800749e:	d1d6      	bne.n	800744e <_svfiprintf_r+0x176>
 80074a0:	89ab      	ldrh	r3, [r5, #12]
 80074a2:	065b      	lsls	r3, r3, #25
 80074a4:	f53f af2c 	bmi.w	8007300 <_svfiprintf_r+0x28>
 80074a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074aa:	b01d      	add	sp, #116	; 0x74
 80074ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b0:	ab03      	add	r3, sp, #12
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	462a      	mov	r2, r5
 80074b6:	4b06      	ldr	r3, [pc, #24]	; (80074d0 <_svfiprintf_r+0x1f8>)
 80074b8:	a904      	add	r1, sp, #16
 80074ba:	4638      	mov	r0, r7
 80074bc:	f000 f9d4 	bl	8007868 <_printf_i>
 80074c0:	e7eb      	b.n	800749a <_svfiprintf_r+0x1c2>
 80074c2:	bf00      	nop
 80074c4:	08008144 	.word	0x08008144
 80074c8:	0800814e 	.word	0x0800814e
 80074cc:	00000000 	.word	0x00000000
 80074d0:	08007221 	.word	0x08007221
 80074d4:	0800814a 	.word	0x0800814a

080074d8 <__sfputc_r>:
 80074d8:	6893      	ldr	r3, [r2, #8]
 80074da:	3b01      	subs	r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	b410      	push	{r4}
 80074e0:	6093      	str	r3, [r2, #8]
 80074e2:	da08      	bge.n	80074f6 <__sfputc_r+0x1e>
 80074e4:	6994      	ldr	r4, [r2, #24]
 80074e6:	42a3      	cmp	r3, r4
 80074e8:	db01      	blt.n	80074ee <__sfputc_r+0x16>
 80074ea:	290a      	cmp	r1, #10
 80074ec:	d103      	bne.n	80074f6 <__sfputc_r+0x1e>
 80074ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074f2:	f7ff bbad 	b.w	8006c50 <__swbuf_r>
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	1c58      	adds	r0, r3, #1
 80074fa:	6010      	str	r0, [r2, #0]
 80074fc:	7019      	strb	r1, [r3, #0]
 80074fe:	4608      	mov	r0, r1
 8007500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007504:	4770      	bx	lr

08007506 <__sfputs_r>:
 8007506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007508:	4606      	mov	r6, r0
 800750a:	460f      	mov	r7, r1
 800750c:	4614      	mov	r4, r2
 800750e:	18d5      	adds	r5, r2, r3
 8007510:	42ac      	cmp	r4, r5
 8007512:	d101      	bne.n	8007518 <__sfputs_r+0x12>
 8007514:	2000      	movs	r0, #0
 8007516:	e007      	b.n	8007528 <__sfputs_r+0x22>
 8007518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800751c:	463a      	mov	r2, r7
 800751e:	4630      	mov	r0, r6
 8007520:	f7ff ffda 	bl	80074d8 <__sfputc_r>
 8007524:	1c43      	adds	r3, r0, #1
 8007526:	d1f3      	bne.n	8007510 <__sfputs_r+0xa>
 8007528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800752c <_vfiprintf_r>:
 800752c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007530:	460d      	mov	r5, r1
 8007532:	b09d      	sub	sp, #116	; 0x74
 8007534:	4614      	mov	r4, r2
 8007536:	4698      	mov	r8, r3
 8007538:	4606      	mov	r6, r0
 800753a:	b118      	cbz	r0, 8007544 <_vfiprintf_r+0x18>
 800753c:	6983      	ldr	r3, [r0, #24]
 800753e:	b90b      	cbnz	r3, 8007544 <_vfiprintf_r+0x18>
 8007540:	f7ff fd60 	bl	8007004 <__sinit>
 8007544:	4b89      	ldr	r3, [pc, #548]	; (800776c <_vfiprintf_r+0x240>)
 8007546:	429d      	cmp	r5, r3
 8007548:	d11b      	bne.n	8007582 <_vfiprintf_r+0x56>
 800754a:	6875      	ldr	r5, [r6, #4]
 800754c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800754e:	07d9      	lsls	r1, r3, #31
 8007550:	d405      	bmi.n	800755e <_vfiprintf_r+0x32>
 8007552:	89ab      	ldrh	r3, [r5, #12]
 8007554:	059a      	lsls	r2, r3, #22
 8007556:	d402      	bmi.n	800755e <_vfiprintf_r+0x32>
 8007558:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800755a:	f7ff fa38 	bl	80069ce <__retarget_lock_acquire_recursive>
 800755e:	89ab      	ldrh	r3, [r5, #12]
 8007560:	071b      	lsls	r3, r3, #28
 8007562:	d501      	bpl.n	8007568 <_vfiprintf_r+0x3c>
 8007564:	692b      	ldr	r3, [r5, #16]
 8007566:	b9eb      	cbnz	r3, 80075a4 <_vfiprintf_r+0x78>
 8007568:	4629      	mov	r1, r5
 800756a:	4630      	mov	r0, r6
 800756c:	f7ff fbc2 	bl	8006cf4 <__swsetup_r>
 8007570:	b1c0      	cbz	r0, 80075a4 <_vfiprintf_r+0x78>
 8007572:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007574:	07dc      	lsls	r4, r3, #31
 8007576:	d50e      	bpl.n	8007596 <_vfiprintf_r+0x6a>
 8007578:	f04f 30ff 	mov.w	r0, #4294967295
 800757c:	b01d      	add	sp, #116	; 0x74
 800757e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007582:	4b7b      	ldr	r3, [pc, #492]	; (8007770 <_vfiprintf_r+0x244>)
 8007584:	429d      	cmp	r5, r3
 8007586:	d101      	bne.n	800758c <_vfiprintf_r+0x60>
 8007588:	68b5      	ldr	r5, [r6, #8]
 800758a:	e7df      	b.n	800754c <_vfiprintf_r+0x20>
 800758c:	4b79      	ldr	r3, [pc, #484]	; (8007774 <_vfiprintf_r+0x248>)
 800758e:	429d      	cmp	r5, r3
 8007590:	bf08      	it	eq
 8007592:	68f5      	ldreq	r5, [r6, #12]
 8007594:	e7da      	b.n	800754c <_vfiprintf_r+0x20>
 8007596:	89ab      	ldrh	r3, [r5, #12]
 8007598:	0598      	lsls	r0, r3, #22
 800759a:	d4ed      	bmi.n	8007578 <_vfiprintf_r+0x4c>
 800759c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800759e:	f7ff fa17 	bl	80069d0 <__retarget_lock_release_recursive>
 80075a2:	e7e9      	b.n	8007578 <_vfiprintf_r+0x4c>
 80075a4:	2300      	movs	r3, #0
 80075a6:	9309      	str	r3, [sp, #36]	; 0x24
 80075a8:	2320      	movs	r3, #32
 80075aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80075b2:	2330      	movs	r3, #48	; 0x30
 80075b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007778 <_vfiprintf_r+0x24c>
 80075b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075bc:	f04f 0901 	mov.w	r9, #1
 80075c0:	4623      	mov	r3, r4
 80075c2:	469a      	mov	sl, r3
 80075c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c8:	b10a      	cbz	r2, 80075ce <_vfiprintf_r+0xa2>
 80075ca:	2a25      	cmp	r2, #37	; 0x25
 80075cc:	d1f9      	bne.n	80075c2 <_vfiprintf_r+0x96>
 80075ce:	ebba 0b04 	subs.w	fp, sl, r4
 80075d2:	d00b      	beq.n	80075ec <_vfiprintf_r+0xc0>
 80075d4:	465b      	mov	r3, fp
 80075d6:	4622      	mov	r2, r4
 80075d8:	4629      	mov	r1, r5
 80075da:	4630      	mov	r0, r6
 80075dc:	f7ff ff93 	bl	8007506 <__sfputs_r>
 80075e0:	3001      	adds	r0, #1
 80075e2:	f000 80aa 	beq.w	800773a <_vfiprintf_r+0x20e>
 80075e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e8:	445a      	add	r2, fp
 80075ea:	9209      	str	r2, [sp, #36]	; 0x24
 80075ec:	f89a 3000 	ldrb.w	r3, [sl]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80a2 	beq.w	800773a <_vfiprintf_r+0x20e>
 80075f6:	2300      	movs	r3, #0
 80075f8:	f04f 32ff 	mov.w	r2, #4294967295
 80075fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007600:	f10a 0a01 	add.w	sl, sl, #1
 8007604:	9304      	str	r3, [sp, #16]
 8007606:	9307      	str	r3, [sp, #28]
 8007608:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800760c:	931a      	str	r3, [sp, #104]	; 0x68
 800760e:	4654      	mov	r4, sl
 8007610:	2205      	movs	r2, #5
 8007612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007616:	4858      	ldr	r0, [pc, #352]	; (8007778 <_vfiprintf_r+0x24c>)
 8007618:	f7f8 fde2 	bl	80001e0 <memchr>
 800761c:	9a04      	ldr	r2, [sp, #16]
 800761e:	b9d8      	cbnz	r0, 8007658 <_vfiprintf_r+0x12c>
 8007620:	06d1      	lsls	r1, r2, #27
 8007622:	bf44      	itt	mi
 8007624:	2320      	movmi	r3, #32
 8007626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800762a:	0713      	lsls	r3, r2, #28
 800762c:	bf44      	itt	mi
 800762e:	232b      	movmi	r3, #43	; 0x2b
 8007630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007634:	f89a 3000 	ldrb.w	r3, [sl]
 8007638:	2b2a      	cmp	r3, #42	; 0x2a
 800763a:	d015      	beq.n	8007668 <_vfiprintf_r+0x13c>
 800763c:	9a07      	ldr	r2, [sp, #28]
 800763e:	4654      	mov	r4, sl
 8007640:	2000      	movs	r0, #0
 8007642:	f04f 0c0a 	mov.w	ip, #10
 8007646:	4621      	mov	r1, r4
 8007648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800764c:	3b30      	subs	r3, #48	; 0x30
 800764e:	2b09      	cmp	r3, #9
 8007650:	d94e      	bls.n	80076f0 <_vfiprintf_r+0x1c4>
 8007652:	b1b0      	cbz	r0, 8007682 <_vfiprintf_r+0x156>
 8007654:	9207      	str	r2, [sp, #28]
 8007656:	e014      	b.n	8007682 <_vfiprintf_r+0x156>
 8007658:	eba0 0308 	sub.w	r3, r0, r8
 800765c:	fa09 f303 	lsl.w	r3, r9, r3
 8007660:	4313      	orrs	r3, r2
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	46a2      	mov	sl, r4
 8007666:	e7d2      	b.n	800760e <_vfiprintf_r+0xe2>
 8007668:	9b03      	ldr	r3, [sp, #12]
 800766a:	1d19      	adds	r1, r3, #4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	9103      	str	r1, [sp, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	bfbb      	ittet	lt
 8007674:	425b      	neglt	r3, r3
 8007676:	f042 0202 	orrlt.w	r2, r2, #2
 800767a:	9307      	strge	r3, [sp, #28]
 800767c:	9307      	strlt	r3, [sp, #28]
 800767e:	bfb8      	it	lt
 8007680:	9204      	strlt	r2, [sp, #16]
 8007682:	7823      	ldrb	r3, [r4, #0]
 8007684:	2b2e      	cmp	r3, #46	; 0x2e
 8007686:	d10c      	bne.n	80076a2 <_vfiprintf_r+0x176>
 8007688:	7863      	ldrb	r3, [r4, #1]
 800768a:	2b2a      	cmp	r3, #42	; 0x2a
 800768c:	d135      	bne.n	80076fa <_vfiprintf_r+0x1ce>
 800768e:	9b03      	ldr	r3, [sp, #12]
 8007690:	1d1a      	adds	r2, r3, #4
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	9203      	str	r2, [sp, #12]
 8007696:	2b00      	cmp	r3, #0
 8007698:	bfb8      	it	lt
 800769a:	f04f 33ff 	movlt.w	r3, #4294967295
 800769e:	3402      	adds	r4, #2
 80076a0:	9305      	str	r3, [sp, #20]
 80076a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007788 <_vfiprintf_r+0x25c>
 80076a6:	7821      	ldrb	r1, [r4, #0]
 80076a8:	2203      	movs	r2, #3
 80076aa:	4650      	mov	r0, sl
 80076ac:	f7f8 fd98 	bl	80001e0 <memchr>
 80076b0:	b140      	cbz	r0, 80076c4 <_vfiprintf_r+0x198>
 80076b2:	2340      	movs	r3, #64	; 0x40
 80076b4:	eba0 000a 	sub.w	r0, r0, sl
 80076b8:	fa03 f000 	lsl.w	r0, r3, r0
 80076bc:	9b04      	ldr	r3, [sp, #16]
 80076be:	4303      	orrs	r3, r0
 80076c0:	3401      	adds	r4, #1
 80076c2:	9304      	str	r3, [sp, #16]
 80076c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c8:	482c      	ldr	r0, [pc, #176]	; (800777c <_vfiprintf_r+0x250>)
 80076ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076ce:	2206      	movs	r2, #6
 80076d0:	f7f8 fd86 	bl	80001e0 <memchr>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	d03f      	beq.n	8007758 <_vfiprintf_r+0x22c>
 80076d8:	4b29      	ldr	r3, [pc, #164]	; (8007780 <_vfiprintf_r+0x254>)
 80076da:	bb1b      	cbnz	r3, 8007724 <_vfiprintf_r+0x1f8>
 80076dc:	9b03      	ldr	r3, [sp, #12]
 80076de:	3307      	adds	r3, #7
 80076e0:	f023 0307 	bic.w	r3, r3, #7
 80076e4:	3308      	adds	r3, #8
 80076e6:	9303      	str	r3, [sp, #12]
 80076e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076ea:	443b      	add	r3, r7
 80076ec:	9309      	str	r3, [sp, #36]	; 0x24
 80076ee:	e767      	b.n	80075c0 <_vfiprintf_r+0x94>
 80076f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076f4:	460c      	mov	r4, r1
 80076f6:	2001      	movs	r0, #1
 80076f8:	e7a5      	b.n	8007646 <_vfiprintf_r+0x11a>
 80076fa:	2300      	movs	r3, #0
 80076fc:	3401      	adds	r4, #1
 80076fe:	9305      	str	r3, [sp, #20]
 8007700:	4619      	mov	r1, r3
 8007702:	f04f 0c0a 	mov.w	ip, #10
 8007706:	4620      	mov	r0, r4
 8007708:	f810 2b01 	ldrb.w	r2, [r0], #1
 800770c:	3a30      	subs	r2, #48	; 0x30
 800770e:	2a09      	cmp	r2, #9
 8007710:	d903      	bls.n	800771a <_vfiprintf_r+0x1ee>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0c5      	beq.n	80076a2 <_vfiprintf_r+0x176>
 8007716:	9105      	str	r1, [sp, #20]
 8007718:	e7c3      	b.n	80076a2 <_vfiprintf_r+0x176>
 800771a:	fb0c 2101 	mla	r1, ip, r1, r2
 800771e:	4604      	mov	r4, r0
 8007720:	2301      	movs	r3, #1
 8007722:	e7f0      	b.n	8007706 <_vfiprintf_r+0x1da>
 8007724:	ab03      	add	r3, sp, #12
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	462a      	mov	r2, r5
 800772a:	4b16      	ldr	r3, [pc, #88]	; (8007784 <_vfiprintf_r+0x258>)
 800772c:	a904      	add	r1, sp, #16
 800772e:	4630      	mov	r0, r6
 8007730:	f3af 8000 	nop.w
 8007734:	4607      	mov	r7, r0
 8007736:	1c78      	adds	r0, r7, #1
 8007738:	d1d6      	bne.n	80076e8 <_vfiprintf_r+0x1bc>
 800773a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800773c:	07d9      	lsls	r1, r3, #31
 800773e:	d405      	bmi.n	800774c <_vfiprintf_r+0x220>
 8007740:	89ab      	ldrh	r3, [r5, #12]
 8007742:	059a      	lsls	r2, r3, #22
 8007744:	d402      	bmi.n	800774c <_vfiprintf_r+0x220>
 8007746:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007748:	f7ff f942 	bl	80069d0 <__retarget_lock_release_recursive>
 800774c:	89ab      	ldrh	r3, [r5, #12]
 800774e:	065b      	lsls	r3, r3, #25
 8007750:	f53f af12 	bmi.w	8007578 <_vfiprintf_r+0x4c>
 8007754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007756:	e711      	b.n	800757c <_vfiprintf_r+0x50>
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	462a      	mov	r2, r5
 800775e:	4b09      	ldr	r3, [pc, #36]	; (8007784 <_vfiprintf_r+0x258>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4630      	mov	r0, r6
 8007764:	f000 f880 	bl	8007868 <_printf_i>
 8007768:	e7e4      	b.n	8007734 <_vfiprintf_r+0x208>
 800776a:	bf00      	nop
 800776c:	08008104 	.word	0x08008104
 8007770:	08008124 	.word	0x08008124
 8007774:	080080e4 	.word	0x080080e4
 8007778:	08008144 	.word	0x08008144
 800777c:	0800814e 	.word	0x0800814e
 8007780:	00000000 	.word	0x00000000
 8007784:	08007507 	.word	0x08007507
 8007788:	0800814a 	.word	0x0800814a

0800778c <_printf_common>:
 800778c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	4616      	mov	r6, r2
 8007792:	4699      	mov	r9, r3
 8007794:	688a      	ldr	r2, [r1, #8]
 8007796:	690b      	ldr	r3, [r1, #16]
 8007798:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800779c:	4293      	cmp	r3, r2
 800779e:	bfb8      	it	lt
 80077a0:	4613      	movlt	r3, r2
 80077a2:	6033      	str	r3, [r6, #0]
 80077a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077a8:	4607      	mov	r7, r0
 80077aa:	460c      	mov	r4, r1
 80077ac:	b10a      	cbz	r2, 80077b2 <_printf_common+0x26>
 80077ae:	3301      	adds	r3, #1
 80077b0:	6033      	str	r3, [r6, #0]
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	0699      	lsls	r1, r3, #26
 80077b6:	bf42      	ittt	mi
 80077b8:	6833      	ldrmi	r3, [r6, #0]
 80077ba:	3302      	addmi	r3, #2
 80077bc:	6033      	strmi	r3, [r6, #0]
 80077be:	6825      	ldr	r5, [r4, #0]
 80077c0:	f015 0506 	ands.w	r5, r5, #6
 80077c4:	d106      	bne.n	80077d4 <_printf_common+0x48>
 80077c6:	f104 0a19 	add.w	sl, r4, #25
 80077ca:	68e3      	ldr	r3, [r4, #12]
 80077cc:	6832      	ldr	r2, [r6, #0]
 80077ce:	1a9b      	subs	r3, r3, r2
 80077d0:	42ab      	cmp	r3, r5
 80077d2:	dc26      	bgt.n	8007822 <_printf_common+0x96>
 80077d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077d8:	1e13      	subs	r3, r2, #0
 80077da:	6822      	ldr	r2, [r4, #0]
 80077dc:	bf18      	it	ne
 80077de:	2301      	movne	r3, #1
 80077e0:	0692      	lsls	r2, r2, #26
 80077e2:	d42b      	bmi.n	800783c <_printf_common+0xb0>
 80077e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077e8:	4649      	mov	r1, r9
 80077ea:	4638      	mov	r0, r7
 80077ec:	47c0      	blx	r8
 80077ee:	3001      	adds	r0, #1
 80077f0:	d01e      	beq.n	8007830 <_printf_common+0xa4>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	68e5      	ldr	r5, [r4, #12]
 80077f6:	6832      	ldr	r2, [r6, #0]
 80077f8:	f003 0306 	and.w	r3, r3, #6
 80077fc:	2b04      	cmp	r3, #4
 80077fe:	bf08      	it	eq
 8007800:	1aad      	subeq	r5, r5, r2
 8007802:	68a3      	ldr	r3, [r4, #8]
 8007804:	6922      	ldr	r2, [r4, #16]
 8007806:	bf0c      	ite	eq
 8007808:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800780c:	2500      	movne	r5, #0
 800780e:	4293      	cmp	r3, r2
 8007810:	bfc4      	itt	gt
 8007812:	1a9b      	subgt	r3, r3, r2
 8007814:	18ed      	addgt	r5, r5, r3
 8007816:	2600      	movs	r6, #0
 8007818:	341a      	adds	r4, #26
 800781a:	42b5      	cmp	r5, r6
 800781c:	d11a      	bne.n	8007854 <_printf_common+0xc8>
 800781e:	2000      	movs	r0, #0
 8007820:	e008      	b.n	8007834 <_printf_common+0xa8>
 8007822:	2301      	movs	r3, #1
 8007824:	4652      	mov	r2, sl
 8007826:	4649      	mov	r1, r9
 8007828:	4638      	mov	r0, r7
 800782a:	47c0      	blx	r8
 800782c:	3001      	adds	r0, #1
 800782e:	d103      	bne.n	8007838 <_printf_common+0xac>
 8007830:	f04f 30ff 	mov.w	r0, #4294967295
 8007834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007838:	3501      	adds	r5, #1
 800783a:	e7c6      	b.n	80077ca <_printf_common+0x3e>
 800783c:	18e1      	adds	r1, r4, r3
 800783e:	1c5a      	adds	r2, r3, #1
 8007840:	2030      	movs	r0, #48	; 0x30
 8007842:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007846:	4422      	add	r2, r4
 8007848:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800784c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007850:	3302      	adds	r3, #2
 8007852:	e7c7      	b.n	80077e4 <_printf_common+0x58>
 8007854:	2301      	movs	r3, #1
 8007856:	4622      	mov	r2, r4
 8007858:	4649      	mov	r1, r9
 800785a:	4638      	mov	r0, r7
 800785c:	47c0      	blx	r8
 800785e:	3001      	adds	r0, #1
 8007860:	d0e6      	beq.n	8007830 <_printf_common+0xa4>
 8007862:	3601      	adds	r6, #1
 8007864:	e7d9      	b.n	800781a <_printf_common+0x8e>
	...

08007868 <_printf_i>:
 8007868:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	7e0f      	ldrb	r7, [r1, #24]
 800786e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007870:	2f78      	cmp	r7, #120	; 0x78
 8007872:	4691      	mov	r9, r2
 8007874:	4680      	mov	r8, r0
 8007876:	460c      	mov	r4, r1
 8007878:	469a      	mov	sl, r3
 800787a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800787e:	d807      	bhi.n	8007890 <_printf_i+0x28>
 8007880:	2f62      	cmp	r7, #98	; 0x62
 8007882:	d80a      	bhi.n	800789a <_printf_i+0x32>
 8007884:	2f00      	cmp	r7, #0
 8007886:	f000 80d8 	beq.w	8007a3a <_printf_i+0x1d2>
 800788a:	2f58      	cmp	r7, #88	; 0x58
 800788c:	f000 80a3 	beq.w	80079d6 <_printf_i+0x16e>
 8007890:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007894:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007898:	e03a      	b.n	8007910 <_printf_i+0xa8>
 800789a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800789e:	2b15      	cmp	r3, #21
 80078a0:	d8f6      	bhi.n	8007890 <_printf_i+0x28>
 80078a2:	a101      	add	r1, pc, #4	; (adr r1, 80078a8 <_printf_i+0x40>)
 80078a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078a8:	08007901 	.word	0x08007901
 80078ac:	08007915 	.word	0x08007915
 80078b0:	08007891 	.word	0x08007891
 80078b4:	08007891 	.word	0x08007891
 80078b8:	08007891 	.word	0x08007891
 80078bc:	08007891 	.word	0x08007891
 80078c0:	08007915 	.word	0x08007915
 80078c4:	08007891 	.word	0x08007891
 80078c8:	08007891 	.word	0x08007891
 80078cc:	08007891 	.word	0x08007891
 80078d0:	08007891 	.word	0x08007891
 80078d4:	08007a21 	.word	0x08007a21
 80078d8:	08007945 	.word	0x08007945
 80078dc:	08007a03 	.word	0x08007a03
 80078e0:	08007891 	.word	0x08007891
 80078e4:	08007891 	.word	0x08007891
 80078e8:	08007a43 	.word	0x08007a43
 80078ec:	08007891 	.word	0x08007891
 80078f0:	08007945 	.word	0x08007945
 80078f4:	08007891 	.word	0x08007891
 80078f8:	08007891 	.word	0x08007891
 80078fc:	08007a0b 	.word	0x08007a0b
 8007900:	682b      	ldr	r3, [r5, #0]
 8007902:	1d1a      	adds	r2, r3, #4
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	602a      	str	r2, [r5, #0]
 8007908:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800790c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007910:	2301      	movs	r3, #1
 8007912:	e0a3      	b.n	8007a5c <_printf_i+0x1f4>
 8007914:	6820      	ldr	r0, [r4, #0]
 8007916:	6829      	ldr	r1, [r5, #0]
 8007918:	0606      	lsls	r6, r0, #24
 800791a:	f101 0304 	add.w	r3, r1, #4
 800791e:	d50a      	bpl.n	8007936 <_printf_i+0xce>
 8007920:	680e      	ldr	r6, [r1, #0]
 8007922:	602b      	str	r3, [r5, #0]
 8007924:	2e00      	cmp	r6, #0
 8007926:	da03      	bge.n	8007930 <_printf_i+0xc8>
 8007928:	232d      	movs	r3, #45	; 0x2d
 800792a:	4276      	negs	r6, r6
 800792c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007930:	485e      	ldr	r0, [pc, #376]	; (8007aac <_printf_i+0x244>)
 8007932:	230a      	movs	r3, #10
 8007934:	e019      	b.n	800796a <_printf_i+0x102>
 8007936:	680e      	ldr	r6, [r1, #0]
 8007938:	602b      	str	r3, [r5, #0]
 800793a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800793e:	bf18      	it	ne
 8007940:	b236      	sxthne	r6, r6
 8007942:	e7ef      	b.n	8007924 <_printf_i+0xbc>
 8007944:	682b      	ldr	r3, [r5, #0]
 8007946:	6820      	ldr	r0, [r4, #0]
 8007948:	1d19      	adds	r1, r3, #4
 800794a:	6029      	str	r1, [r5, #0]
 800794c:	0601      	lsls	r1, r0, #24
 800794e:	d501      	bpl.n	8007954 <_printf_i+0xec>
 8007950:	681e      	ldr	r6, [r3, #0]
 8007952:	e002      	b.n	800795a <_printf_i+0xf2>
 8007954:	0646      	lsls	r6, r0, #25
 8007956:	d5fb      	bpl.n	8007950 <_printf_i+0xe8>
 8007958:	881e      	ldrh	r6, [r3, #0]
 800795a:	4854      	ldr	r0, [pc, #336]	; (8007aac <_printf_i+0x244>)
 800795c:	2f6f      	cmp	r7, #111	; 0x6f
 800795e:	bf0c      	ite	eq
 8007960:	2308      	moveq	r3, #8
 8007962:	230a      	movne	r3, #10
 8007964:	2100      	movs	r1, #0
 8007966:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800796a:	6865      	ldr	r5, [r4, #4]
 800796c:	60a5      	str	r5, [r4, #8]
 800796e:	2d00      	cmp	r5, #0
 8007970:	bfa2      	ittt	ge
 8007972:	6821      	ldrge	r1, [r4, #0]
 8007974:	f021 0104 	bicge.w	r1, r1, #4
 8007978:	6021      	strge	r1, [r4, #0]
 800797a:	b90e      	cbnz	r6, 8007980 <_printf_i+0x118>
 800797c:	2d00      	cmp	r5, #0
 800797e:	d04d      	beq.n	8007a1c <_printf_i+0x1b4>
 8007980:	4615      	mov	r5, r2
 8007982:	fbb6 f1f3 	udiv	r1, r6, r3
 8007986:	fb03 6711 	mls	r7, r3, r1, r6
 800798a:	5dc7      	ldrb	r7, [r0, r7]
 800798c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007990:	4637      	mov	r7, r6
 8007992:	42bb      	cmp	r3, r7
 8007994:	460e      	mov	r6, r1
 8007996:	d9f4      	bls.n	8007982 <_printf_i+0x11a>
 8007998:	2b08      	cmp	r3, #8
 800799a:	d10b      	bne.n	80079b4 <_printf_i+0x14c>
 800799c:	6823      	ldr	r3, [r4, #0]
 800799e:	07de      	lsls	r6, r3, #31
 80079a0:	d508      	bpl.n	80079b4 <_printf_i+0x14c>
 80079a2:	6923      	ldr	r3, [r4, #16]
 80079a4:	6861      	ldr	r1, [r4, #4]
 80079a6:	4299      	cmp	r1, r3
 80079a8:	bfde      	ittt	le
 80079aa:	2330      	movle	r3, #48	; 0x30
 80079ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80079b4:	1b52      	subs	r2, r2, r5
 80079b6:	6122      	str	r2, [r4, #16]
 80079b8:	f8cd a000 	str.w	sl, [sp]
 80079bc:	464b      	mov	r3, r9
 80079be:	aa03      	add	r2, sp, #12
 80079c0:	4621      	mov	r1, r4
 80079c2:	4640      	mov	r0, r8
 80079c4:	f7ff fee2 	bl	800778c <_printf_common>
 80079c8:	3001      	adds	r0, #1
 80079ca:	d14c      	bne.n	8007a66 <_printf_i+0x1fe>
 80079cc:	f04f 30ff 	mov.w	r0, #4294967295
 80079d0:	b004      	add	sp, #16
 80079d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079d6:	4835      	ldr	r0, [pc, #212]	; (8007aac <_printf_i+0x244>)
 80079d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80079dc:	6829      	ldr	r1, [r5, #0]
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80079e4:	6029      	str	r1, [r5, #0]
 80079e6:	061d      	lsls	r5, r3, #24
 80079e8:	d514      	bpl.n	8007a14 <_printf_i+0x1ac>
 80079ea:	07df      	lsls	r7, r3, #31
 80079ec:	bf44      	itt	mi
 80079ee:	f043 0320 	orrmi.w	r3, r3, #32
 80079f2:	6023      	strmi	r3, [r4, #0]
 80079f4:	b91e      	cbnz	r6, 80079fe <_printf_i+0x196>
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	f023 0320 	bic.w	r3, r3, #32
 80079fc:	6023      	str	r3, [r4, #0]
 80079fe:	2310      	movs	r3, #16
 8007a00:	e7b0      	b.n	8007964 <_printf_i+0xfc>
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	f043 0320 	orr.w	r3, r3, #32
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	2378      	movs	r3, #120	; 0x78
 8007a0c:	4828      	ldr	r0, [pc, #160]	; (8007ab0 <_printf_i+0x248>)
 8007a0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a12:	e7e3      	b.n	80079dc <_printf_i+0x174>
 8007a14:	0659      	lsls	r1, r3, #25
 8007a16:	bf48      	it	mi
 8007a18:	b2b6      	uxthmi	r6, r6
 8007a1a:	e7e6      	b.n	80079ea <_printf_i+0x182>
 8007a1c:	4615      	mov	r5, r2
 8007a1e:	e7bb      	b.n	8007998 <_printf_i+0x130>
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	6826      	ldr	r6, [r4, #0]
 8007a24:	6961      	ldr	r1, [r4, #20]
 8007a26:	1d18      	adds	r0, r3, #4
 8007a28:	6028      	str	r0, [r5, #0]
 8007a2a:	0635      	lsls	r5, r6, #24
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	d501      	bpl.n	8007a34 <_printf_i+0x1cc>
 8007a30:	6019      	str	r1, [r3, #0]
 8007a32:	e002      	b.n	8007a3a <_printf_i+0x1d2>
 8007a34:	0670      	lsls	r0, r6, #25
 8007a36:	d5fb      	bpl.n	8007a30 <_printf_i+0x1c8>
 8007a38:	8019      	strh	r1, [r3, #0]
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6123      	str	r3, [r4, #16]
 8007a3e:	4615      	mov	r5, r2
 8007a40:	e7ba      	b.n	80079b8 <_printf_i+0x150>
 8007a42:	682b      	ldr	r3, [r5, #0]
 8007a44:	1d1a      	adds	r2, r3, #4
 8007a46:	602a      	str	r2, [r5, #0]
 8007a48:	681d      	ldr	r5, [r3, #0]
 8007a4a:	6862      	ldr	r2, [r4, #4]
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4628      	mov	r0, r5
 8007a50:	f7f8 fbc6 	bl	80001e0 <memchr>
 8007a54:	b108      	cbz	r0, 8007a5a <_printf_i+0x1f2>
 8007a56:	1b40      	subs	r0, r0, r5
 8007a58:	6060      	str	r0, [r4, #4]
 8007a5a:	6863      	ldr	r3, [r4, #4]
 8007a5c:	6123      	str	r3, [r4, #16]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a64:	e7a8      	b.n	80079b8 <_printf_i+0x150>
 8007a66:	6923      	ldr	r3, [r4, #16]
 8007a68:	462a      	mov	r2, r5
 8007a6a:	4649      	mov	r1, r9
 8007a6c:	4640      	mov	r0, r8
 8007a6e:	47d0      	blx	sl
 8007a70:	3001      	adds	r0, #1
 8007a72:	d0ab      	beq.n	80079cc <_printf_i+0x164>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	079b      	lsls	r3, r3, #30
 8007a78:	d413      	bmi.n	8007aa2 <_printf_i+0x23a>
 8007a7a:	68e0      	ldr	r0, [r4, #12]
 8007a7c:	9b03      	ldr	r3, [sp, #12]
 8007a7e:	4298      	cmp	r0, r3
 8007a80:	bfb8      	it	lt
 8007a82:	4618      	movlt	r0, r3
 8007a84:	e7a4      	b.n	80079d0 <_printf_i+0x168>
 8007a86:	2301      	movs	r3, #1
 8007a88:	4632      	mov	r2, r6
 8007a8a:	4649      	mov	r1, r9
 8007a8c:	4640      	mov	r0, r8
 8007a8e:	47d0      	blx	sl
 8007a90:	3001      	adds	r0, #1
 8007a92:	d09b      	beq.n	80079cc <_printf_i+0x164>
 8007a94:	3501      	adds	r5, #1
 8007a96:	68e3      	ldr	r3, [r4, #12]
 8007a98:	9903      	ldr	r1, [sp, #12]
 8007a9a:	1a5b      	subs	r3, r3, r1
 8007a9c:	42ab      	cmp	r3, r5
 8007a9e:	dcf2      	bgt.n	8007a86 <_printf_i+0x21e>
 8007aa0:	e7eb      	b.n	8007a7a <_printf_i+0x212>
 8007aa2:	2500      	movs	r5, #0
 8007aa4:	f104 0619 	add.w	r6, r4, #25
 8007aa8:	e7f5      	b.n	8007a96 <_printf_i+0x22e>
 8007aaa:	bf00      	nop
 8007aac:	08008155 	.word	0x08008155
 8007ab0:	08008166 	.word	0x08008166

08007ab4 <__sread>:
 8007ab4:	b510      	push	{r4, lr}
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abc:	f000 f8de 	bl	8007c7c <_read_r>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	bfab      	itete	ge
 8007ac4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ac6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ac8:	181b      	addge	r3, r3, r0
 8007aca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ace:	bfac      	ite	ge
 8007ad0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ad2:	81a3      	strhlt	r3, [r4, #12]
 8007ad4:	bd10      	pop	{r4, pc}

08007ad6 <__swrite>:
 8007ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ada:	461f      	mov	r7, r3
 8007adc:	898b      	ldrh	r3, [r1, #12]
 8007ade:	05db      	lsls	r3, r3, #23
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	4616      	mov	r6, r2
 8007ae6:	d505      	bpl.n	8007af4 <__swrite+0x1e>
 8007ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aec:	2302      	movs	r3, #2
 8007aee:	2200      	movs	r2, #0
 8007af0:	f000 f868 	bl	8007bc4 <_lseek_r>
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007afa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007afe:	81a3      	strh	r3, [r4, #12]
 8007b00:	4632      	mov	r2, r6
 8007b02:	463b      	mov	r3, r7
 8007b04:	4628      	mov	r0, r5
 8007b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0a:	f000 b817 	b.w	8007b3c <_write_r>

08007b0e <__sseek>:
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b16:	f000 f855 	bl	8007bc4 <_lseek_r>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	89a3      	ldrh	r3, [r4, #12]
 8007b1e:	bf15      	itete	ne
 8007b20:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b2a:	81a3      	strheq	r3, [r4, #12]
 8007b2c:	bf18      	it	ne
 8007b2e:	81a3      	strhne	r3, [r4, #12]
 8007b30:	bd10      	pop	{r4, pc}

08007b32 <__sclose>:
 8007b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b36:	f000 b813 	b.w	8007b60 <_close_r>
	...

08007b3c <_write_r>:
 8007b3c:	b538      	push	{r3, r4, r5, lr}
 8007b3e:	4d07      	ldr	r5, [pc, #28]	; (8007b5c <_write_r+0x20>)
 8007b40:	4604      	mov	r4, r0
 8007b42:	4608      	mov	r0, r1
 8007b44:	4611      	mov	r1, r2
 8007b46:	2200      	movs	r2, #0
 8007b48:	602a      	str	r2, [r5, #0]
 8007b4a:	461a      	mov	r2, r3
 8007b4c:	f7f9 fa29 	bl	8000fa2 <_write>
 8007b50:	1c43      	adds	r3, r0, #1
 8007b52:	d102      	bne.n	8007b5a <_write_r+0x1e>
 8007b54:	682b      	ldr	r3, [r5, #0]
 8007b56:	b103      	cbz	r3, 8007b5a <_write_r+0x1e>
 8007b58:	6023      	str	r3, [r4, #0]
 8007b5a:	bd38      	pop	{r3, r4, r5, pc}
 8007b5c:	20003cdc 	.word	0x20003cdc

08007b60 <_close_r>:
 8007b60:	b538      	push	{r3, r4, r5, lr}
 8007b62:	4d06      	ldr	r5, [pc, #24]	; (8007b7c <_close_r+0x1c>)
 8007b64:	2300      	movs	r3, #0
 8007b66:	4604      	mov	r4, r0
 8007b68:	4608      	mov	r0, r1
 8007b6a:	602b      	str	r3, [r5, #0]
 8007b6c:	f7f9 fa35 	bl	8000fda <_close>
 8007b70:	1c43      	adds	r3, r0, #1
 8007b72:	d102      	bne.n	8007b7a <_close_r+0x1a>
 8007b74:	682b      	ldr	r3, [r5, #0]
 8007b76:	b103      	cbz	r3, 8007b7a <_close_r+0x1a>
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	bd38      	pop	{r3, r4, r5, pc}
 8007b7c:	20003cdc 	.word	0x20003cdc

08007b80 <_fstat_r>:
 8007b80:	b538      	push	{r3, r4, r5, lr}
 8007b82:	4d07      	ldr	r5, [pc, #28]	; (8007ba0 <_fstat_r+0x20>)
 8007b84:	2300      	movs	r3, #0
 8007b86:	4604      	mov	r4, r0
 8007b88:	4608      	mov	r0, r1
 8007b8a:	4611      	mov	r1, r2
 8007b8c:	602b      	str	r3, [r5, #0]
 8007b8e:	f7f9 fa30 	bl	8000ff2 <_fstat>
 8007b92:	1c43      	adds	r3, r0, #1
 8007b94:	d102      	bne.n	8007b9c <_fstat_r+0x1c>
 8007b96:	682b      	ldr	r3, [r5, #0]
 8007b98:	b103      	cbz	r3, 8007b9c <_fstat_r+0x1c>
 8007b9a:	6023      	str	r3, [r4, #0]
 8007b9c:	bd38      	pop	{r3, r4, r5, pc}
 8007b9e:	bf00      	nop
 8007ba0:	20003cdc 	.word	0x20003cdc

08007ba4 <_isatty_r>:
 8007ba4:	b538      	push	{r3, r4, r5, lr}
 8007ba6:	4d06      	ldr	r5, [pc, #24]	; (8007bc0 <_isatty_r+0x1c>)
 8007ba8:	2300      	movs	r3, #0
 8007baa:	4604      	mov	r4, r0
 8007bac:	4608      	mov	r0, r1
 8007bae:	602b      	str	r3, [r5, #0]
 8007bb0:	f7f9 fa2f 	bl	8001012 <_isatty>
 8007bb4:	1c43      	adds	r3, r0, #1
 8007bb6:	d102      	bne.n	8007bbe <_isatty_r+0x1a>
 8007bb8:	682b      	ldr	r3, [r5, #0]
 8007bba:	b103      	cbz	r3, 8007bbe <_isatty_r+0x1a>
 8007bbc:	6023      	str	r3, [r4, #0]
 8007bbe:	bd38      	pop	{r3, r4, r5, pc}
 8007bc0:	20003cdc 	.word	0x20003cdc

08007bc4 <_lseek_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4d07      	ldr	r5, [pc, #28]	; (8007be4 <_lseek_r+0x20>)
 8007bc8:	4604      	mov	r4, r0
 8007bca:	4608      	mov	r0, r1
 8007bcc:	4611      	mov	r1, r2
 8007bce:	2200      	movs	r2, #0
 8007bd0:	602a      	str	r2, [r5, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	f7f9 fa28 	bl	8001028 <_lseek>
 8007bd8:	1c43      	adds	r3, r0, #1
 8007bda:	d102      	bne.n	8007be2 <_lseek_r+0x1e>
 8007bdc:	682b      	ldr	r3, [r5, #0]
 8007bde:	b103      	cbz	r3, 8007be2 <_lseek_r+0x1e>
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
 8007be4:	20003cdc 	.word	0x20003cdc

08007be8 <memmove>:
 8007be8:	4288      	cmp	r0, r1
 8007bea:	b510      	push	{r4, lr}
 8007bec:	eb01 0402 	add.w	r4, r1, r2
 8007bf0:	d902      	bls.n	8007bf8 <memmove+0x10>
 8007bf2:	4284      	cmp	r4, r0
 8007bf4:	4623      	mov	r3, r4
 8007bf6:	d807      	bhi.n	8007c08 <memmove+0x20>
 8007bf8:	1e43      	subs	r3, r0, #1
 8007bfa:	42a1      	cmp	r1, r4
 8007bfc:	d008      	beq.n	8007c10 <memmove+0x28>
 8007bfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c06:	e7f8      	b.n	8007bfa <memmove+0x12>
 8007c08:	4402      	add	r2, r0
 8007c0a:	4601      	mov	r1, r0
 8007c0c:	428a      	cmp	r2, r1
 8007c0e:	d100      	bne.n	8007c12 <memmove+0x2a>
 8007c10:	bd10      	pop	{r4, pc}
 8007c12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c1a:	e7f7      	b.n	8007c0c <memmove+0x24>

08007c1c <_realloc_r>:
 8007c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c20:	4680      	mov	r8, r0
 8007c22:	4614      	mov	r4, r2
 8007c24:	460e      	mov	r6, r1
 8007c26:	b921      	cbnz	r1, 8007c32 <_realloc_r+0x16>
 8007c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	f7fe bf53 	b.w	8006ad8 <_malloc_r>
 8007c32:	b92a      	cbnz	r2, 8007c40 <_realloc_r+0x24>
 8007c34:	f7fe fee4 	bl	8006a00 <_free_r>
 8007c38:	4625      	mov	r5, r4
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c40:	f000 f82e 	bl	8007ca0 <_malloc_usable_size_r>
 8007c44:	4284      	cmp	r4, r0
 8007c46:	4607      	mov	r7, r0
 8007c48:	d802      	bhi.n	8007c50 <_realloc_r+0x34>
 8007c4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c4e:	d812      	bhi.n	8007c76 <_realloc_r+0x5a>
 8007c50:	4621      	mov	r1, r4
 8007c52:	4640      	mov	r0, r8
 8007c54:	f7fe ff40 	bl	8006ad8 <_malloc_r>
 8007c58:	4605      	mov	r5, r0
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d0ed      	beq.n	8007c3a <_realloc_r+0x1e>
 8007c5e:	42bc      	cmp	r4, r7
 8007c60:	4622      	mov	r2, r4
 8007c62:	4631      	mov	r1, r6
 8007c64:	bf28      	it	cs
 8007c66:	463a      	movcs	r2, r7
 8007c68:	f7fe feb3 	bl	80069d2 <memcpy>
 8007c6c:	4631      	mov	r1, r6
 8007c6e:	4640      	mov	r0, r8
 8007c70:	f7fe fec6 	bl	8006a00 <_free_r>
 8007c74:	e7e1      	b.n	8007c3a <_realloc_r+0x1e>
 8007c76:	4635      	mov	r5, r6
 8007c78:	e7df      	b.n	8007c3a <_realloc_r+0x1e>
	...

08007c7c <_read_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d07      	ldr	r5, [pc, #28]	; (8007c9c <_read_r+0x20>)
 8007c80:	4604      	mov	r4, r0
 8007c82:	4608      	mov	r0, r1
 8007c84:	4611      	mov	r1, r2
 8007c86:	2200      	movs	r2, #0
 8007c88:	602a      	str	r2, [r5, #0]
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	f7f9 f96c 	bl	8000f68 <_read>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d102      	bne.n	8007c9a <_read_r+0x1e>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	b103      	cbz	r3, 8007c9a <_read_r+0x1e>
 8007c98:	6023      	str	r3, [r4, #0]
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	20003cdc 	.word	0x20003cdc

08007ca0 <_malloc_usable_size_r>:
 8007ca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ca4:	1f18      	subs	r0, r3, #4
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	bfbc      	itt	lt
 8007caa:	580b      	ldrlt	r3, [r1, r0]
 8007cac:	18c0      	addlt	r0, r0, r3
 8007cae:	4770      	bx	lr

08007cb0 <_init>:
 8007cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb2:	bf00      	nop
 8007cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cb6:	bc08      	pop	{r3}
 8007cb8:	469e      	mov	lr, r3
 8007cba:	4770      	bx	lr

08007cbc <_fini>:
 8007cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cbe:	bf00      	nop
 8007cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc2:	bc08      	pop	{r3}
 8007cc4:	469e      	mov	lr, r3
 8007cc6:	4770      	bx	lr
