classDiagram
    class C_0000159384585232022465["std::basic_string&lt;char&gt;"]
    class C_0000159384585232022465 {
    }
    class C_0000691968507963197602["std::char_traits&lt;char&gt;"]
    class C_0000691968507963197602 {
    }
    class C_0000373490593530711898["std::allocator&lt;char&gt;"]
    class C_0000373490593530711898 {
    }
    class C_0001369743509675477039["std::basic_string&lt;char,std::char_traits&lt;char&gt;,std::allocator&lt;char&gt;&gt;"]
    class C_0001369743509675477039 {
    }
    class C_0001153561525776166210["std::vector&lt;int&gt;"]
    class C_0001153561525776166210 {
    }
    class C_0000817513665081818287["std::vector&lt;vfio_region_info&gt;"]
    class C_0000817513665081818287 {
    }
    class C_0001426916056678973706["std::vector&lt;vfio_irq_info&gt;"]
    class C_0001426916056678973706 {
    }
    class C_0000882888851728517853["std::map&lt;int,void *&gt;"]
    class C_0000882888851728517853 {
    }
    class C_0000537172775809735998["std::optional&lt;uint16_t&gt;"]
    class C_0000537172775809735998 {
    }
    class C_0001166363642678166101["std::shared_ptr&lt;VfioUserServer&gt;"]
    class C_0001166363642678166101 {
    }
    class C_0000502874287095223506["std::shared_ptr&lt;Driver&gt;"]
    class C_0000502874287095223506 {
    }
    class C_0001971126231936469896["std::shared_ptr&lt;VfioConsumer&gt;"]
    class C_0001971126231936469896 {
    }
    class C_0001262495404562165711["std::shared_ptr&lt;VmuxDevice&gt;"]
    class C_0001262495404562165711 {
    }
    class C_0002057989019314909038["std::optional&lt;size_t&gt;"]
    class C_0002057989019314909038 {
    }
    class C_0000494675867287204289["std::vector&lt;pollfd&gt;"]
    class C_0000494675867287204289 {
    }
    class C_0000181863110095738237["std::set&lt;void *&gt;"]
    class C_0000181863110095738237 {
    }
    class C_0002024172822424089872["std::map&lt;void *,dma_sg_t *&gt;"]
    class C_0002024172822424089872 {
    }
    class C_0001919630631047898252["std::map&lt;void *,iovec *&gt;"]
    class C_0001919630631047898252 {
    }
    class C_0000937116570624614258["std::shared_ptr&lt;InterruptThrottler&gt;"]
    class C_0000937116570624614258 {
    }
    class C_0000423559103245143458["std::vector&lt;std::shared_ptr&lt;InterruptThrottler&gt;&gt;"]
    class C_0000423559103245143458 {
    }
    class C_0001830247315830457919["std::atomic&lt;ulong&gt;"]
    class C_0001830247315830457919 {
    }
    class C_0000376312972807477889["std::vector&lt;std::atomic&lt;ulong&gt; *&gt;"]
    class C_0000376312972807477889 {
    }
    class C_0001598371225436193130["std::shared_ptr&lt;GlobalInterrupts&gt;"]
    class C_0001598371225436193130 {
    }
    class C_0000538562716212317677["std::atomic&lt;bool&gt;"]
    class C_0000538562716212317677 {
    }
    class C_0000103022493882195383["std::multiset&lt;TimedEvent *,nicbm::Runner::EventCmp&gt;"]
    class C_0000103022493882195383 {
    }
    class C_0000792860033835631044["std::deque&lt;DMAOp *&gt;"]
    class C_0000792860033835631044 {
    }
    class C_0001648059833109594900["std::shared_ptr&lt;nicbm::Runner::CallbackAdaptor&gt;"]
    class C_0001648059833109594900 {
    }
    class C_0000687675254791031051["std::shared_ptr&lt;InterruptThrottlerSimbricks&gt;"]
    class C_0000687675254791031051 {
    }
    class C_0000465012928585661657["std::vector&lt;std::shared_ptr&lt;InterruptThrottlerSimbricks&gt;&gt;"]
    class C_0000465012928585661657 {
    }
    class C_0002116988694602162816["std::shared_ptr&lt;nicbm::Runner::Device&gt;"]
    class C_0002116988694602162816 {
    }
    class C_0001056523052346532531["std::basic_stringstream&lt;char&gt;"]
    class C_0001056523052346532531 {
    }
    class C_0001597795355930436873["std::basic_ostream&lt;char&gt;"]
    class C_0001597795355930436873 {
    }
    class C_0001152728642082295449["std::deque&lt;tx_desc_ctx *&gt;"]
    class C_0001152728642082295449 {
    }
    class C_0002209745950383118489["std::deque&lt;rx_desc_ctx *&gt;"]
    class C_0002209745950383118489 {
    }
    class C_0001252055227692559378["std::map&lt;uint64_t,uint16_t&gt;"]
    class C_0001252055227692559378 {
    }
    class C_0000137788463817956023["std::map&lt;int,struct ice_aqc_txsched_elem_data *&gt;"]
    class C_0000137788463817956023 {
    }
    class C_0001278703414782760618["std::shared_ptr&lt;Capabilities&gt;"]
    class C_0001278703414782760618 {
    }
    class C_0000657457251919219668["std::atomic&lt;int&gt;"]
    class C_0000657457251919219668 {
    }
    class C_0001723090859744784304["std::shared_ptr&lt;InterruptThrottlerNone&gt;"]
    class C_0001723090859744784304 {
    }
    class C_0000839121551068282508["std::shared_ptr&lt;i40e::e810_bm&gt;"]
    class C_0000839121551068282508 {
    }
    class C_0001492703530391184707["std::enable_shared_from_this&lt;E810EmulatedDevice&gt;"]
    class C_0001492703530391184707 {
    }
    class C_0000426618831662257639["cap_hdr"]
    class C_0000426618831662257639 {
        +id : uint8_t
        +next : uint8_t
    }
    class C_0001012513144313679969["vsc"]
    class C_0001012513144313679969 {
        +data : uint8_t[]
        +hdr : struct cap_hdr
        +size : uint8_t
    }
    class C_0001868497339687438775["pcie_ext_cap_hdr"]
    class C_0001868497339687438775 {
        +id : uint32_t
        +next : uint32_t
        +version : uint32_t
    }
    class C_0000967562595266423083["pcie_ext_cap_vsc_hdr"]
    class C_0000967562595266423083 {
        +data : uint8_t[]
        +hdr : struct pcie_ext_cap_hdr
        +id : uint32_t
        +len : uint32_t
        +rev : uint32_t
    }
    class C_0002222160700150937336["dsncap"]
    class C_0002222160700150937336 {
        +hdr : struct pcie_ext_cap_hdr
        +sn_hi : uint32_t
        +sn_lo : uint32_t
    }
    class C_0000557554285142927787["mc"]
    class C_0000557554285142927787 {
        +c64 : unsigned int
        +mmc : unsigned int
        +mme : unsigned int
        +msie : unsigned int
        +pvm : unsigned int
        +res1 : unsigned int
    }
    class C_0001358553154947660353["ma"]
    class C_0001358553154947660353 {
        +addr : unsigned int
        +res1 : unsigned int
    }
    class C_0001952133885751589984["msicap"]
    class C_0001952133885751589984 {
        +hdr : struct cap_hdr
        +ma : struct ma
        +mc : struct mc
        +md : uint16_t
        +mmask : uint32_t
        +mpend : uint32_t
        +mua : uint32_t
        +padding : uint16_t
    }
    class C_0000553445627312650971["mxc"]
    class C_0000553445627312650971 {
        +fm : uint16_t
        +mxe : uint16_t
        +reserved : uint16_t
        +ts : uint16_t
    }
    class C_0002303809754867802647["mtab"]
    class C_0002303809754867802647 {
        +tbir : uint32_t
        +to : uint32_t
    }
    class C_0000052230372765234427["mpba"]
    class C_0000052230372765234427 {
        +pbao : uint32_t
        +pbir : uint32_t
    }
    class C_0001487920942790977718["msixcap"]
    class C_0001487920942790977718 {
        +hdr : struct cap_hdr
        +mpba : struct mpba
        +mtab : struct mtab
        +mxc : struct mxc
    }
    class C_0001844108511559202486["pc"]
    class C_0001844108511559202486 {
        +auxc : uint16_t
        +d1s : uint16_t
        +d2s : uint16_t
        +dsi : uint16_t
        +pmec : uint16_t
        +psup : uint16_t
        +res : uint16_t
        +vs : uint16_t
    }
    class C_0001753437606369642140["pmcs"]
    class C_0001753437606369642140 {
        + : pmcs::&lpar;anonymous_3422700&rpar;
    }
    class C_0001808379256197529757["pmcs::&lpar;&rpar;"]
    class C_0001808379256197529757 {
        + : pmcs::::&lpar;anonymous_3422753&rpar;
        +raw : uint16_t
    }
    class C_0000740427309590243589["pmcs::&lpar;&rpar;::&lpar;&rpar;"]
    class C_0000740427309590243589 {
        +dsc : uint16_t
        +dse : uint16_t
        +nsfrst : uint16_t
        +pmee : uint16_t
        +pmes : uint16_t
        +ps : uint16_t
        +res1 : uint16_t
        +res2 : uint16_t
    }
    class C_0001915475140813800872["pmcap"]
    class C_0001915475140813800872 {
        +data : uint8_t
        +hdr : struct cap_hdr
        +pc : struct pc
        +pmcs : struct pmcs
        +pmcsr_bse : uint8_t
    }
    class C_0000009621554600013828["pxcaps"]
    class C_0000009621554600013828 {
        +dpt : uint16_t
        +imn : uint16_t
        +res1 : uint16_t
        +si : uint16_t
        +ver : uint16_t
    }
    class C_0002111287623068141091["pxdcap"]
    class C_0002111287623068141091 {
        +cspls : uint32_t
        +csplv : uint32_t
        +etfs : uint32_t
        +flrc : uint32_t
        +l0sl : uint32_t
        +l1l : uint32_t
        +mps : uint32_t
        +pfs : uint32_t
        +rer : uint32_t
        +res1 : uint32_t
        +res2 : uint32_t
        +res3 : uint32_t
    }
    class C_0001141785888201839342["pxdc"]
    class C_0001141785888201839342 {
        + : pxdc::&lpar;anonymous_3424371&rpar;
        +raw : uint16_t
    }
    class C_0001759856816505509464["pxdc::&lpar;&rpar;"]
    class C_0001759856816505509464 {
        +appme : uint16_t
        +cere : uint16_t
        +ens : uint16_t
        +ero : uint16_t
        +ete : uint16_t
        +fere : uint16_t
        +iflr : uint16_t
        +mps : uint16_t
        +mrrs : uint16_t
        +nfere : uint16_t
        +pfe : uint16_t
        +urre : uint16_t
    }
    class C_0001439672545333567816["pxds"]
    class C_0001439672545333567816 {
        +stuff : uint16_t
    }
    class C_0001108684418752474871["pxlcap"]
    class C_0001108684418752474871 {
        +stuff : uint32_t
    }
    class C_0000928011002679349674["pxlc"]
    class C_0000928011002679349674 {
        + : pxlc::&lpar;anonymous_3425365&rpar;
        +raw : uint16_t
    }
    class C_0001439020399405799983["pxlc::&lpar;&rpar;"]
    class C_0001439020399405799983 {
        +aspmc : uint16_t
        +ccc : uint16_t
        +clkreq_en : uint16_t
        +es : uint16_t
        +hawd : uint16_t
        +labie : uint16_t
        +lbmie : uint16_t
        +ld : uint16_t
        +rcb : uint16_t
        +rl : uint16_t
        +rsvdp1 : uint16_t
        +rsvdp2 : uint16_t
    }
    class C_0001665980936492674422["pxls"]
    class C_0001665980936492674422 {
        +stuff : uint16_t
    }
    class C_0000672820025235688491["pxscap"]
    class C_0000672820025235688491 {
        +stuff : uint32_t
    }
    class C_0000034125721134732746["pxsc"]
    class C_0000034125721134732746 {
        +stuff : uint16_t
    }
    class C_0000499804496804124487["pxss"]
    class C_0000499804496804124487 {
        +stuff : uint16_t
    }
    class C_0000355151539247412796["pxrc"]
    class C_0000355151539247412796 {
        +stuff : uint16_t
    }
    class C_0001762843029200008496["pxrcap"]
    class C_0001762843029200008496 {
        +stuff : uint16_t
    }
    class C_0000820830314916811663["pxrs"]
    class C_0000820830314916811663 {
        +stuff : uint32_t
    }
    class C_0001955687272543555147["pxdcap2"]
    class C_0001955687272543555147 {
        +aocs32 : uint32_t
        +aocs64 : uint32_t
        +aors : uint32_t
        +arifs : uint32_t
        +ccs128 : uint32_t
        +ctds : uint32_t
        +ctrs : uint32_t
        +eetps : uint32_t
        +effs : uint32_t
        +ltrs : uint32_t
        +meetp : uint32_t
        +nprpr : uint32_t
        +obffs : uint32_t
        +res1 : uint32_t
        +tphcs : uint32_t
    }
    class C_0002156213975486001397["pxdc2"]
    class C_0002156213975486001397 {
        + : pxdc2::&lpar;anonymous_3427639&rpar;
        +raw : uint16_t
    }
    class C_0000428168634635482949["pxdc2::&lpar;&rpar;"]
    class C_0000428168634635482949 {
        +ari : uint32_t
        +atomic_egress_block : uint32_t
        +atomic_req : uint32_t
        +comp_timeout : uint32_t
        +comp_timout_dis : uint32_t
        +end_end_tlp_prefix_block : uint32_t
        +ido_cmp_en : uint32_t
        +ido_req_en : uint32_t
        +ltr_en : uint32_t
        +obff_en : uint32_t
    }
    class C_0000799795009543998257["pxds2"]
    class C_0000799795009543998257 {
        +stuff : uint16_t
    }
    class C_0000718844793433310954["pxlcap2"]
    class C_0000718844793433310954 {
        +stuff : uint32_t
    }
    class C_0000830603003413306234["pxlc2"]
    class C_0000830603003413306234 {
        +stuff : uint16_t
    }
    class C_0001981440325976346401["pxls2"]
    class C_0001981440325976346401 {
        +stuff : uint16_t
    }
    class C_0001413618197068948014["pxscap2"]
    class C_0001413618197068948014 {
        +stuff : uint32_t
    }
    class C_0001375675309079162272["pxsc2"]
    class C_0001375675309079162272 {
        +stuff : uint16_t
    }
    class C_0001417398901805098941["pxss2"]
    class C_0001417398901805098941 {
        +stuff : uint16_t
    }
    class C_0000781244983476755385["pxcap"]
    class C_0000781244983476755385 {
        +hdr : struct cap_hdr
        +pxcaps : struct pxcaps
        +pxdc : union pxdc
        +pxdc2 : union pxdc2
        +pxdcap : struct pxdcap
        +pxdcap2 : struct pxdcap2
        +pxds : struct pxds
        +pxds2 : struct pxds2
        +pxlc : union pxlc
        +pxlc2 : struct pxlc2
        +pxlcap : struct pxlcap
        +pxlcap2 : struct pxlcap2
        +pxls : struct pxls
        +pxls2 : struct pxls2
        +pxrc : struct pxrc
        +pxrcap : struct pxrcap
        +pxrs : struct pxrs
        +pxsc : struct pxsc
        +pxsc2 : struct pxsc2
        +pxscap : struct pxscap
        +pxscap2 : struct pxscap2
        +pxss : struct pxss
        +pxss2 : struct pxss2
    }
    class C_0001376361999066475795["&lpar;anonymous_3429882&rpar;"]
    class C_0001376361999066475795 {
        + : ::&lpar;anonymous_3429935&rpar;
        +raw : uint32_t
    }
    class C_0001602612694852180025["&lpar;anonymous_3429882&rpar;::&lpar;&rpar;"]
    class C_0001602612694852180025 {
        +sid : uint16_t
        +vid : uint16_t
    }
    class C_0002045480688958966188["&lpar;anonymous_3430200&rpar;"]
    class C_0002045480688958966188 {
        +raw : uint8_t
    }
    class C_0001978089812574677514["&lpar;anonymous_3430365&rpar;"]
    class C_0001978089812574677514 {
        + : ::&lpar;anonymous_3430417&rpar;
        +raw : uint32_t
    }
    class C_0001585704728078437088["&lpar;anonymous_3430365&rpar;::&lpar;&rpar;"]
    class C_0001585704728078437088 {
        +io : ::::&lpar;anonymous_3430624&rpar;
        +mem : ::::&lpar;anonymous_3430456&rpar;
    }
    class C_0001324363667687130601["&lpar;anonymous_3430365&rpar;::&lpar;&rpar;::&lpar;mem&rpar;"]
    class C_0001324363667687130601 {
        +base_address : unsigned int
        +locatable : unsigned int
        +prefetchable : unsigned int
        +region_type : unsigned int
    }
    class C_0001607237338387998627["&lpar;anonymous_3430365&rpar;::&lpar;&rpar;::&lpar;io&rpar;"]
    class C_0001607237338387998627 {
        +base_address : unsigned int
        +region_type : unsigned int
        +reserved : unsigned int
    }
    class C_0002112503118729473611["&lpar;anonymous_3431025&rpar;"]
    class C_0002112503118729473611 {
        +raw : uint8_t
    }
    class C_0000622236956937618922["&lpar;anonymous_3431189&rpar;"]
    class C_0000622236956937618922 {
        + : ::&lpar;anonymous_3431267&rpar;
        +raw : uint8_t[3]
    }
    class C_0001764183252737502269["&lpar;anonymous_3431189&rpar;::&lpar;&rpar;"]
    class C_0001764183252737502269 {
        +bcc : uint8_t
        +pi : uint8_t
        +scc : uint8_t
    }
    class C_0000845875240399191312["&lpar;anonymous_3431557&rpar;"]
    class C_0000845875240399191312 {
        + : ::&lpar;anonymous_3431609&rpar;
        +raw : uint16_t
    }
    class C_0002028114859111467269["&lpar;anonymous_3431557&rpar;::&lpar;&rpar;"]
    class C_0002028114859111467269 {
        +c66 : unsigned int
        +cl : unsigned int
        +devt : unsigned int
        +dpd : unsigned int
        +dpe : unsigned int
        +fbc : unsigned int
        +is : unsigned int
        +res1 : unsigned int
        +res2 : unsigned int
        +rma : unsigned int
        +rta : unsigned int
        +sse : unsigned int
        +sta : unsigned int
    }
    class C_0000576734394528108571["&lpar;anonymous_3432277&rpar;"]
    class C_0000576734394528108571 {
        + : ::&lpar;anonymous_3432329&rpar;
        +raw : uint16_t
    }
    class C_0001867126530521456285["&lpar;anonymous_3432277&rpar;::&lpar;&rpar;"]
    class C_0001867126530521456285 {
        +bme : uint8_t
        +fbe : uint8_t
        +id : uint8_t
        +iose : uint8_t
        +mse : uint8_t
        +mwie : uint8_t
        +pee : uint8_t
        +res1 : uint8_t
        +sce : uint8_t
        +see : uint8_t
        +vga : uint8_t
        +zero : uint8_t
    }
    class C_0001235861918884993509["&lpar;anonymous_3432950&rpar;"]
    class C_0001235861918884993509 {
        + : ::&lpar;anonymous_3433003&rpar;
        +raw : uint32_t
    }
    class C_0000621689303773752867["&lpar;anonymous_3432950&rpar;::&lpar;&rpar;"]
    class C_0000621689303773752867 {
        +did : uint16_t
        +vid : uint16_t
    }
    class C_0000529131457066790165["&lpar;anonymous_3433268&rpar;"]
    class C_0000529131457066790165 {
        + : ::&lpar;anonymous_3433321&rpar;
        +raw : uint16_t
    }
    class C_0001606792028382814683["&lpar;anonymous_3433268&rpar;::&lpar;&rpar;"]
    class C_0001606792028382814683 {
        +iline : uint8_t
        +ipin : uint8_t
    }
    class C_0000222555659762635818["&lpar;anonymous_3433586&rpar;"]
    class C_0000222555659762635818 {
        + : ::&lpar;anonymous_3433665&rpar;
        +raw : uint8_t[64]
    }
    class C_0000405879122459959028["&lpar;anonymous_3433586&rpar;::&lpar;&rpar;"]
    class C_0000405879122459959028 {
        +bars : vfu_bar_t[6]
        +bist : vfu_pci_hdr_bist_t
        +cap : uint8_t
        +cc : vfu_pci_hdr_cc_t
        +ccptr : uint32_t
        +cls : uint8_t
        +cmd : vfu_pci_hdr_cmd_t
        +erom : uint32_t
        +htype : vfu_pci_hdr_htype_t
        +id : vfu_pci_hdr_id_t
        +intr : vfu_pci_hdr_intr_t
        +mgnt : uint8_t
        +mlat : uint8_t
        +mlt : uint8_t
        +res1 : uint8_t[7]
        +rid : uint8_t
        +ss : vfu_pci_hdr_ss_t
        +sts : vfu_pci_hdr_sts_t
    }
    class C_0000620705978828387178["&lpar;anonymous_3434389&rpar;"]
    class C_0000620705978828387178 {
        + : ::&lpar;anonymous_3434428&rpar;
        +extended : uint8_t[]
    }
    class C_0001577384066939257777["&lpar;anonymous_3434389&rpar;::&lpar;&rpar;"]
    class C_0001577384066939257777 {
        +hdr : vfu_pci_hdr_t
        +raw : uint8_t[256]
    }
    class C_0000357874756530325647["vfio_user_command"]
    class C_0000357874756530325647 {
        <<enumeration>>
        VFIO_USER_VERSION
        VFIO_USER_DMA_MAP
        VFIO_USER_DMA_UNMAP
        VFIO_USER_DEVICE_GET_INFO
        VFIO_USER_DEVICE_GET_REGION_INFO
        VFIO_USER_DEVICE_GET_REGION_IO_FDS
        VFIO_USER_DEVICE_GET_IRQ_INFO
        VFIO_USER_DEVICE_SET_IRQS
        VFIO_USER_REGION_READ
        VFIO_USER_REGION_WRITE
        VFIO_USER_DMA_READ
        VFIO_USER_DMA_WRITE
        VFIO_USER_DEVICE_RESET
        VFIO_USER_DIRTY_PAGES
        VFIO_USER_MAX
    }
    class C_0001000954364935968616["vfio_user_message_type"]
    class C_0001000954364935968616 {
        <<enumeration>>
        VFIO_USER_MESSAGE_COMMAND
        VFIO_USER_MESSAGE_REPLY
    }
    class C_0001729634178927462590["vfio_user_header"]
    class C_0001729634178927462590 {
        +cmd : uint16_t
        +error_no : uint32_t
        +flags : vfio_user_header::&lpar;anonymous_3443875&rpar;
        +msg_id : uint16_t
        +msg_size : uint32_t
    }
    class C_0000384207493355229801["vfio_user_header::&lpar;flags&rpar;"]
    class C_0000384207493355229801 {
        +error : uint32_t
        +no_reply : uint32_t
        +resvd : uint32_t
        +type : uint32_t
    }
    class C_0000403192047948019150["vfio_user_version"]
    class C_0000403192047948019150 {
        +data : uint8_t[]
        +major : uint16_t
        +minor : uint16_t
    }
    class C_0001763622223050501535["vfio_user_device_info"]
    class C_0001763622223050501535 {
        +argsz : uint32_t
        +flags : uint32_t
        +num_irqs : uint32_t
        +num_regions : uint32_t
    }
    class C_0001879896676453341605["vfio_user_bitmap"]
    class C_0001879896676453341605 {
        +data : char[]
        +pgsize : uint64_t
        +size : uint64_t
    }
    class C_0001772982058784611393["vfio_user_dma_map"]
    class C_0001772982058784611393 {
        +addr : uint64_t
        +argsz : uint32_t
        +flags : uint32_t
        +offset : uint64_t
        +size : uint64_t
    }
    class C_0001771646682156007100["vfio_user_dma_unmap"]
    class C_0001771646682156007100 {
        +addr : uint64_t
        +argsz : uint32_t
        +bitmap : struct vfio_user_bitmap[]
        +flags : uint32_t
        +size : uint64_t
    }
    class C_0001485133437536865941["vfio_user_region_access"]
    class C_0001485133437536865941 {
        +count : uint32_t
        +data : uint8_t[]
        +offset : uint64_t
        +region : uint32_t
    }
    class C_0001361429443507061075["vfio_user_dma_region_access"]
    class C_0001361429443507061075 {
        +addr : uint64_t
        +count : uint64_t
        +data : uint8_t[]
    }
    class C_0000393849576334796064["vfio_user_irq_info"]
    class C_0000393849576334796064 {
        +subindex : uint32_t
    }
    class C_0001925609596648696534["vfio_user_region_io_fds_request"]
    class C_0001925609596648696534 {
        +argsz : uint32_t
        +count : uint32_t
        +flags : uint32_t
        +index : uint32_t
    }
    class C_0001493789520418434130["vfio_user_sub_region_ioeventfd"]
    class C_0001493789520418434130 {
        +datamatch : uint64_t
        +fd_index : uint32_t
        +flags : uint32_t
        +gpa_offset : uint64_t
        +shadow_mem_fd_index : uint32_t
        +shadow_offset : uint64_t
        +size : uint64_t
        +type : uint32_t
    }
    class C_0000178168750849711713["vfio_user_sub_region_ioregionfd"]
    class C_0000178168750849711713 {
        +fd_index : uint32_t
        +flags : uint32_t
        +offset : uint64_t
        +padding : uint32_t
        +size : uint64_t
        +type : uint32_t
        +user_data : uint64_t
    }
    class C_0000428813289296477942["vfio_user_region_io_fds_reply"]
    class C_0000428813289296477942 {
        +argsz : uint32_t
        +count : uint32_t
        +flags : uint32_t
        +index : uint32_t
        +sub_regions : union sub_region[]
    }
    class C_0001797006299585293371["vfio_user_region_io_fds_reply::sub_region"]
    class C_0001797006299585293371 {
        +ioeventfd : struct vfio_user_sub_region_ioeventfd
        +ioregionfd : struct vfio_user_sub_region_ioregionfd
    }
    class C_0001236193575632083651["vfio_user_dirty_pages"]
    class C_0001236193575632083651 {
        +argsz : uint32_t
        +flags : uint32_t
    }
    class C_0000284774019875140446["vfio_user_bitmap_range"]
    class C_0000284774019875140446 {
        +bitmap : struct vfio_user_bitmap
        +iova : uint64_t
        +size : uint64_t
    }
    class C_0001892230395131685611["vfu_reset_type"]
    class C_0001892230395131685611 {
        <<enumeration>>
        VFU_RESET_DEVICE
        VFU_RESET_LOST_CONN
        VFU_RESET_PCI_FLR
    }
    class C_0000603863169292284121["vfu_dma_info"]
    class C_0000603863169292284121 {
        +iova : struct iovec
        +mapping : struct iovec
        +page_size : size_t
        +prot : uint32_t
        +vaddr : void *
    }
    class C_0002020642490076908797["vfu_dev_irq_type"]
    class C_0002020642490076908797 {
        <<enumeration>>
        VFU_DEV_INTX_IRQ
        VFU_DEV_MSI_IRQ
        VFU_DEV_MSIX_IRQ
        VFU_DEV_ERR_IRQ
        VFU_DEV_REQ_IRQ
        VFU_DEV_NUM_IRQS
    }
    class C_0000832675796797396924["&lpar;anonymous_3449667&rpar;"]
    class C_0000832675796797396924 {
        +data_written : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t&rpar;
        +get_pending_bytes : uint64_t &lpar;*&rpar;&lpar;vfu_ctx_t *&rpar;
        +prepare_data : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t *,uint64_t *&rpar;
        +read_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
        +transition : int &lpar;*&rpar;&lpar;vfu_ctx_t *,vfu_migr_state_t&rpar;
        +version : int
        +write_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
    }
    class C_0000617430806891982611["vfio_user_migration_info"]
    class C_0000617430806891982611 {
        +data_offset : uint64_t
        +data_size : uint64_t
        +device_state : uint32_t
        +pending_bytes : uint64_t
        +reserved : uint32_t
    }
    class C_0001179212740132725149["Capabilities"]
    class C_0001179212740132725149 {
        +Capabilities(const vfio_region_info * config_info, std::string device) : void
        +~Capabilities() : void
        +capa(const char * name, int id, size_t size, bool extended) : void *
        +dsn() : void *
        +exp() : void *
        -map_header(std::string device) : void
        +msi() : void *
        +msix() : void *
        +pm() : void *
        +vpd() : void *
        -header_mmap : void *
        -header_size : size_t
        +vfu_ctx_stub : vfu_ctx_t *
    }
    class C_0001619080840983387344["SimbricksProtoListenerIntro"]
    class C_0001619080840983387344 {
        +c2l_elen : uint64_t
        +c2l_nentries : uint64_t
        +c2l_offset : uint64_t
        +flags : uint64_t
        +l2c_elen : uint64_t
        +l2c_nentries : uint64_t
        +l2c_offset : uint64_t
        +upper_layer_intro_off : uint64_t
        +upper_layer_proto : uint64_t
        +version : uint64_t
    }
    class C_0001568946407172962744["SimbricksProtoConnecterIntro"]
    class C_0001568946407172962744 {
        +flags : uint64_t
        +upper_layer_intro_off : uint64_t
        +upper_layer_proto : uint64_t
        +version : uint64_t
    }
    class C_0000384872504633678441["SimbricksProtoBaseMsgHeader"]
    class C_0000384872504633678441 {
        +own_type : uint8_t
        +pad : uint8_t[48]
        +pad_ : uint8_t[7]
        +timestamp : uint64_t
    }
    class C_0000212103940079056756["SimbricksProtoBaseMsg"]
    class C_0000212103940079056756 {
        +header : struct SimbricksProtoBaseMsgHeader
        +sync : struct SimbricksProtoBaseMsgHeader
        +terminate : struct SimbricksProtoBaseMsgHeader
    }
    class C_0000296937369614603999["SimbricksProtoPcieDevIntro"]
    class C_0000296937369614603999 {
        +bars : &lpar;anonymous_foobar&rpar;
        +pci_class : uint8_t
        +pci_device_id : uint16_t
        +pci_msi_nvecs : uint8_t
        +pci_msix_nvecs : uint16_t
        +pci_msix_pba_bar : uint8_t
        +pci_msix_pba_offset : uint32_t
        +pci_msix_table_bar : uint8_t
        +pci_msix_table_offset : uint32_t
        +pci_progif : uint8_t
        +pci_revision : uint8_t
        +pci_subclass : uint8_t
        +pci_vendor_id : uint16_t
        +psi_msix_cap_offset : uint16_t
    }
    class C_0001895229631030266341["SimbricksProtoPcieDevIntro::&lpar;anonymous_3455810&rpar;"]
    class C_0001895229631030266341 {
        +flags : uint64_t
        +len : uint64_t
    }
    class C_0001524062859262836492["SimbricksProtoPcieHostIntro"]
    class C_0001524062859262836492 {
        +dummy : uint32_t
    }
    class C_0000549276875366028041["SimbricksProtoPcieD2HRead"]
    class C_0000549276875366028041 {
        +len : uint16_t
        +offset : uint64_t
        +own_type : uint8_t
        +pad : uint8_t[30]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0000812969839512088769["SimbricksProtoPcieD2HWrite"]
    class C_0000812969839512088769 {
        +data : uint8_t[]
        +len : uint16_t
        +offset : uint64_t
        +own_type : uint8_t
        +pad : uint8_t[30]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0000652567594615136768["SimbricksProtoPcieD2HInterrupt"]
    class C_0000652567594615136768 {
        +inttype : uint8_t
        +own_type : uint8_t
        +pad : uint8_t[45]
        +pad_ : uint8_t[7]
        +timestamp : uint64_t
        +vector : uint16_t
    }
    class C_0002023109080746680387["SimbricksProtoPcieD2HReadcomp"]
    class C_0002023109080746680387 {
        +data : uint8_t[]
        +own_type : uint8_t
        +pad : uint8_t[40]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0001209917992892241560["SimbricksProtoPcieD2HWritecomp"]
    class C_0001209917992892241560 {
        +own_type : uint8_t
        +pad : uint8_t[40]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0001855541409045605970["SimbricksProtoPcieD2H"]
    class C_0001855541409045605970 {
        +base : union SimbricksProtoBaseMsg
        +interrupt : struct SimbricksProtoPcieD2HInterrupt
        +read : struct SimbricksProtoPcieD2HRead
        +readcomp : struct SimbricksProtoPcieD2HReadcomp
        +write : struct SimbricksProtoPcieD2HWrite
        +writecomp : struct SimbricksProtoPcieD2HWritecomp
    }
    class C_0000707670817762681061["SimbricksProtoPcieH2DRead"]
    class C_0000707670817762681061 {
        +bar : uint8_t
        +len : uint16_t
        +offset : uint64_t
        +own_type : uint8_t
        +pad : uint8_t[29]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0001317138568342593317["SimbricksProtoPcieH2DWrite"]
    class C_0001317138568342593317 {
        +bar : uint8_t
        +data : uint8_t[]
        +len : uint16_t
        +offset : uint64_t
        +own_type : uint8_t
        +pad : uint8_t[29]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0000867566771300602095["SimbricksProtoPcieH2DReadcomp"]
    class C_0000867566771300602095 {
        +data : uint8_t[]
        +own_type : uint8_t
        +pad : uint8_t[40]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0001381414346086471336["SimbricksProtoPcieH2DWritecomp"]
    class C_0001381414346086471336 {
        +own_type : uint8_t
        +pad : uint8_t[40]
        +pad_ : uint8_t[7]
        +req_id : uint64_t
        +timestamp : uint64_t
    }
    class C_0002195500085189042207["SimbricksProtoPcieH2DDevctrl"]
    class C_0002195500085189042207 {
        +flags : uint64_t
        +own_type : uint8_t
        +pad : uint8_t[40]
        +pad_ : uint8_t[7]
        +timestamp : uint64_t
    }
    class C_0000931006717932727026["SimbricksProtoPcieH2D"]
    class C_0000931006717932727026 {
        +base : union SimbricksProtoBaseMsg
        +devctrl : struct SimbricksProtoPcieH2DDevctrl
        +read : struct SimbricksProtoPcieH2DRead
        +readcomp : struct SimbricksProtoPcieH2DReadcomp
        +write : struct SimbricksProtoPcieH2DWrite
        +writecomp : struct SimbricksProtoPcieH2DWritecomp
    }
    class C_0000693417947851076852["boost::outcome_v2::policy::exception_ptr_rethrow&lt;void,std::string,void&gt;"]
    class C_0000693417947851076852 {
    }
    class C_0000408410817162751617["boost::outcome_v2::boost_result&lt;T,std::string,typename conditional&lt;false,terminate,typename conditional&lt;false,error_code_throw_as_system_error&lt;type-parameter-0-0,basic_string&lt;char,char_traits&lt;char&gt;,allocator&lt;char&gt;&gt;,void&gt;,typename conditional&lt;true,exception_ptr_rethrow&lt;type-parameter-0-0,basic_string&lt;char,char_traits&lt;char&gt;,allocator&lt;char&gt;&gt;,void&gt;,fail_to_compile_observers&gt;::type&gt;::type&gt;::type&gt;"]
    class C_0000408410817162751617 {
    }
    class C_0000176159867599115275["boost::outcome_v2::boost_result&lt;void,std::string,boost::outcome_v2::policy::exception_ptr_rethrow&lt;void,std::string,void&gt;&gt;"]
    class C_0000176159867599115275 {
    }
    class C_0000911527249059602515["epoll_callback"]
    class C_0000911527249059602515 {
        +callback : callback_fn
        +ctx : void *
        +fd : int
    }
    class C_0001070230748786491702["Util"]
    class C_0001070230748786491702 {
        +check_clock_accuracy() : void$
        +convert_flags(int bricks) : int$
        +dump_pkt(void * buffer, size_t len) : void$
        +get_hardware_ids(std::string pci_device, std::string iommu_group) : std::vector&lt;int&gt;$
        +get_iommu_group(std::string pci_device) : std::string$
        +hexdump(void * ptr, int buflen) : void$
        +intcrement_mac(uint8_t * macArray, uint increment) : void$
        +rte_delay_us_block(uint us) : void$
        +str_to_mac(const char * mac_str, uint8_t (*)[6] mac) : int$
        +ts_before(const struct timespec * a, const struct timespec * b) : bool$
        +ts_diff(const struct timespec * time1, const struct timespec * time0) : ulong$
        +ulong_diff(const ulong x, const ulong y) : ulong$
        +ulong_max(const ulong x, const ulong y) : ulong$
        +ulong_min(const ulong x, const ulong y) : ulong$
    }
    class C_0000718620442673026706["VfioConsumer"]
    class C_0000718620442673026706 {
        +VfioConsumer(std::string group_str, std::string device_name) : void
        +VfioConsumer(std::string device_name) : void
        +~VfioConsumer() : void
        +init() : int
        +init_legacy_irqs() : void
        +init_mmio() : int
        +init_msix() : void
        +map_dma(vfio_iommu_type1_dma_map * dma_map) : void
        +mask_irqs(uint32_t irq_type, uint32_t start, uint32_t count, bool mask) : void
        +reset_device() : void
        +unmap_dma(vfio_iommu_type1_dma_unmap * dma_unmap) : void
        +vfio_set_irqs(const int irq_type, const size_t count, std::vector<int> * irqfds, int device_fd) : void$
        +container : int
        +device : int
        +device_name : std::string
        +dma_map : struct vfio_iommu_type1_dma_map
        +group : int
        +group_str : std::string
        +interrupts : std::vector&lt;struct vfio_irq_info&gt;
        +irqfd_err : int
        +irqfd_intx : int
        +irqfd_msi : int
        +irqfd_req : int
        +irqfds : std::vector&lt;int&gt;
        +is_pcie : bool
        +mmio : std::map&lt;int,void *&gt;
        +regions : std::vector&lt;struct vfio_region_info&gt;
        +use_msix : bool
    }
    class C_0000837666778161234265["Driver"]
    class C_0000837666778161234265 {
        <<abstract>>
        +add_switch_rule(int vm_id, uint64_t mac_addr, uint16_t dst_queue) : bool
        +alloc_rx_bufs() : void
        +alloc_rx_lists(size_t nb_bufs) : void
        +recv(int vm_id) : void*
        +recv_consumed(int vm_id) : void*
        +send(const char * buf, const size_t len) : void*
        +MAX_BUF : const int
        +fd : int
        +nb_bufs : size_t
        +nb_bufs_used : size_t
        +rxBuf_queue : std::optional&lt;uint16_t&gt; *
        +rxBuf_used : size_t *
        +rxBufs : char **
        +txFrame : char[9000]
    }
    class C_0000471905954073639754["DeviceInfo"]
    class C_0000471905954073639754 {
        +pci_class : uint8_t
        +pci_device_id : uint16_t
        +pci_device_revision_id : uint8_t
        +pci_revision : uint8_t
        +pci_subclass : uint8_t
        +pci_subsystem_id : uint16_t
        +pci_subsystem_vendor_id : uint16_t
        +pci_vendor_id : uint16_t
    }
    class C_0001852164528390828229["VmuxDevice"]
    class C_0001852164528390828229 {
        <<abstract>>
        +VmuxDevice(int device_id, std::shared_ptr<Driver> driver) : void
        +~VmuxDevice() : [default] void
        +setup_vfu(std::shared_ptr<VfioUserServer> vfu) : void*
        +device_id : int
        +driver : std::shared_ptr&lt;Driver&gt;
        +info : DeviceInfo
        +rx_callback : callback_fn
        +vfioc : std::shared_ptr&lt;VfioConsumer&gt;
        +vfuServer : std::shared_ptr&lt;VfioUserServer&gt;
        +vfu_ctx_mutex : std::mutex
    }
    class C_0000477711899096324746["StubDevice"]
    class C_0000477711899096324746 {
        +StubDevice() : void
        +setup_vfu(std::shared_ptr<VfioUserServer> vfu) : void
    }
    class C_0001667427656144715961["VfioUserServer"]
    class C_0001667427656144715961 {
        +VfioUserServer(std::string sock, int efd, std::shared_ptr<VmuxDevice> device) : void
        +~VfioUserServer() : void
        +add_irqs(const std::vector<struct vfio_irq_info> irqs) : int
        +add_legacy_irq_pollfds(const int intx, const int msi, const int err, const int req) : void
        +add_msix_pollfds(const std::vector<int> eventfds) : void
        -add_region(struct vfio_region_info * region, int device_fd) : int
        +add_regions(std::vector<struct vfio_region_info> regions, int device_fd) : int
        +dma_local_addr(uintptr_t dma_address, size_t len) : void *
        -dma_register_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        -dma_unregister_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        +err_callback(int fd, void * vfu_) : void$
        +get_run_ctx_poll_fd() : struct pollfd *
        +intx_callback(int fd, void * vfu_) : void$
        -intx_state_cb(vfu_ctx_t * vfu_ctx, uint32_t start, uint32_t count, bool mask) : void$
        -irq_state_unimplemented_cb(vfu_ctx_t * vfu_ctx, uint32_t start, uint32_t count, bool mask) : void$
        +map_dma_here(vfu_ctx_t * vfu_ctx, VfioUserServer * vfu, vfu_dma_info_t * info, uint32_t * flags_) : bool$
        +msi_callback(int fd, void * vfu_) : void$
        +msix_callback(int fd, void * vfu_) : void$
        -msix_state_cb(vfu_ctx_t * vfu_ctx, uint32_t start, uint32_t count, bool mask) : void$
        -quiesce_cb(vfu_ctx_t * vfu_ctx) : int$
        +req_callback(int fd, void * vfu_) : void$
        -reset_device_cb(vfu_ctx_t * vfu_ctx, vfu_reset_type_t type) : int$
        +reset_run_ctx_poll_fd() : void
        +setup_passthrough_callbacks(std::shared_ptr<VfioConsumer> callback_context) : void
        -unexpected_access_callback(vfu_ctx_t * vfu_ctx, char *const buf, size_t count, __loff_t offset, const bool is_write) : ssize_t$
        +unmap_dma_here(vfu_ctx_t * vfu_ctx, VfioUserServer * vfu, vfu_dma_info_t * info) : bool$
        +IC_MAX : const size_t
        +callback_context : std::shared_ptr&lt;VfioConsumer&gt;
        +efd : int
        +ic : epoll_callback[2052]
        +ic_used : size_t
        +irq_err_pollfd_idx : size_t
        +irq_intx_pollfd_idx : size_t
        +irq_msi_pollfd_idx : size_t
        +irq_msix_pollfd_count : size_t
        +irq_msix_pollfd_idx : size_t
        +irq_req_pollfd_idx : size_t
        +mapped : std::set&lt;void *&gt;
        +mappings : std::map&lt;void *,iovec *&gt;
        +pollfds : std::vector&lt;struct pollfd&gt;
        +run_ctx_pollfd_idx : std::optional&lt;size_t&gt;
        +sgs : std::map&lt;void *,dma_sg_t *&gt;
        +sock : std::string
        +vfu_ctx : vfu_ctx_t *
        +vfu_pvt_anker : std::shared_ptr&lt;VmuxDevice&gt;
    }
    class C_0001021367579141565458["GlobalInterrupts"]
    class C_0001021367579141565458 {
        +GlobalInterrupts(int nr_threads) : void
        +add(std::shared_ptr<InterruptThrottler> throttler) : void
        +update() : void
        -cpu_time : boost::timer::cpu_times
        +cpu_usage : float
        -nr_threads : int
        +slow_down : float
        +spacing_avg : ulong
        +spacing_max : ulong
        +spacing_min : ulong
        -spacings : std::vector&lt;std::atomic&lt;ulong&gt; *&gt;
        -throttlers : std::vector&lt;std::shared_ptr&lt;InterruptThrottler&gt;&gt;
        -timer : boost::timer::cpu_timer
    }
    class C_0001772413391237938865["InterruptThrottler"]
    class C_0001772413391237938865 {
        <<abstract>>
        +~InterruptThrottler() : [default] void
        +try_interrupt(ulong interrupt_spacing, bool int_pending) : ulong*
        +globalIrq : std::shared_ptr&lt;GlobalInterrupts&gt;
        +spacing : std::atomic&lt;ulong&gt;
        +vfuServer : std::shared_ptr&lt;VfioUserServer&gt;
    }
    class C_0001799867395199291609["InterruptThrottlerNone"]
    class C_0001799867395199291609 {
        +InterruptThrottlerNone(int efd, int irq_idx, std::shared_ptr<GlobalInterrupts> irq_glob) : void
        +send_interrupt() : void
        +try_interrupt(ulong interrupt_spacing, bool no_int_pending) : ulong
        -irq_idx : int
    }
    class C_0001020834752992358469["Tap"]
    class C_0001020834752992358469 {
        +Tap() : void
        +~Tap() : void
        +dumpRx() : void
        +open_tap(const char * dev) : int
        +recv(int _vm_number) : void
        +recv_consumed(int _vm_number) : void
        +send(const char * buf, const size_t len) : void
        +ifName : char[16]
    }
    class C_0001353799884409950168["InterruptThrottlerSimbricks"]
    class C_0001353799884409950168 {
        +InterruptThrottlerSimbricks(int efd, int irq_idx, std::shared_ptr<GlobalInterrupts> irq_glob) : void
        +defer_interrupt(int duration_ns) : void
        +defer_interrupt_abs(struct timespec * ts) : void
        +defer_interrupt_abs_polling(struct timespec * ts) : void
        +poll_timer_cb(ulong _inaccuracy) : void
        +processPollTimer() : ulong
        +registerEpoll(int efd) : void
        +send_interrupt() : void
        +timer_cb(int fd, void * this__) : void$
        +try_interrupt(ulong mindelay, bool int_pending) : ulong
        +armed : std::atomic&lt;bool&gt;
        +efd : int
        +factor : ulong
        +guest_unmasked_irq : bool
        +irq_idx : int
        +poll_timer : struct timespec
        +time_ : struct timespec
        +timer_callback : epoll_callback
        +timer_fd : int
        +vfuServer : std::shared_ptr&lt;VfioUserServer&gt;
    }
    class C_0000954477161642743663["SimbricksBaseIfSHMPool"]
    class C_0000954477161642743663 {
        +base : void *
        +fd : int
        +path : const char *
        +pos : size_t
        +size : size_t
    }
    class C_0000759207035488982239["SimbricksBaseIfSyncMode"]
    class C_0000759207035488982239 {
        <<enumeration>>
        kSimbricksBaseIfSyncDisabled
        kSimbricksBaseIfSyncOptional
        kSimbricksBaseIfSyncRequired
    }
    class C_0000039061654172596457["SimbricksBaseIfParams"]
    class C_0000039061654172596457 {
        +blocking_conn : bool
        +in_entries_size : size_t
        +in_num_entries : size_t
        +link_latency : uint64_t
        +out_entries_size : size_t
        +out_num_entries : size_t
        +sock_path : const char *
        +sync_interval : uint64_t
        +sync_mode : enum SimbricksBaseIfSyncMode
        +upper_layer_proto : uint64_t
    }
    class C_0000766863958191197285["SimbricksBaseIf"]
    class C_0000766863958191197285 {
        +conn_fd : int
        +conn_state : int
        +in_elen : size_t
        +in_enum : size_t
        +in_pos : size_t
        +in_queue : void *
        +in_terminated : bool
        +in_timestamp : uint64_t
        +listen_fd : int
        +listener : bool
        +out_elen : size_t
        +out_enum : size_t
        +out_pos : size_t
        +out_queue : void *
        +out_timestamp : uint64_t
        +params : struct SimbricksBaseIfParams
        +shm : struct SimbricksBaseIfSHMPool *
        +sync : int
    }
    class C_0001960083611413951463["SimBricksBaseIfEstablishData"]
    class C_0001960083611413951463 {
        +base_if : struct SimbricksBaseIf *
        +rx_intro : void *
        +rx_intro_len : size_t
        +tx_intro : const void *
        +tx_intro_len : size_t
    }
    class C_0000228217478677430182["SimbricksProtoNetIntro"]
    class C_0000228217478677430182 {
        +dummy : uint32_t
    }
    class C_0001713704133798487444["SimbricksProtoNetMsgPacket"]
    class C_0001713704133798487444 {
        +data : uint8_t[]
        +len : uint16_t
        +own_type : uint8_t
        +pad : uint8_t[45]
        +pad_ : uint8_t[7]
        +port : uint8_t
        +timestamp : uint64_t
    }
    class C_0000285887013753772882["SimbricksProtoNetMsg"]
    class C_0000285887013753772882 {
        +base : union SimbricksProtoBaseMsg
        +packet : struct SimbricksProtoNetMsgPacket
    }
    class C_0001019140262188346490["SimbricksNetIf"]
    class C_0001019140262188346490 {
        +base : struct SimbricksBaseIf
    }
    class C_0001057784171504610086["SimbricksPcieIf"]
    class C_0001057784171504610086 {
        +base : struct SimbricksBaseIf
    }
    class C_0001903813702086142286["SimbricksNicIf"]
    class C_0001903813702086142286 {
        +net : struct SimbricksNetIf
        +pcie : struct SimbricksPcieIf
        +pool : struct SimbricksBaseIfSHMPool
    }
    class C_0001878551739810376760["nicbm::DMAOp"]
    class C_0001878551739810376760 {
        +~DMAOp() : [default,constexpr] void
        +data_ : void *
        +dma_addr_ : uint64_t
        +len_ : size_t
        +write_ : bool
    }
    class C_0001920574941481658413["nicbm::TimedEvent"]
    class C_0001920574941481658413 {
        +TimedEvent() : void
        +~TimedEvent() : [default,constexpr] void
        +priority_ : int
        +time_ : uint64_t
    }
    class C_0000180188389609317599["nicbm::Runner"]
    class C_0000180188389609317599 {
        +Runner(Device & dev_) : void
        #D2HAlloc() : volatile union SimbricksProtoPcieD2H *
        #D2NAlloc() : volatile union SimbricksProtoNetMsg *
        #DmaDo(DMAOp & op) : void
        #DmaTrigger() : void
        #EthRecv(volatile struct SimbricksProtoNetMsgPacket * packetl) : void
        +EthSend(const void * data, size_t len) : void
        +EventCancel(TimedEvent & evt) : void
        #EventNext(uint64_t & retval) : bool
        +EventSchedule(TimedEvent & evt) : void
        #EventTrigger() : void
        +GetMacAddr() : [const] uint64_t
        #H2DDevctrl(volatile struct SimbricksProtoPcieH2DDevctrl * dc) : void
        #H2DRead(volatile struct SimbricksProtoPcieH2DRead * read) : void
        #H2DReadcomp(volatile struct SimbricksProtoPcieH2DReadcomp * rc) : void
        #H2DWrite(volatile struct SimbricksProtoPcieH2DWrite * write) : void
        #H2DWritecomp(volatile struct SimbricksProtoPcieH2DWritecomp * wc) : void
        +IntXIssue(bool level) : void
        +IssueDma(DMAOp & op) : void
        +MsiIssue(uint8_t vec) : void
        +MsiXIssue(uint8_t vec) : void
        #NicIfInit() : int
        +ParseArgs(int argc, char ** argv) : int
        #PollH2D() : void
        #PollN2D() : void
        +RunMain() : int
        +TimePs() : [const] uint64_t
        #YieldPoll() : void
        #dev_ : Device &
        #dintro_ : struct SimbricksProtoPcieDevIntro
        #dma_pending_ : size_t
        #dma_queue_ : std::deque&lt;DMAOp *&gt;
        #events_ : std::multiset&lt;TimedEvent *,EventCmp&gt;
        #mac_addr_ : uint64_t
        #main_time_ : uint64_t
        #netParams_ : struct SimbricksBaseIfParams
        #nicif_ : struct SimbricksNicIf
        #pcieParams_ : struct SimbricksBaseIfParams
        #shmPath_ : const char *
    }
    class C_0001062053902343859085["nicbm::Runner::DeviceEmulator"]
    class C_0001062053902343859085 {
        +DeviceEmulator(Device & dev) : void
        +DmaComplete(DMAOp & op) : void
        +EthRx(uint8_t port, std::optional<uint16_t> queue, const void * data, size_t len) : void
        +EthSend(const void * data, size_t len) : void
        +IntXIssue(bool level) : void
        +IssueDma(DMAOp & op) : void
        +MapPhysicalDeviceDma(bool enable) : void
        +MapPhysicalDeviceRegistersToVm(bool enable) : void
        +MapPhysicalDeviceRegistersToVmux(bool enable) : void
        +MsiIssue(uint8_t vec) : void
        +MsiXIssue(uint8_t vec) : void
        +RegRead(uint8_t bar, uint64_t addr, void * dest, size_t len) : void
        +RegWrite(uint8_t bar, uint64_t addr, const void * src, size_t len) : void
        #device_ : Device *
    }
    class C_0000607832681338141071["nicbm::Runner::Device"]
    class C_0000607832681338141071 {
        <<abstract>>
        +DevctrlUpdate(struct SimbricksProtoPcieH2DDevctrl & devctrl) : void
        +DmaComplete(DMAOp & op) : void*
        +EthRx(uint8_t port, std::optional<uint16_t> queue, const void * data, size_t len) : void*
        +RegRead(uint8_t bar, uint64_t addr, void * dest, size_t len) : void*
        +RegWrite(uint8_t bar, uint64_t addr, const void * src, size_t len) : void*
        +SetupIntro(struct SimbricksProtoPcieDevIntro & di) : void*
        +Timed(TimedEvent & te) : void
        #int_intx_en_ : bool
        #int_msi_en_ : bool
        #int_msix_en_ : bool
        +runner_ : Runner *
        +vmux : std::shared_ptr&lt;CallbackAdaptor&gt;
    }
    class C_0002181626121696420323["nicbm::Runner::CallbackAdaptor"]
    class C_0002181626121696420323 {
        +CallbackAdaptor(std::shared_ptr<VmuxDevice> device, const uint8_t (*)[6] mac_addr, std::vector<std::shared_ptr<InterruptThrottlerSimbricks>> irqThrottle) : void
        +EthSend(const void * data, size_t len) : void
        +EventCancel(nicbm::TimedEvent & evt) : void
        +EventSchedule(nicbm::TimedEvent & evt) : void
        +GetMacAddr() : [const] uint64_t
        +IntXIssue(bool level) : void
        +IssueDma(nicbm::DMAOp & op) : void
        +MsiIssue(uint8_t vec) : void
        +MsiXIssue(uint8_t vec, uint64_t mindelay) : void
        +TimePs() : [const] uint64_t
        +device : std::shared_ptr&lt;VmuxDevice&gt;
        +irqThrottle : std::vector&lt;std::shared_ptr&lt;InterruptThrottlerSimbricks&gt;&gt;
        -mac_addr : const uint8_t &lpar;*&rpar;[6]
        +model : std::shared_ptr&lt;Device&gt;
        +vfu : std::shared_ptr&lt;VfioUserServer&gt;
    }
    class C_0000281749220498730122["nicbm::Runner::EventCmp"]
    class C_0000281749220498730122 {
        +operator()(TimedEvent * a, TimedEvent * b) : [const] bool
    }
    class C_0001796513932798565176["nicbm::SimpleDevice&lt;TReg=uint32_t&gt;"]
    class C_0001796513932798565176 {
        <<abstract>>
        +RegRead(uint8_t bar, uint64_t addr) : TReg*
        +RegRead(uint8_t bar, uint64_t addr, void * dest, size_t len) : void
        +RegWrite(uint8_t bar, uint64_t addr, TReg val) : void*
        +RegWrite(uint8_t bar, uint64_t addr, const void * src, size_t len) : void
    }
    class C_0002119675544112574463["ice_status"]
    class C_0002119675544112574463 {
        <<enumeration>>
        ICE_SUCCESS
        ICE_ERR_PARAM
        ICE_ERR_NOT_IMPL
        ICE_ERR_NOT_READY
        ICE_ERR_NOT_SUPPORTED
        ICE_ERR_BAD_PTR
        ICE_ERR_INVAL_SIZE
        ICE_ERR_DEVICE_NOT_SUPPORTED
        ICE_ERR_RESET_FAILED
        ICE_ERR_FW_API_VER
        ICE_ERR_NO_MEMORY
        ICE_ERR_CFG
        ICE_ERR_OUT_OF_RANGE
        ICE_ERR_ALREADY_EXISTS
        ICE_ERR_DOES_NOT_EXIST
        ICE_ERR_IN_USE
        ICE_ERR_MAX_LIMIT
        ICE_ERR_RESET_ONGOING
        ICE_ERR_HW_TABLE
        ICE_ERR_FW_DDP_MISMATCH
        ICE_ERR_NVM
        ICE_ERR_NVM_CHECKSUM
        ICE_ERR_BUF_TOO_SHORT
        ICE_ERR_NVM_BLANK_MODE
        ICE_ERR_AQ_ERROR
        ICE_ERR_AQ_TIMEOUT
        ICE_ERR_AQ_FULL
        ICE_ERR_AQ_NO_WORK
        ICE_ERR_AQ_EMPTY
        ICE_ERR_AQ_FW_CRITICAL
    }
    class C_0000361663553861588220["ice_memset_type"]
    class C_0000361663553861588220 {
        <<enumeration>>
        ICE_NONDMA_MEM
        ICE_DMA_MEM
    }
    class C_0001281058850757304404["ice_memcpy_type"]
    class C_0001281058850757304404 {
        <<enumeration>>
        ICE_NONDMA_TO_NONDMA
        ICE_NONDMA_TO_DMA
        ICE_DMA_TO_DMA
        ICE_DMA_TO_NONDMA
    }
    class C_0000251867724569510436["ice_dma_mem"]
    class C_0000251867724569510436 {
        +pa : u64
        +size : u32
        +va : void *
        +zone : const void *
    }
    class C_0000599253586736523386["ice_virt_mem"]
    class C_0000599253586736523386 {
        +size : u32
        +va : void *
    }
    class C_0000452892914980952429["ice_lock"]
    class C_0000452892914980952429 {
        +spinlock : rte_spinlock_t
    }
    class C_0000930616479852782940["ice_list_entry"]
    class C_0000930616479852782940 {
        +next : ice_list_entry::&lpar;anonymous_8674730&rpar;
    }
    class C_0001352386973466175476["ice_list_entry::&lpar;next&rpar;"]
    class C_0001352386973466175476 {
        +le_next : struct ice_list_entry *
        +le_prev : struct ice_list_entry **
    }
    class C_0001940655310072034798["ice_list_head"]
    class C_0001940655310072034798 {
        +lh_first : struct ice_list_entry *
    }
    class C_0000267272926179278787["ice_16byte_rx_desc"]
    class C_0000267272926179278787 {
        +read : ice_16byte_rx_desc::&lpar;anonymous_8684594&rpar;
        +wb : ice_16byte_rx_desc::&lpar;anonymous_8684688&rpar;
    }
    class C_0000777320869764376358["ice_16byte_rx_desc::&lpar;read&rpar;"]
    class C_0000777320869764376358 {
        +hdr_addr : uint64_t
        +pkt_addr : uint64_t
    }
    class C_0000943182902711721581["ice_16byte_rx_desc::&lpar;wb&rpar;"]
    class C_0000943182902711721581 {
        +qword0 : ice_16byte_rx_desc::::&lpar;anonymous_8684728&rpar;
        +qword1 : ice_16byte_rx_desc::::&lpar;anonymous_8684984&rpar;
    }
    class C_0000235007947856236506["ice_16byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;"]
    class C_0000235007947856236506 {
        +hi_dword : ice_16byte_rx_desc::::::&lpar;anonymous_8684862&rpar;
        +lo_dword : ice_16byte_rx_desc::::::&lpar;anonymous_8684768&rpar;
    }
    class C_0001496513265209566314["ice_16byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;::&lpar;lo_dword&rpar;"]
    class C_0001496513265209566314 {
        +l2tag1 : uint16_t
        +mirroring_status : uint16_t
    }
    class C_0001648879426739906121["ice_16byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;::&lpar;hi_dword&rpar;"]
    class C_0001648879426739906121 {
        +fd_id : uint32_t
        +rss : uint32_t
    }
    class C_0002116494066818069409["ice_16byte_rx_desc::&lpar;wb&rpar;::&lpar;qword1&rpar;"]
    class C_0002116494066818069409 {
        +status_error_len : uint64_t
    }
    class C_0001704556546165736988["ice_32byte_rx_desc"]
    class C_0001704556546165736988 {
        +read : ice_32byte_rx_desc::&lpar;anonymous_8685158&rpar;
        +wb : ice_32byte_rx_desc::&lpar;anonymous_8685278&rpar;
    }
    class C_0000913400027470063627["ice_32byte_rx_desc::&lpar;read&rpar;"]
    class C_0000913400027470063627 {
        +hdr_addr : uint64_t
        +pkt_addr : uint64_t
        +rsvd1 : uint64_t
        +rsvd2 : uint64_t
    }
    class C_0001886655299237648668["ice_32byte_rx_desc::&lpar;wb&rpar;"]
    class C_0001886655299237648668 {
        +qword0 : ice_32byte_rx_desc::::&lpar;anonymous_8685318&rpar;
        +qword1 : ice_32byte_rx_desc::::&lpar;anonymous_8685574&rpar;
        +qword2 : ice_32byte_rx_desc::::&lpar;anonymous_8685656&rpar;
        +qword3 : ice_32byte_rx_desc::::&lpar;anonymous_8685776&rpar;
    }
    class C_0002229007118090582068["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;"]
    class C_0002229007118090582068 {
        +hi_dword : ice_32byte_rx_desc::::::&lpar;anonymous_8685452&rpar;
        +lo_dword : ice_32byte_rx_desc::::::&lpar;anonymous_8685358&rpar;
    }
    class C_0001361819452271345788["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;::&lpar;lo_dword&rpar;"]
    class C_0001361819452271345788 {
        +l2tag1 : uint16_t
        +mirroring_status : uint16_t
    }
    class C_0000765688773918813159["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword0&rpar;::&lpar;hi_dword&rpar;"]
    class C_0000765688773918813159 {
        +fd_id : uint32_t
        +rss : uint32_t
    }
    class C_0001228813983300375903["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword1&rpar;"]
    class C_0001228813983300375903 {
        +status_error_len : uint64_t
    }
    class C_0002056403840454734454["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword2&rpar;"]
    class C_0002056403840454734454 {
        +ext_status : uint16_t
        +l2tag2_1 : uint16_t
        +l2tag2_2 : uint16_t
        +rsvd : uint16_t
    }
    class C_0001606570995374562632["ice_32byte_rx_desc::&lpar;wb&rpar;::&lpar;qword3&rpar;"]
    class C_0001606570995374562632 {
        +fd_id : uint32_t
        +reserved : uint32_t
    }
    class C_0000159671375961002004["ice_fltr_desc"]
    class C_0000159671375961002004 {
        +dtype_cmd_vsi_fdid : uint64_t
        +qidx_compq_space_stat : uint64_t
    }
    class C_0001511284819382285102["ice_rx_desc_status_bits"]
    class C_0001511284819382285102 {
        <<enumeration>>
        ICE_RX_DESC_STATUS_DD_S
        ICE_RX_DESC_STATUS_EOF_S
        ICE_RX_DESC_STATUS_L2TAG1P_S
        ICE_RX_DESC_STATUS_L3L4P_S
        ICE_RX_DESC_STATUS_CRCP_S
        ICE_RX_DESC_STATUS_TSYNINDX_S
        ICE_RX_DESC_STATUS_TSYNVALID_S
        ICE_RX_DESC_STATUS_EXT_UDP_0_S
        ICE_RX_DESC_STATUS_UMBCAST_S
        ICE_RX_DESC_STATUS_FLM_S
        ICE_RX_DESC_STATUS_FLTSTAT_S
        ICE_RX_DESC_STATUS_LPBK_S
        ICE_RX_DESC_STATUS_IPV6EXADD_S
        ICE_RX_DESC_STATUS_RESERVED2_S
        ICE_RX_DESC_STATUS_INT_UDP_0_S
        ICE_RX_DESC_STATUS_LAST
    }
    class C_0001368464041519419666["ice_rx_desc_fltstat_values"]
    class C_0001368464041519419666 {
        <<enumeration>>
        ICE_RX_DESC_FLTSTAT_NO_DATA
        ICE_RX_DESC_FLTSTAT_RSV_FD_ID
        ICE_RX_DESC_FLTSTAT_RSV
        ICE_RX_DESC_FLTSTAT_RSS_HASH
    }
    class C_0001767837580611668781["ice_rx_desc_error_bits"]
    class C_0001767837580611668781 {
        <<enumeration>>
        ICE_RX_DESC_ERROR_RXE_S
        ICE_RX_DESC_ERROR_RECIPE_S
        ICE_RX_DESC_ERROR_HBO_S
        ICE_RX_DESC_ERROR_L3L4E_S
        ICE_RX_DESC_ERROR_IPE_S
        ICE_RX_DESC_ERROR_L4E_S
        ICE_RX_DESC_ERROR_EIPE_S
        ICE_RX_DESC_ERROR_OVERSIZE_S
        ICE_RX_DESC_ERROR_PPRS_S
    }
    class C_0000576487246387833793["ice_rx_desc_error_l3l4e_masks"]
    class C_0000576487246387833793 {
        <<enumeration>>
        ICE_RX_DESC_ERROR_L3L4E_NONE
        ICE_RX_DESC_ERROR_L3L4E_PROT
    }
    class C_0000332344804838135210["ice_rx_l2_ptype"]
    class C_0000332344804838135210 {
        <<enumeration>>
        ICE_RX_PTYPE_L2_RESERVED
        ICE_RX_PTYPE_L2_MAC_PAY2
        ICE_RX_PTYPE_L2_FIP_PAY2
        ICE_RX_PTYPE_L2_OUI_PAY2
        ICE_RX_PTYPE_L2_MACCNTRL_PAY2
        ICE_RX_PTYPE_L2_LLDP_PAY2
        ICE_RX_PTYPE_L2_ECP_PAY2
        ICE_RX_PTYPE_L2_EVB_PAY2
        ICE_RX_PTYPE_L2_QCN_PAY2
        ICE_RX_PTYPE_L2_EAPOL_PAY2
        ICE_RX_PTYPE_L2_ARP
    }
    class C_0002106251496110381502["ice_rx_ptype_decoded"]
    class C_0002106251496110381502 {
        +inner_prot : u32
        +known : u32
        +outer_frag : u32
        +outer_ip : u32
        +outer_ip_ver : u32
        +payload_layer : u32
        +tunnel_end_frag : u32
        +tunnel_end_prot : u32
        +tunnel_type : u32
    }
    class C_0001336902098168816657["ice_rx_ptype_outer_ip"]
    class C_0001336902098168816657 {
        <<enumeration>>
        ICE_RX_PTYPE_OUTER_L2
        ICE_RX_PTYPE_OUTER_IP
    }
    class C_0001630499817819543105["ice_rx_ptype_outer_ip_ver"]
    class C_0001630499817819543105 {
        <<enumeration>>
        ICE_RX_PTYPE_OUTER_NONE
        ICE_RX_PTYPE_OUTER_IPV4
        ICE_RX_PTYPE_OUTER_IPV6
    }
    class C_0000698945179279872266["ice_rx_ptype_outer_fragmented"]
    class C_0000698945179279872266 {
        <<enumeration>>
        ICE_RX_PTYPE_NOT_FRAG
        ICE_RX_PTYPE_FRAG
    }
    class C_0001098449734082228809["ice_rx_ptype_tunnel_type"]
    class C_0001098449734082228809 {
        <<enumeration>>
        ICE_RX_PTYPE_TUNNEL_NONE
        ICE_RX_PTYPE_TUNNEL_IP_IP
        ICE_RX_PTYPE_TUNNEL_IP_GRENAT
        ICE_RX_PTYPE_TUNNEL_IP_GRENAT_MAC
        ICE_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN
    }
    class C_0000457109852220037578["ice_rx_ptype_tunnel_end_prot"]
    class C_0000457109852220037578 {
        <<enumeration>>
        ICE_RX_PTYPE_TUNNEL_END_NONE
        ICE_RX_PTYPE_TUNNEL_END_IPV4
        ICE_RX_PTYPE_TUNNEL_END_IPV6
    }
    class C_0002083777532786422125["ice_rx_ptype_inner_prot"]
    class C_0002083777532786422125 {
        <<enumeration>>
        ICE_RX_PTYPE_INNER_PROT_NONE
        ICE_RX_PTYPE_INNER_PROT_UDP
        ICE_RX_PTYPE_INNER_PROT_TCP
        ICE_RX_PTYPE_INNER_PROT_SCTP
        ICE_RX_PTYPE_INNER_PROT_ICMP
    }
    class C_0000940366005114758055["ice_rx_ptype_payload_layer"]
    class C_0000940366005114758055 {
        <<enumeration>>
        ICE_RX_PTYPE_PAYLOAD_LAYER_NONE
        ICE_RX_PTYPE_PAYLOAD_LAYER_PAY2
        ICE_RX_PTYPE_PAYLOAD_LAYER_PAY3
        ICE_RX_PTYPE_PAYLOAD_LAYER_PAY4
    }
    class C_0000948129482740287909["ice_rx_desc_ext_status_bits"]
    class C_0000948129482740287909 {
        <<enumeration>>
        ICE_RX_DESC_EXT_STATUS_L2TAG2P_S
        ICE_RX_DESC_EXT_STATUS_L2TAG3P_S
        ICE_RX_DESC_EXT_STATUS_FLEXBL_S
        ICE_RX_DESC_EXT_STATUS_FLEXBH_S
        ICE_RX_DESC_EXT_STATUS_FDLONGB_S
        ICE_RX_DESC_EXT_STATUS_PELONGB_S
    }
    class C_0000521722329088481576["ice_rx_desc_pe_status_bits"]
    class C_0000521722329088481576 {
        <<enumeration>>
        ICE_RX_DESC_PE_STATUS_QPID_S
        ICE_RX_DESC_PE_STATUS_L4PORT_S
        ICE_RX_DESC_PE_STATUS_IPINDEX_S
        ICE_RX_DESC_PE_STATUS_QPIDHIT_S
        ICE_RX_DESC_PE_STATUS_APBVTHIT_S
        ICE_RX_DESC_PE_STATUS_PORTV_S
        ICE_RX_DESC_PE_STATUS_URG_S
        ICE_RX_DESC_PE_STATUS_IPFRAG_S
        ICE_RX_DESC_PE_STATUS_IPOPT_S
    }
    class C_0000990755295492652137["ice_rx_prog_status_desc_status_bits"]
    class C_0000990755295492652137 {
        <<enumeration>>
        ICE_RX_PROG_STATUS_DESC_DD_S
        ICE_RX_PROG_STATUS_DESC_PROG_ID_S
    }
    class C_0000673701283766903988["ice_rx_prog_status_desc_prog_id_masks"]
    class C_0000673701283766903988 {
        <<enumeration>>
        ICE_RX_PROG_STATUS_DESC_FD_FLTR_STATUS
    }
    class C_0001645162126991494881["ice_rx_prog_status_desc_error_bits"]
    class C_0001645162126991494881 {
        <<enumeration>>
        ICE_RX_PROG_STATUS_DESC_FD_TBL_FULL_S
        ICE_RX_PROG_STATUS_DESC_NO_FD_ENTRY_S
    }
    class C_0002228948880230287710["ice_16b_rx_flex_desc"]
    class C_0002228948880230287710 {
        +read : ice_16b_rx_flex_desc::&lpar;anonymous_8688664&rpar;
        +wb : ice_16b_rx_flex_desc::&lpar;anonymous_8688758&rpar;
    }
    class C_0002227507928451685900["ice_16b_rx_flex_desc::&lpar;read&rpar;"]
    class C_0002227507928451685900 {
        +hdr_addr : uint64_t
        +pkt_addr : uint64_t
    }
    class C_0001517471843663551622["ice_16b_rx_flex_desc::&lpar;wb&rpar;"]
    class C_0001517471843663551622 {
        +flex_meta0 : uint16_t
        +flex_meta1 : uint16_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flex_flags0 : uint16_t
        +rxdid : u8
        +status_error0 : uint16_t
    }
    class C_0000087487805756565137["ice_32b_rx_flex_desc"]
    class C_0000087487805756565137 {
        +read : ice_32b_rx_flex_desc::&lpar;anonymous_8689008&rpar;
        +wb : ice_32b_rx_flex_desc::&lpar;anonymous_8689128&rpar;
    }
    class C_0000333321263554895748["ice_32b_rx_flex_desc::&lpar;read&rpar;"]
    class C_0000333321263554895748 {
        +hdr_addr : uint64_t
        +pkt_addr : uint64_t
        +rsvd1 : uint64_t
        +rsvd2 : uint64_t
    }
    class C_0001391852227454067783["ice_32b_rx_flex_desc::&lpar;wb&rpar;"]
    class C_0001391852227454067783 {
        +flex_flags2 : u8
        +flex_meta0 : uint16_t
        +flex_meta1 : uint16_t
        +flex_meta2 : uint16_t
        +flex_meta3 : uint16_t
        +flex_ts : ice_32b_rx_flex_desc::::&lpar;anonymous_8689376&rpar;
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flex_flags0 : uint16_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +time_stamp_low : u8
    }
    class C_0001385319892113212824["ice_32b_rx_flex_desc::&lpar;wb&rpar;::&lpar;flex_ts&rpar;"]
    class C_0001385319892113212824 {
        +flex : ice_32b_rx_flex_desc::::::&lpar;anonymous_8689416&rpar;
        +ts_high : uint32_t
    }
    class C_0001368206326569981378["ice_32b_rx_flex_desc::&lpar;wb&rpar;::&lpar;flex_ts&rpar;::&lpar;flex&rpar;"]
    class C_0001368206326569981378 {
        +flex_meta4 : uint16_t
        +flex_meta5 : uint16_t
    }
    class C_0001884652795875799842["ice_32b_rx_flex_desc_nic"]
    class C_0001884652795875799842 {
        +flex_ts : ice_32b_rx_flex_desc_nic::&lpar;anonymous_8689826&rpar;
        +flexi_flags2 : u8
        +flow_id : uint32_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rss_hash : uint32_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_low : u8
    }
    class C_0000775403804792380986["ice_32b_rx_flex_desc_nic::&lpar;flex_ts&rpar;"]
    class C_0000775403804792380986 {
        +flex : ice_32b_rx_flex_desc_nic::::&lpar;anonymous_8689866&rpar;
        +ts_high : uint32_t
    }
    class C_0000944392214540143036["ice_32b_rx_flex_desc_nic::&lpar;flex_ts&rpar;::&lpar;flex&rpar;"]
    class C_0000944392214540143036 {
        +flow_id_ipv6 : uint16_t
        +rsvd : uint16_t
    }
    class C_0000390519480687793565["ice_32b_rx_flex_desc_nic_raw_csum"]
    class C_0000390519480687793565 {
        +flex_ts : ice_32b_rx_flex_desc_nic_raw_csum::&lpar;anonymous_8690261&rpar;
        +flexi_flags2 : u8
        +flow_id : uint16_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +raw_csum : uint16_t
        +rss_hash : uint32_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_low : u8
    }
    class C_0001262082974714380536["ice_32b_rx_flex_desc_nic_raw_csum::&lpar;flex_ts&rpar;"]
    class C_0001262082974714380536 {
        +flex : ice_32b_rx_flex_desc_nic_raw_csum::::&lpar;anonymous_8690300&rpar;
        +ts_high : uint32_t
    }
    class C_0001872233931804111252["ice_32b_rx_flex_desc_nic_raw_csum::&lpar;flex_ts&rpar;::&lpar;flex&rpar;"]
    class C_0001872233931804111252 {
        +flow_id_ipv6 : uint16_t
        +rsvd : uint16_t
    }
    class C_0001273514162024972973["ice_32b_rx_flex_desc_sw"]
    class C_0001273514162024972973 {
        +flex_flags2 : u8
        +flex_md1_rsvd : uint16_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rsvd : uint32_t
        +rxdid : u8
        +src_vsi : uint16_t
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_high : uint32_t
        +ts_low : u8
    }
    class C_0002103475045280154895["ice_32b_rx_flex_desc_nic_veb_dbg"]
    class C_0002103475045280154895 {
        +dst_vsi : uint16_t
        +flex_field_1 : uint16_t
        +flex_flags2 : u8
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rsvd : uint32_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_high : uint32_t
        +ts_low : u8
    }
    class C_0002071215846203379470["ice_32b_rx_flex_desc_nic_acl_dbg"]
    class C_0002071215846203379470 {
        +acl_ctr0 : uint16_t
        +acl_ctr1 : uint16_t
        +acl_ctr2 : uint16_t
        +flex_flags2 : u8
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rsvd : uint16_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_high : uint32_t
        +ts_low : u8
    }
    class C_0002055168127281994389["ice_32b_rx_flex_desc_nic_2"]
    class C_0002055168127281994389 {
        +flex_ts : ice_32b_rx_flex_desc_nic_2::&lpar;anonymous_8691525&rpar;
        +flexi_flags2 : u8
        +flow_id : uint16_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rss_hash : uint32_t
        +rxdid : u8
        +src_vsi : uint16_t
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_low : u8
    }
    class C_0002245204235011037962["ice_32b_rx_flex_desc_nic_2::&lpar;flex_ts&rpar;"]
    class C_0002245204235011037962 {
        +flex : ice_32b_rx_flex_desc_nic_2::::&lpar;anonymous_8691564&rpar;
        +ts_high : uint32_t
    }
    class C_0001977494068960756276["ice_32b_rx_flex_desc_nic_2::&lpar;flex_ts&rpar;::&lpar;flex&rpar;"]
    class C_0001977494068960756276 {
        +flow_id_ipv6 : uint16_t
        +rsvd : uint16_t
    }
    class C_0001267448685807445758["ice_32b_rx_flex_desc_comms"]
    class C_0001267448685807445758 {
        +flex_ts : ice_32b_rx_flex_desc_comms::&lpar;anonymous_8691946&rpar;
        +flexi_flags2 : u8
        +flow_id : uint32_t
        +hdr_len_sph_flex_flags1 : uint16_t
        +l2tag1 : uint16_t
        +l2tag2_1st : uint16_t
        +l2tag2_2nd : uint16_t
        +mir_id_umb_cast : u8
        +pkt_len : uint16_t
        +ptype_flexi_flags0 : uint16_t
        +rss_hash : uint32_t
        +rxdid : u8
        +status_error0 : uint16_t
        +status_error1 : uint16_t
        +ts_low : u8
    }
    class C_0001116296818155501691["ice_32b_rx_flex_desc_comms::&lpar;flex_ts&rpar;"]
    class C_0001116296818155501691 {
        +flex : ice_32b_rx_flex_desc_comms::::&lpar;anonymous_8691986&rpar;
        +ts_high : uint32_t
    }
    class C_0000695912352088860955["ice_32b_rx_flex_desc_comms::&lpar;flex_ts&rpar;::&lpar;flex&rpar;"]
    class C_0000695912352088860955 {
        +aux0 : uint16_t
        +aux1 : uint16_t
    }
    class C_0000457719677882582955["ice_rxdid"]
    class C_0000457719677882582955 {
        <<enumeration>>
        ICE_RXDID_LEGACY_0
        ICE_RXDID_LEGACY_1
        ICE_RXDID_FLEX_NIC
        ICE_RXDID_FLEX_NIC_2
        ICE_RXDID_HW
        ICE_RXDID_GSC
        ICE_RXDID_COMMS_GENERIC
        ICE_RXDID_COMMS_AUX_VLAN
        ICE_RXDID_COMMS_AUX_IPV4
        ICE_RXDID_COMMS_AUX_IPV6
        ICE_RXDID_COMMS_AUX_IPV6_FLOW
        ICE_RXDID_COMMS_AUX_TCP
        ICE_RXDID_COMMS_AUX_IP_OFFSET
        ICE_RXDID_LAST
    }
    class C_0000034164740706843419["ice_flex_word"]
    class C_0000034164740706843419 {
        <<enumeration>>
        ICE_RX_FLEX_DWORD_0
        ICE_RX_FLEX_DWORD_1
        ICE_RX_FLEX_DWORD_2
        ICE_RX_FLEX_DWORD_3
        ICE_RX_FLEX_DWORD_4
        ICE_RX_FLEX_DWORD_5
    }
    class C_0000915804745546570690["ice_flex_opcode"]
    class C_0000915804745546570690 {
        <<enumeration>>
        ICE_RX_OPC_DEBUG
        ICE_RX_OPC_MDID
        ICE_RX_OPC_EXTRACT
        ICE_RX_OPC_PROTID
    }
    class C_0001173504713308511837["ice_flex_mdid_pkt_flags"]
    class C_0001173504713308511837 {
        <<enumeration>>
        ICE_RX_MDID_PKT_FLAGS_15_0
        ICE_RX_MDID_PKT_FLAGS_31_16
        ICE_RX_MDID_PKT_FLAGS_47_32
        ICE_RX_MDID_PKT_FLAGS_63_48
    }
    class C_0000461288064248745411["ice_flex_mdid"]
    class C_0000461288064248745411 {
        <<enumeration>>
        ICE_MDID_GENERIC_WORD_0
        ICE_MDID_GENERIC_WORD_1
        ICE_MDID_GENERIC_WORD_2
        ICE_MDID_GENERIC_WORD_3
        ICE_MDID_GENERIC_WORD_4
        ICE_MDID_FLOW_ID_LOWER
        ICE_MDID_FLOW_ID_HIGH
        ICE_MDID_RX_DESCR_PROF_IDX
        ICE_MDID_RX_PKT_DROP
        ICE_MDID_RX_DST_Q
        ICE_MDID_RX_DST_VSI
        ICE_MDID_SRC_VSI
        ICE_MDID_ACL_NOP
        ICE_MDID_RX_HASH_LOW
        ICE_MDID_ACL_CNTR_PKT
        ICE_MDID_RX_HASH_HIGH
        ICE_MDID_ACL_CNTR_BYTES
        ICE_MDID_ACL_CNTR_PKT_BYTES
    }
    class C_0002162762932564098611["ice_flg64_bits"]
    class C_0002162762932564098611 {
        <<enumeration>>
        ICE_FLG_PKT_DSI
        ICE_FLG_PKT_DIR
        ICE_FLG_EVLAN_x8100
        ICE_FLG_EVLAN_x9100
        ICE_FLG_VLAN_x8100
        ICE_FLG_TNL_MAC
        ICE_FLG_TNL_VLAN
        ICE_FLG_PKT_FRG
        ICE_FLG_FIN
        ICE_FLG_SYN
        ICE_FLG_RST
        ICE_FLG_TNL0
        ICE_FLG_TNL1
        ICE_FLG_TNL2
        ICE_FLG_UDP_GRE
        ICE_FLG_RSVD
    }
    class C_0000664070363819744215["ice_rx_flex_desc_umb_cast_bits"]
    class C_0000664070363819744215 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_UMB_CAST_S
        ICE_RX_FLEX_DESC_UMB_CAST_LAST
    }
    class C_0002016596194442026602["ice_umbcast_dest_addr_types"]
    class C_0002016596194442026602 {
        <<enumeration>>
        ICE_DEST_UNICAST
        ICE_DEST_MULTICAST
        ICE_DEST_BROADCAST
        ICE_DEST_MIRRORED
    }
    class C_0001220154435964740813["ice_rx_flex_desc_flexi_flags0_bits"]
    class C_0001220154435964740813 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_FLEXI_FLAGS0_S
        ICE_RX_FLEX_DESC_FLEXI_FLAGS0_LAST
    }
    class C_0001457863600827809679["ice_rx_flex_desc_sph_bits"]
    class C_0001457863600827809679 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_SPH_S
        ICE_RX_FLEX_DESC_SPH_LAST
    }
    class C_0000700633883070513349["ice_rx_flex_desc_flexi_flags1_bits"]
    class C_0000700633883070513349 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_FLEXI_FLAGS1_S
        ICE_RX_FLEX_DESC_FLEXI_FLAGS1_LAST
    }
    class C_0001069557335633865563["ice_rx_flex_desc_ext_status_bits"]
    class C_0001069557335633865563 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_EXT_STATUS_EXT_UDP_S
        ICE_RX_FLEX_DESC_EXT_STATUS_INT_UDP_S
        ICE_RX_FLEX_DESC_EXT_STATUS_RECIPE_S
        ICE_RX_FLEX_DESC_EXT_STATUS_OVERSIZE_S
        ICE_RX_FLEX_DESC_EXT_STATUS_LAST
    }
    class C_0000769732083329499388["ice_rx_flex_desc_status_error_0_bits"]
    class C_0000769732083329499388 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_STATUS0_DD_S
        ICE_RX_FLEX_DESC_STATUS0_EOF_S
        ICE_RX_FLEX_DESC_STATUS0_HBO_S
        ICE_RX_FLEX_DESC_STATUS0_L3L4P_S
        ICE_RX_FLEX_DESC_STATUS0_XSUM_IPE_S
        ICE_RX_FLEX_DESC_STATUS0_XSUM_L4E_S
        ICE_RX_FLEX_DESC_STATUS0_XSUM_EIPE_S
        ICE_RX_FLEX_DESC_STATUS0_XSUM_EUDPE_S
        ICE_RX_FLEX_DESC_STATUS0_LPBK_S
        ICE_RX_FLEX_DESC_STATUS0_IPV6EXADD_S
        ICE_RX_FLEX_DESC_STATUS0_RXE_S
        ICE_RX_FLEX_DESC_STATUS0_CRCP_S
        ICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S
        ICE_RX_FLEX_DESC_STATUS0_L2TAG1P_S
        ICE_RX_FLEX_DESC_STATUS0_XTRMD0_VALID_S
        ICE_RX_FLEX_DESC_STATUS0_XTRMD1_VALID_S
        ICE_RX_FLEX_DESC_STATUS0_LAST
    }
    class C_0001745822063880336181["ice_rx_flex_desc_status_error_1_bits"]
    class C_0001745822063880336181 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_STATUS1_CPM_S
        ICE_RX_FLEX_DESC_STATUS1_NAT_S
        ICE_RX_FLEX_DESC_STATUS1_CRYPTO_S
        ICE_RX_FLEX_DESC_STATUS1_L2TAG2P_S
        ICE_RX_FLEX_DESC_STATUS1_XTRMD2_VALID_S
        ICE_RX_FLEX_DESC_STATUS1_XTRMD3_VALID_S
        ICE_RX_FLEX_DESC_STATUS1_XTRMD4_VALID_S
        ICE_RX_FLEX_DESC_STATUS1_XTRMD5_VALID_S
        ICE_RX_FLEX_DESC_STATUS1_LAST
    }
    class C_0000435870181363209808["ice_rx_flex_desc_exstat_bits"]
    class C_0000435870181363209808 {
        <<enumeration>>
        ICE_RX_FLEX_DESC_EXSTAT_EXTUDP_S
        ICE_RX_FLEX_DESC_EXSTAT_INTUDP_S
        ICE_RX_FLEX_DESC_EXSTAT_RECIPE_S
        ICE_RX_FLEX_DESC_EXSTAT_OVERSIZE_S
    }
    class C_0002203309496388140509["ice_rlan_ctx"]
    class C_0002203309496388140509 {
        +base : u64
        +cpuid : u16
        +crcstrip : u8
        +dbuf : u16
        +dsize : u8
        +dtype : u8
        +hbuf : u16
        +head : u16
        +hsplit_0 : u8
        +hsplit_1 : u8
        +l2tsel : u8
        +lrxqthresh : u16
        +prefena : u8
        +qlen : u16
        +rxmax : u32
        +showiv : u8
        +tphdata_ena : u8
        +tphhead_ena : u8
        +tphrdesc_ena : u8
        +tphwdesc_ena : u8
    }
    class C_0001737224226561286733["ice_ctx_ele"]
    class C_0001737224226561286733 {
        +lsb : u16
        +offset : u16
        +size_of : u16
        +width : u16
    }
    class C_0000539392194810655351["ice_rlan_ctx_rx_hsplit_0"]
    class C_0000539392194810655351 {
        <<enumeration>>
        ICE_RLAN_RX_HSPLIT_0_NO_SPLIT
        ICE_RLAN_RX_HSPLIT_0_SPLIT_L2
        ICE_RLAN_RX_HSPLIT_0_SPLIT_IP
        ICE_RLAN_RX_HSPLIT_0_SPLIT_TCP_UDP
        ICE_RLAN_RX_HSPLIT_0_SPLIT_SCTP
    }
    class C_0001719752601076578721["ice_rlan_ctx_rx_hsplit_1"]
    class C_0001719752601076578721 {
        <<enumeration>>
        ICE_RLAN_RX_HSPLIT_1_NO_SPLIT
        ICE_RLAN_RX_HSPLIT_1_SPLIT_L2
        ICE_RLAN_RX_HSPLIT_1_SPLIT_ALWAYS
    }
    class C_0001388344718234982487["ice_tx_desc"]
    class C_0001388344718234982487 {
        +buf_addr : uint64_t
        +cmd_type_offset_bsz : uint64_t
    }
    class C_0001467182783333124988["ice_tx_desc_dtype_value"]
    class C_0001467182783333124988 {
        <<enumeration>>
        ICE_TX_DESC_DTYPE_DATA
        ICE_TX_DESC_DTYPE_CTX
        ICE_TX_DESC_DTYPE_IPSEC
        ICE_TX_DESC_DTYPE_FLTR_PROG
        ICE_TX_DESC_DTYPE_HLP_META
        ICE_TX_DESC_DTYPE_DESC_DONE
    }
    class C_0001309775891449683837["ice_tx_desc_cmd_bits"]
    class C_0001309775891449683837 {
        <<enumeration>>
        ICE_TX_DESC_CMD_EOP
        ICE_TX_DESC_CMD_RS
        ICE_TX_DESC_CMD_RSVD
        ICE_TX_DESC_CMD_IL2TAG1
        ICE_TX_DESC_CMD_DUMMY
        ICE_TX_DESC_CMD_IIPT_NONIP
        ICE_TX_DESC_CMD_IIPT_IPV6
        ICE_TX_DESC_CMD_IIPT_IPV4
        ICE_TX_DESC_CMD_IIPT_IPV4_CSUM
        ICE_TX_DESC_CMD_RSVD2
        ICE_TX_DESC_CMD_L4T_EOFT_UNK
        ICE_TX_DESC_CMD_L4T_EOFT_TCP
        ICE_TX_DESC_CMD_L4T_EOFT_SCTP
        ICE_TX_DESC_CMD_L4T_EOFT_UDP
        ICE_TX_DESC_CMD_RE
        ICE_TX_DESC_CMD_RSVD3
    }
    class C_0001631875102633386095["ice_tx_desc_len_fields"]
    class C_0001631875102633386095 {
        <<enumeration>>
        ICE_TX_DESC_LEN_MACLEN_S
        ICE_TX_DESC_LEN_IPLEN_S
        ICE_TX_DESC_LEN_L4_LEN_S
    }
    class C_0000812868340396631847["ice_tx_ctx_desc"]
    class C_0000812868340396631847 {
        +gsc : uint16_t
        +l2tag2 : uint16_t
        +qw1 : uint64_t
        +tunneling_params : uint32_t
    }
    class C_0001133182761205937721["ice_tx_ctx_desc_cmd_bits"]
    class C_0001133182761205937721 {
        <<enumeration>>
        ICE_TX_CTX_DESC_TSO
        ICE_TX_CTX_DESC_TSYN
        ICE_TX_CTX_DESC_IL2TAG2
        ICE_TX_CTX_DESC_IL2TAG2_IL2H
        ICE_TX_CTX_DESC_SWTCH_NOTAG
        ICE_TX_CTX_DESC_SWTCH_UPLINK
        ICE_TX_CTX_DESC_SWTCH_LOCAL
        ICE_TX_CTX_DESC_SWTCH_VSI
        ICE_TX_CTX_DESC_RESERVED
    }
    class C_0000061485949860859891["ice_tx_ctx_desc_eipt_offload"]
    class C_0000061485949860859891 {
        <<enumeration>>
        ICE_TX_CTX_EIPT_NONE
        ICE_TX_CTX_EIPT_IPV6
        ICE_TX_CTX_EIPT_IPV4_NO_CSUM
        ICE_TX_CTX_EIPT_IPV4
    }
    class C_0001214356977603727146["ice_tlan_ctx"]
    class C_0001214356977603727146 {
        +adjust_prof_id : u8
        +alt_vlan : u8
        +base : u64
        +cache_prof_idx : u8
        +cgd_num : u16
        +cmpq_id : u16
        +cpuid : u16
        +drop_ena : u8
        +gsc_ena : u8
        +int_q_state : u8
        +internal_usage_flag : u8
        +itr_notification_mode : u8
        +legacy_int : u8
        +pf_num : u8
        +pkt_shaper_prof_idx : u8
        +port_num : u8
        +qlen : u32
        +qnum_in_func : u16
        +quanta_prof_idx : u8
        +src_vsi : u16
        +tphrd : u8
        +tphrd_desc : u8
        +tphwr_desc : u8
        +tso_ena : u8
        +tso_qnum : u16
        +tsyn_ena : u8
        +vmvf_num : u16
        +vmvf_type : u8
        +wb_mode : u8
    }
    class C_0002247137800605387713["ice_tx_cmpltnq"]
    class C_0002247137800605387713 {
        +cmpl_type : u8
        +generation : u8
        +tx_head : u16
        +txq_id : u16
    }
    class C_0001926457443765005031["ice_tx_cmpltnq_ctx"]
    class C_0001926457443765005031 {
        +base : u64
        +cmpltn_cache : u32[16]
        +cpuid : u8
        +generation : u8
        +pf_num : u8
        +q_len : u32
        +tph_desc_wr : u8
        +vmvf_num : u16
        +vmvf_type : u8
        +wrt_ptr : u32
    }
    class C_0000444171050627410685["ice_tx_drbell_fmt"]
    class C_0000444171050627410685 {
        +db : u32
        +dd : u8
        +rs : u8
        +txq_id : u16
    }
    class C_0000042647228187741441["ice_tx_drbell_q_ctx"]
    class C_0000042647228187741441 {
        +base : u64
        +cpuid : u8
        +db_q_en : u8
        +pf_num : u8
        +rd_head : u16
        +rd_tail : u16
        +ring_len : u16
        +tph_desc_rd : u8
        +tph_desc_wr : u8
        +vf_num : u16
        +vmvf_type : u8
    }
    class C_0000496802451018464230["ice_aq_res_access_type"]
    class C_0000496802451018464230 {
        <<enumeration>>
        ICE_RES_READ
        ICE_RES_WRITE
    }
    class C_0002287250972576166321["ice_aqc_generic"]
    class C_0002287250972576166321 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +param0 : uint32_t
        +param1 : uint32_t
    }
    class C_0000314817348807645668["ice_aqc_get_ver"]
    class C_0000314817348807645668 {
        +api_branch : u8
        +api_major : u8
        +api_minor : u8
        +api_patch : u8
        +fw_branch : u8
        +fw_build : uint32_t
        +fw_major : u8
        +fw_minor : u8
        +fw_patch : u8
        +rom_ver : uint32_t
    }
    class C_0000309926970658879668["ice_aqc_driver_ver"]
    class C_0000309926970658879668 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +build_ver : u8
        +major_ver : u8
        +minor_ver : u8
        +reserved : u8[4]
        +subbuild_ver : u8
    }
    class C_0000342192919065844270["ice_aqc_q_shutdown"]
    class C_0000342192919065844270 {
        +driver_unloading : u8
        +reserved : u8[15]
    }
    class C_0001713748098388800917["ice_aqc_req_res"]
    class C_0001713748098388800917 {
        +access_type : uint16_t
        +res_id : uint16_t
        +res_number : uint32_t
        +reserved : u8[2]
        +status : uint16_t
        +timeout : uint32_t
    }
    class C_0001452916833580269893["ice_aqc_list_caps"]
    class C_0001452916833580269893 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_flags : u8
        +count : uint32_t
        +pf_index : u8
        +reserved : u8[2]
    }
    class C_0001774317543108313306["ice_aqc_list_caps_elem"]
    class C_0001774317543108313306 {
        +cap : uint16_t
        +logical_id : uint32_t
        +major_ver : u8
        +minor_ver : u8
        +number : uint32_t
        +phys_id : uint32_t
        +rsvd1 : uint64_t
        +rsvd2 : uint64_t
    }
    class C_0001669350540904719337["ice_aqc_manage_mac_read"]
    class C_0001669350540904719337 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +flags : uint16_t
        +num_addr : u8
        +rsvd : u8[2]
        +rsvd1 : u8[3]
    }
    class C_0000120671642324204625["ice_aqc_manage_mac_read_resp"]
    class C_0000120671642324204625 {
        +addr_type : u8
        +lport_num : u8
        +mac_addr : u8[6]
    }
    class C_0001469824092728790979["ice_aqc_manage_mac_write"]
    class C_0001469824092728790979 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +flags : u8
        +mac_addr : u8[6]
        +rsvd : u8
    }
    class C_0000667703455452831501["ice_aqc_clear_pxe"]
    class C_0000667703455452831501 {
        +reserved : u8[15]
        +rx_cnt : u8
    }
    class C_0000607616060092764657["ice_aqc_config_no_drop_policy"]
    class C_0000607616060092764657 {
        +opts : u8
        +rsvd : u8[15]
    }
    class C_0000312330331548289516["ice_aqc_get_sw_cfg"]
    class C_0000312330331548289516 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +element : uint16_t
        +flags : uint16_t
        +num_elems : uint16_t
        +rsvd : uint16_t
    }
    class C_0000429190298932823440["ice_aqc_get_sw_cfg_resp_elem"]
    class C_0000429190298932823440 {
        +pf_vf_num : uint16_t
        +swid : uint16_t
        +vsi_port_num : uint16_t
    }
    class C_0000899013211696124763["ice_aqc_set_port_params"]
    class C_0000899013211696124763 {
        +bad_frame_vsi : uint16_t
        +cmd_flags : uint16_t
        +reserved : u8[10]
        +swid : uint16_t
    }
    class C_0001392177968483806059["ice_aqc_get_res_alloc"]
    class C_0001392177968483806059 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : u8[6]
        +resp_elem_num : uint16_t
    }
    class C_0000556030477769210128["ice_aqc_get_res_resp_elem"]
    class C_0000556030477769210128 {
        +res_type : uint16_t
        +total_capacity : uint16_t
        +total_free : uint16_t
        +total_function : uint16_t
        +total_shared : uint16_t
    }
    class C_0001828477542406407879["ice_aqc_alloc_free_res_cmd"]
    class C_0001828477542406407879 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_entries : uint16_t
        +reserved : u8[6]
    }
    class C_0002219799849000414092["ice_aqc_res_elem"]
    class C_0002219799849000414092 {
        +e : ice_aqc_res_elem::&lpar;anonymous_8801922&rpar;
    }
    class C_0000413779675412584903["ice_aqc_res_elem::&lpar;e&rpar;"]
    class C_0000413779675412584903 {
        +flu_resp : uint16_t
        +sw_resp : uint16_t
    }
    class C_0001061839744140154909["ice_aqc_alloc_free_res_elem"]
    class C_0001061839744140154909 {
        +elem : struct ice_aqc_res_elem[]
        +num_elems : uint16_t
        +res_type : uint16_t
    }
    class C_0002179682289754134202["ice_aqc_get_allocd_res_desc"]
    class C_0002179682289754134202 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +ops : ice_aqc_get_allocd_res_desc::&lpar;anonymous_8802258&rpar;
    }
    class C_0000294289664432678521["ice_aqc_get_allocd_res_desc::&lpar;ops&rpar;"]
    class C_0000294289664432678521 {
        +cmd : ice_aqc_get_allocd_res_desc::::&lpar;anonymous_8802298&rpar;
        +resp : ice_aqc_get_allocd_res_desc::::&lpar;anonymous_8802406&rpar;
    }
    class C_0001299304121255141396["ice_aqc_get_allocd_res_desc::&lpar;ops&rpar;::&lpar;cmd&rpar;"]
    class C_0001299304121255141396 {
        +first_desc : uint16_t
        +res : uint16_t
        +reserved : uint32_t
    }
    class C_0000413375866986473948["ice_aqc_get_allocd_res_desc::&lpar;ops&rpar;::&lpar;resp&rpar;"]
    class C_0000413375866986473948 {
        +next_desc : uint16_t
        +num_desc : uint16_t
        +res : uint16_t
        +reserved : uint16_t
    }
    class C_0000567802513198294866["ice_aqc_set_vlan_mode"]
    class C_0000567802513198294866 {
        +l2tag_prio_tagging : u8
        +l2tag_reserved : u8[64]
        +mng_vlan_prot_id : u8
        +prot_id_reserved : u8[30]
        +rdma_packet : u8
        +rdma_reserved : u8[2]
        +reserved : u8
    }
    class C_0001240279068823083956["ice_aqc_get_vlan_mode"]
    class C_0001240279068823083956 {
        +l2tag_prio_tagging : u8
        +reserved : u8[98]
        +vlan_mode : u8
    }
    class C_0000906806467095429409["ice_aqc_add_get_update_free_vsi"]
    class C_0000906806467095429409 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_flags : uint16_t
        +reserved : u8
        +vf_id : u8
        +vsi_flags : uint16_t
        +vsi_num : uint16_t
    }
    class C_0001856040527192873502["ice_aqc_add_update_free_vsi_resp"]
    class C_0001856040527192873502 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +ext_status : uint16_t
        +vsi_free : uint16_t
        +vsi_num : uint16_t
        +vsi_used : uint16_t
    }
    class C_0001647430448641521412["ice_aqc_get_vsi_resp"]
    class C_0001647430448641521412 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +vf_id : u8
        +vsi_flags : u8
        +vsi_free : uint16_t
        +vsi_num : uint16_t
        +vsi_used : uint16_t
    }
    class C_0002103706676336644156["ice_aqc_vsi_props"]
    class C_0002103706676336644156 {
        +acl_def_act : uint16_t
        +egress_table : uint32_t
        +fd_def_q : uint16_t
        +fd_options : uint16_t
        +fd_report_opt : uint16_t
        +ingress_table : uint32_t
        +inner_vlan_flags : u8
        +inner_vlan_reserved : u8[2]
        +inner_vlan_reserved2 : u8[3]
        +mapping_flags : uint16_t
        +max_fd_fltr_dedicated : uint16_t
        +max_fd_fltr_shared : uint16_t
        +outer_up_table : uint32_t
        +outer_vlan_flags : u8
        +outer_vlan_reserved : u8
        +pasid_id : uint32_t
        +port_based_inner_vlan : uint16_t
        +port_based_outer_vlan : uint16_t
        +q_mapping : uint16_t[16]
        +q_opt_flags : u8
        +q_opt_reserved : u8[3]
        +q_opt_rss : u8
        +q_opt_tc : u8
        +reserved : u8[24]
        +sec_flags : u8
        +sec_reserved : u8
        +sw_flags : u8
        +sw_flags2 : u8
        +sw_id : u8
        +tc_mapping : uint16_t[8]
        +valid_sections : uint16_t
        +veb_stat_id : u8
    }
    class C_0000406152828596164224["ice_aqc_add_update_mir_rule"]
    class C_0000406152828596164224 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +dest : uint16_t
        +num_entries : uint16_t
        +rule_id : uint16_t
        +rule_type : uint16_t
    }
    class C_0001951036612336078759["ice_aqc_delete_mir_rule"]
    class C_0001951036612336078759 {
        +flags : uint16_t
        +reserved : u8[10]
        +rsvd : uint16_t
        +rule_id : uint16_t
    }
    class C_0000488555716331576814["ice_aqc_storm_cfg"]
    class C_0000488555716331576814 {
        +bcast_thresh_size : uint32_t
        +mcast_thresh_size : uint32_t
        +reserved : uint32_t
        +storm_ctrl_ctrl : uint32_t
    }
    class C_0002231438544005623167["ice_aqc_add_get_recipe"]
    class C_0002231438544005623167 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_sub_recipes : uint16_t
        +reserved : u8[4]
        +return_index : uint16_t
    }
    class C_0000581367469182802144["ice_aqc_recipe_content"]
    class C_0000581367469182802144 {
        +act_ctrl : u8
        +act_ctrl_fwd_priority : u8
        +act_ctrl_join_priority : u8
        +dflt_act : uint32_t
        +lkup_indx : u8[5]
        +mask : uint16_t[5]
        +result_indx : u8
        +rid : u8
        +rsvd0 : u8[3]
        +rsvd1 : u8
    }
    class C_0001670931717442012354["ice_aqc_recipe_data_elem"]
    class C_0001670931717442012354 {
        +content : struct ice_aqc_recipe_content
        +recipe_bitmap : u8[8]
        +recipe_indx : u8
        +resp_bits : u8
        +rsvd0 : u8[2]
        +rsvd1 : u8[4]
        +rsvd2 : u8[20]
    }
    class C_0001609227735031620545["ice_aqc_recipe_to_profile"]
    class C_0001609227735031620545 {
        +profile_id : uint16_t
        +recipe_assoc : ice_bitmap_t[2]
        +rsvd : u8[6]
    }
    class C_0000001916360036929984["ice_aqc_sw_rules"]
    class C_0000001916360036929984 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_rules_fltr_entry_index : uint16_t
        +reserved : u8[6]
    }
    class C_0002269333550505945254["ice_sw_rule_lkup_rx_tx"]
    class C_0002269333550505945254 {
        +act : uint32_t
        +hdr : u8[]
        +hdr_len : uint16_t
        +index : uint16_t
        +recipe_id : uint16_t
        +src : uint16_t
    }
    class C_0000638641650552249521["ice_sw_rule_lg_act"]
    class C_0000638641650552249521 {
        +act : uint32_t[]
        +index : uint16_t
        +size : uint16_t
    }
    class C_0001154672188356033743["ice_sw_rule_vsi_list"]
    class C_0001154672188356033743 {
        +index : uint16_t
        +number_vsi : uint16_t
        +vsi : uint16_t[]
    }
    class C_0001814403206230902245["ice_sw_rule_vsi_list_query"]
    class C_0001814403206230902245 {
        +index : uint16_t
        +vsi_list : ice_bitmap_t[24]
    }
    class C_0001975231843487837618["ice_aqc_sw_rules_elem"]
    class C_0001975231843487837618 {
        +pdata : ice_aqc_sw_rules_elem::&lpar;anonymous_8805947&rpar;
        +status : uint16_t
        +type : uint16_t
    }
    class C_0002256002574678127598["ice_aqc_sw_rules_elem::&lpar;pdata&rpar;"]
    class C_0002256002574678127598 {
        +lg_act : struct ice_sw_rule_lg_act
        +lkup_tx_rx : struct ice_sw_rule_lkup_rx_tx
        +vsi_list : struct ice_sw_rule_vsi_list
        +vsi_list_query : struct ice_sw_rule_vsi_list_query
    }
    class C_0001762283158441462086["ice_aqc_pfc_ignore"]
    class C_0001762283158441462086 {
        +cmd_flags : u8
        +reserved : u8[14]
        +tc_bitmap : u8
    }
    class C_0002304984124119941609["ice_aqc_set_query_pfc_mode"]
    class C_0002304984124119941609 {
        +pfc_mode : u8
        +rsvd : u8[15]
    }
    class C_0000932792148370720823["ice_aqc_set_dcb_params"]
    class C_0000932792148370720823 {
        +cmd_flags : u8
        +rsvd : u8[14]
        +valid_flags : u8
    }
    class C_0000957759368797660616["ice_aqc_get_topo"]
    class C_0000957759368797660616 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_branches : u8
        +port_num : u8
        +reserved1 : uint16_t
        +reserved2 : uint32_t
    }
    class C_0000142695437153087456["ice_aqc_get_set_tx_topo"]
    class C_0000142695437153087456 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +get_flags : u8
        +reserved1 : uint16_t
        +reserved2 : uint32_t
        +set_flags : u8
    }
    class C_0000804565173532412630["ice_aqc_sched_elem_cmd"]
    class C_0000804565173532412630 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_elem_req : uint16_t
        +num_elem_resp : uint16_t
        +reserved : uint32_t
    }
    class C_0000406138247361640709["ice_aqc_txsched_move_grp_info_hdr"]
    class C_0000406138247361640709 {
        +dest_parent_teid : uint32_t
        +flags : u8
        +num_elems : uint16_t
        +reserved : u8
        +src_parent_teid : uint32_t
    }
    class C_0001624900763527214558["ice_aqc_move_elem"]
    class C_0001624900763527214558 {
        +hdr : struct ice_aqc_txsched_move_grp_info_hdr
        +teid : uint32_t[]
    }
    class C_0000478717446647923546["ice_aqc_elem_info_bw"]
    class C_0000478717446647923546 {
        +bw_alloc : uint16_t
        +bw_profile_idx : uint16_t
    }
    class C_0002060161685651051043["ice_aqc_txsched_elem"]
    class C_0002060161685651051043 {
        +cir_bw : struct ice_aqc_elem_info_bw
        +eir_bw : struct ice_aqc_elem_info_bw
        +elem_type : u8
        +flags : u8
        +generic : u8
        +reserved2 : uint16_t
        +srl_id : uint16_t
        +valid_sections : u8
    }
    class C_0002044840564613690736["ice_aqc_txsched_elem_data"]
    class C_0002044840564613690736 {
        +data : struct ice_aqc_txsched_elem
        +node_teid : uint32_t
        +parent_teid : uint32_t
    }
    class C_0001432749946510401319["ice_aqc_txsched_topo_grp_info_hdr"]
    class C_0001432749946510401319 {
        +num_elems : uint16_t
        +parent_teid : uint32_t
        +reserved2 : uint16_t
    }
    class C_0000145541356554921909["ice_aqc_add_elem"]
    class C_0000145541356554921909 {
        +generic : struct ice_aqc_txsched_elem_data[]
        +hdr : struct ice_aqc_txsched_topo_grp_info_hdr
    }
    class C_0002012808611615821688["ice_aqc_get_topo_elem"]
    class C_0002012808611615821688 {
        +generic : struct ice_aqc_txsched_elem_data[9]
        +hdr : struct ice_aqc_txsched_topo_grp_info_hdr
    }
    class C_0000284017453426501990["ice_aqc_delete_elem"]
    class C_0000284017453426501990 {
        +hdr : struct ice_aqc_txsched_topo_grp_info_hdr
        +teid : uint32_t[]
    }
    class C_0000758273177393442129["ice_aqc_query_port_ets"]
    class C_0000758273177393442129 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +port_teid : uint32_t
        +reserved : uint32_t
    }
    class C_0001352001724557125985["ice_aqc_port_ets_elem"]
    class C_0001352001724557125985 {
        +port_cir_prof_id : uint32_t
        +port_eir_prof_id : uint32_t
        +reserved : u8[3]
        +reserved1 : u8[4]
        +tc_bw_share : u8[8]
        +tc_node_prio : uint32_t
        +tc_node_teid : uint32_t[8]
        +tc_valid_bits : u8
        +up2tc : uint32_t
    }
    class C_0000235690175321922727["ice_aqc_rl_profile"]
    class C_0000235690175321922727 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_processed : uint16_t
        +num_profiles : uint16_t
        +reserved : u8[4]
    }
    class C_0001048770669296594506["ice_aqc_rl_profile_elem"]
    class C_0001048770669296594506 {
        +flags : u8
        +level : u8
        +max_burst_size : uint16_t
        +profile_id : uint16_t
        +rl_encode : uint16_t
        +rl_multiply : uint16_t
        +wake_up_calc : uint16_t
    }
    class C_0002175919031858010885["ice_aqc_node_attr"]
    class C_0002175919031858010885 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_entries : uint16_t
        +reserved : u8[6]
    }
    class C_0001063680195871406609["ice_aqc_node_attr_elem"]
    class C_0001063680195871406609 {
        +children_level : uint16_t
        +max_children : uint16_t
        +node_teid : uint32_t
    }
    class C_0001044467417491768878["ice_aqc_cfg_l2_node_cgd"]
    class C_0001044467417491768878 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_l2_nodes : uint16_t
        +reserved : u8[6]
    }
    class C_0001251560249403877748["ice_aqc_cfg_l2_node_cgd_elem"]
    class C_0001251560249403877748 {
        +cgd : u8
        +node_teid : uint32_t
        +reserved : u8[3]
    }
    class C_0000667586516272620646["ice_aqc_query_txsched_res"]
    class C_0000667586516272620646 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : u8[8]
    }
    class C_0001704339921632430111["ice_aqc_generic_sched_props"]
    class C_0001704339921632430111 {
        +flattening_bitmap : u8
        +logical_levels : uint16_t
        +max_device_cgds : u8
        +max_pf_cgds : u8
        +phys_levels : uint16_t
        +rdma_qsets : uint16_t
        +rsvd0 : u8
        +rsvd1 : u8[22]
    }
    class C_0002130185704550222564["ice_aqc_layer_props"]
    class C_0002130185704550222564 {
        +chunk_size : u8
        +logical_layer : u8
        +max_cir_rl_profiles : uint16_t
        +max_device_nodes : uint16_t
        +max_eir_rl_profiles : uint16_t
        +max_pf_nodes : uint16_t
        +max_sibl_grp_sz : uint16_t
        +max_srl_profiles : uint16_t
        +rsvd0 : u8[4]
        +rsvd1 : u8[14]
    }
    class C_0000030954287188368891["ice_aqc_query_txsched_res_resp"]
    class C_0000030954287188368891 {
        +layer_props : struct ice_aqc_layer_props[9]
        +sched_props : struct ice_aqc_generic_sched_props
    }
    class C_0000081501090991960448["ice_aqc_query_node_to_root"]
    class C_0000081501090991960448 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_nodes : uint32_t
        +teid : uint32_t
    }
    class C_0000380207018493817928["ice_aqc_get_phy_caps"]
    class C_0000380207018493817928 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +lport_num : u8
        +param0 : uint16_t
        +reserved : u8
        +reserved1 : uint32_t
    }
    class C_0001368013193287202235["ice_aqc_get_phy_caps_data"]
    class C_0001368013193287202235 {
        +caps : u8
        +eee_cap : uint16_t
        +eeer_value : uint16_t
        +extended_compliance_code : u8
        +link_fec_options : u8
        +low_power_ctrl_an : u8
        +module_compliance_enforcement : u8
        +module_type : u8[3]
        +phy_fw_ver : u8[8]
        +phy_id_oui : u8[4]
        +phy_type_high : uint64_t
        +phy_type_low : uint64_t
        +qual_modules : &lpar;anonymous_foobar&rpar;
        +qualified_module_count : u8
        +rsvd2 : u8[7]
    }
    class C_0001636957167274928529["ice_aqc_get_phy_caps_data::&lpar;anonymous_8810347&rpar;"]
    class C_0001636957167274928529 {
        +rsvd3 : u8
        +rsvd4 : uint64_t
        +v_oui : u8[3]
        +v_part : u8[16]
        +v_rev : uint32_t
    }
    class C_0001256810131852194274["ice_aqc_set_phy_cfg"]
    class C_0001256810131852194274 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +lport_num : u8
        +reserved : u8[7]
    }
    class C_0000769731253418827330["ice_aqc_set_phy_cfg_data"]
    class C_0000769731253418827330 {
        +caps : u8
        +eee_cap : uint16_t
        +eeer_value : uint16_t
        +link_fec_opt : u8
        +low_power_ctrl_an : u8
        +module_compliance_enforcement : u8
        +phy_type_high : uint64_t
        +phy_type_low : uint64_t
    }
    class C_0000618315841771642590["ice_aqc_set_mac_cfg"]
    class C_0000618315841771642590 {
        +drop_opts : u8
        +fc_refresh_threshold : uint16_t
        +max_frame_size : uint16_t
        +params : u8
        +reserved : u8[7]
        +tx_tmr_priority : u8
        +tx_tmr_value : uint16_t
    }
    class C_0000776031452957092178["ice_aqc_restart_an"]
    class C_0000776031452957092178 {
        +cmd_flags : u8
        +lport_num : u8
        +reserved : u8
        +reserved2 : u8[13]
    }
    class C_0000176513984476680468["ice_aqc_get_link_status"]
    class C_0000176513984476680468 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_flags : uint16_t
        +lport_num : u8
        +reserved : u8
        +reserved2 : uint32_t
    }
    class C_0001930832034883452772["ice_aqc_get_link_status_data"]
    class C_0001930832034883452772 {
        +an_info : u8
        +cfg : u8
        +ext_info : u8
        +lb_status : u8
        +link_cfg_err : u8
        +link_info : u8
        +link_speed : uint16_t
        +max_frame_size : uint16_t
        +phy_type_high : uint64_t
        +phy_type_low : uint64_t
        +power_desc : u8
        +reserved3 : uint32_t
        +topo_media_conflict : u8
    }
    class C_0002101654440241790821["ice_aqc_set_event_mask"]
    class C_0002101654440241790821 {
        +event_mask : uint16_t
        +lport_num : u8
        +reserved : u8[7]
        +reserved1 : u8[6]
    }
    class C_0000483486760847363818["ice_aqc_set_mac_lb"]
    class C_0000483486760847363818 {
        +lb_mode : u8
        +reserved : u8[15]
    }
    class C_0000982395163253517306["ice_aqc_get_sensor_reading"]
    class C_0000982395163253517306 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +format : u8
        +reserved : u8[6]
        +sensor : u8
    }
    class C_0002014097182555820095["ice_aqc_get_sensor_reading_resp"]
    class C_0002014097182555820095 {
        +data : ice_aqc_get_sensor_reading_resp::&lpar;anonymous_8811980&rpar;
    }
    class C_0001621607720392262118["ice_aqc_get_sensor_reading_resp::&lpar;data&rpar;"]
    class C_0001621607720392262118 {
        +raw : u8[8]
        +s0f0 : ice_aqc_get_sensor_reading_resp::::&lpar;anonymous_8812043&rpar;
    }
    class C_0000322047757874296552["ice_aqc_get_sensor_reading_resp::&lpar;data&rpar;::&lpar;s0f0&rpar;"]
    class C_0000322047757874296552 {
        +reserved : u8[4]
        +temp : s8
        +temp_critical_threshold : u8
        +temp_fatal_threshold : u8
        +temp_warning_threshold : u8
    }
    class C_0002001008116381738644["ice_aqc_link_topo_params"]
    class C_0002001008116381738644 {
        +index : u8
        +lport_num : u8
        +lport_num_valid : u8
        +node_type_ctx : u8
    }
    class C_0002234627245886392588["ice_aqc_link_topo_addr"]
    class C_0002234627245886392588 {
        +handle : uint16_t
        +topo_params : struct ice_aqc_link_topo_params
    }
    class C_0001229144266258463828["ice_aqc_get_link_topo"]
    class C_0001229144266258463828 {
        +addr : struct ice_aqc_link_topo_addr
        +node_part_num : u8
        +rsvd : u8[9]
    }
    class C_0001793925264011711246["ice_aqc_get_link_topo_pin"]
    class C_0001793925264011711246 {
        +addr : struct ice_aqc_link_topo_addr
        +input_io_params : u8
        +output_io_flags : u8
        +output_io_params : u8
        +rsvd : u8[7]
    }
    class C_0000564450638141319274["ice_aqc_i2c"]
    class C_0000564450638141319274 {
        +i2c_addr : uint16_t
        +i2c_bus_addr : uint16_t
        +i2c_data : u8[4]
        +i2c_params : u8
        +rsvd : u8
        +topo_addr : struct ice_aqc_link_topo_addr
    }
    class C_0001986556586558944855["ice_aqc_read_i2c_resp"]
    class C_0001986556586558944855 {
        +i2c_data : u8[16]
    }
    class C_0000689461400031646562["ice_aqc_set_port_id_led"]
    class C_0000689461400031646562 {
        +ident_mode : u8
        +lport_num : u8
        +lport_num_valid : u8
        +rsvd : u8[13]
    }
    class C_0001372595319051124635["ice_aqc_gpio"]
    class C_0001372595319051124635 {
        +gpio_ctrl_handle : uint16_t
        +gpio_num : u8
        +gpio_val : u8
        +rsvd : u8[12]
    }
    class C_0001329386316693551673["ice_aqc_sff_eeprom"]
    class C_0001329386316693551673 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +eeprom_page : uint16_t
        +i2c_bus_addr : uint16_t
        +i2c_mem_addr : uint16_t
        +lport_num : u8
        +lport_num_valid : u8
    }
    class C_0000778463165134874605["ice_aqc_sw_gpio"]
    class C_0000778463165134874605 {
        +gpio_ctrl_handle : uint16_t
        +gpio_num : u8
        +gpio_params : u8
        +rsvd : u8[12]
    }
    class C_0000416045874464898367["ice_aqc_prog_topo_dev_nvm"]
    class C_0000416045874464898367 {
        +rsvd : u8[12]
        +topo_params : struct ice_aqc_link_topo_params
    }
    class C_0001061282955805854141["ice_aqc_read_topo_dev_nvm"]
    class C_0001061282955805854141 {
        +data_read : u8[8]
        +start_address : uint32_t
        +topo_params : struct ice_aqc_link_topo_params
    }
    class C_0000961144124654987638["ice_aqc_nvm"]
    class C_0000961144124654987638 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_flags : u8
        +length : uint16_t
        +module_typeid : uint16_t
        +offset_high : u8
        +offset_low : uint16_t
    }
    class C_0001911148211119448702["ice_aqc_nvm_tx_topo_user_sel"]
    class C_0001911148211119448702 {
        +data : u8
        +length : uint16_t
        +reserved : u8
    }
    class C_0000158865123535795994["ice_aqc_nvm_cfg"]
    class C_0000158865123535795994 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_flags : u8
        +count : uint16_t
        +id : uint16_t
        +reserved : u8
        +reserved1 : u8[2]
    }
    class C_0001228942036865830621["ice_aqc_nvm_cfg_data"]
    class C_0001228942036865830621 {
        +field_id : uint16_t
        +field_options : uint16_t
        +field_value : uint16_t
    }
    class C_0000489713437365612640["ice_aqc_nvm_checksum"]
    class C_0000489713437365612640 {
        +checksum : uint16_t
        +flags : u8
        +rsvd : u8
        +rsvd2 : u8[12]
    }
    class C_0002094116947858945502["ice_aqc_lldp_get_mib"]
    class C_0002094116947858945502 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +local_len : uint16_t
        +remote_len : uint16_t
        +reserved : u8[2]
        +state : u8
        +type : u8
    }
    class C_0000544092576415590632["ice_aqc_lldp_set_mib_change"]
    class C_0000544092576415590632 {
        +command : u8
        +reserved : u8[15]
    }
    class C_0001926452115374966372["ice_aqc_lldp_add_delete_tlv"]
    class C_0001926452115374966372 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +len : uint16_t
        +reserved1 : u8[1]
        +reserved2 : u8[4]
        +type : u8
    }
    class C_0000002225667804994834["ice_aqc_lldp_update_tlv"]
    class C_0000002225667804994834 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +new_len : uint16_t
        +new_offset : uint16_t
        +old_len : uint16_t
        +reserved : u8
        +type : u8
    }
    class C_0001376986363226169851["ice_aqc_lldp_stop"]
    class C_0001376986363226169851 {
        +command : u8
        +reserved : u8[15]
    }
    class C_0000124140503419444347["ice_aqc_lldp_start"]
    class C_0000124140503419444347 {
        +command : u8
        +reserved : u8[15]
    }
    class C_0000432633752622841988["ice_aqc_get_cee_dcb_cfg_resp"]
    class C_0000432633752622841988 {
        +oper_app_prio : uint16_t
        +oper_num_tc : u8
        +oper_pfc_en : u8
        +oper_prio_tc : u8[4]
        +oper_tc_bw : u8[8]
        +reserved : u8[12]
        +tlv_status : uint32_t
    }
    class C_0001094273401797479739["ice_aqc_lldp_set_local_mib"]
    class C_0001094273401797479739 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +length : uint16_t
        +reserved0 : u8
        +reserved1 : u8[4]
        +type : u8
    }
    class C_0001612004241309753207["ice_aqc_lldp_set_local_mib_resp"]
    class C_0001612004241309753207 {
        +reserved : u8[15]
        +status : u8
    }
    class C_0000898330535214550549["ice_aqc_lldp_stop_start_specific_agent"]
    class C_0000898330535214550549 {
        +command : u8
        +reserved : u8[15]
    }
    class C_0001544293570526604875["ice_aqc_lldp_filter_ctrl"]
    class C_0001544293570526604875 {
        +cmd_flags : u8
        +reserved1 : u8
        +reserved2 : u8[12]
        +vsi_num : uint16_t
    }
    class C_0000991830853383800691["ice_aqc_get_set_rss_key"]
    class C_0000991830853383800691 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : u8[6]
        +vsi_id : uint16_t
    }
    class C_0001106327262214131272["ice_aqc_get_set_rss_keys"]
    class C_0001106327262214131272 {
        +extended_hash_key : u8[12]
        +standard_rss_key : u8[40]
    }
    class C_0002239607001293507997["ice_aqc_get_set_rss_lut"]
    class C_0002239607001293507997 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +flags : uint16_t
        +reserved : uint32_t
        +vsi_id : uint16_t
    }
    class C_0001119537329161405374["ice_aqc_clear_fd_table"]
    class C_0001119537329161405374 {
        +clear_type : u8
        +reserved : u8[12]
        +rsvd : u8
        +vsi_index : uint16_t
    }
    class C_0002203940286422125467["ice_aqc_acl_alloc_table"]
    class C_0002203940286422125467 {
        +act_pairs_per_entry : u8
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : uint16_t
        +table_depth : uint16_t
        +table_type : u8
        +table_width : uint16_t
    }
    class C_0001196178719864612378["ice_aqc_acl_alloc_table_data"]
    class C_0001196178719864612378 {
        +alloc_ids : uint16_t[15]
    }
    class C_0001472758869122538834["ice_aqc_acl_tbl_actpair"]
    class C_0001472758869122538834 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +alloc_id : uint16_t
        +reserved : u8[6]
    }
    class C_0000102092509378350071["ice_aqc_acl_generic"]
    class C_0000102092509378350071 {
        +act_mem : u8[20]
        +alloc_id : uint16_t
        +first_entry : uint16_t
        +last_entry : uint16_t
        +ops : ice_aqc_acl_generic::&lpar;anonymous_8816821&rpar;
    }
    class C_0001892544765374614266["ice_aqc_acl_generic::&lpar;ops&rpar;"]
    class C_0001892544765374614266 {
        +act_pair : ice_aqc_acl_generic::::&lpar;anonymous_8816954&rpar;
        +table : ice_aqc_acl_generic::::&lpar;anonymous_8816860&rpar;
    }
    class C_0001599096592820571003["ice_aqc_acl_generic::&lpar;ops&rpar;::&lpar;table&rpar;"]
    class C_0001599096592820571003 {
        +first_tcam : u8
        +last_tcam : u8
    }
    class C_0000729488885209871811["ice_aqc_acl_generic::&lpar;ops&rpar;::&lpar;act_pair&rpar;"]
    class C_0000729488885209871811 {
        +reserved : uint16_t
    }
    class C_0001285120340143528431["ice_aqc_acl_alloc_scen"]
    class C_0001285120340143528431 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +ops : ice_aqc_acl_alloc_scen::&lpar;anonymous_8817178&rpar;
    }
    class C_0000805445092693960994["ice_aqc_acl_alloc_scen::&lpar;ops&rpar;"]
    class C_0000805445092693960994 {
        +cmd : ice_aqc_acl_alloc_scen::::&lpar;anonymous_8817218&rpar;
        +resp : ice_aqc_acl_alloc_scen::::&lpar;anonymous_8817310&rpar;
    }
    class C_0000878872412855606984["ice_aqc_acl_alloc_scen::&lpar;ops&rpar;::&lpar;cmd&rpar;"]
    class C_0000878872412855606984 {
        +reserved : u8[8]
    }
    class C_0000097997269969007432["ice_aqc_acl_alloc_scen::&lpar;ops&rpar;::&lpar;resp&rpar;"]
    class C_0000097997269969007432 {
        +reserved : u8[6]
        +scen_id : uint16_t
    }
    class C_0001318206950398443731["ice_aqc_acl_dealloc_scen"]
    class C_0001318206950398443731 {
        +reserved : u8[14]
        +scen_id : uint16_t
    }
    class C_0000283184836745210416["ice_aqc_acl_update_query_scen"]
    class C_0000283184836745210416 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : u8[6]
        +scen_id : uint16_t
    }
    class C_0001832443934598234854["ice_aqc_acl_scen"]
    class C_0001832443934598234854 {
        +act_mem_cfg : u8[20]
        +tcam_cfg : &lpar;anonymous_foobar&rpar;
    }
    class C_0001382307839904420084["ice_aqc_acl_scen::&lpar;anonymous_8817758&rpar;"]
    class C_0001382307839904420084 {
        +chnk_msk : u8
        +start_cmp_set : u8
        +tcam_select : u8[5]
    }
    class C_0002284678707176077737["ice_aqc_acl_alloc_counters"]
    class C_0002284678707176077737 {
        +bank_alloc : u8
        +counter_amount : u8
        +counters_type : u8
        +ops : ice_aqc_acl_alloc_counters::&lpar;anonymous_8818068&rpar;
        +reserved : u8
    }
    class C_0000670833890524833589["ice_aqc_acl_alloc_counters::&lpar;ops&rpar;"]
    class C_0000670833890524833589 {
        +cmd : ice_aqc_acl_alloc_counters::::&lpar;anonymous_8818108&rpar;
        +resp : ice_aqc_acl_alloc_counters::::&lpar;anonymous_8818200&rpar;
    }
    class C_0000717973320564030964["ice_aqc_acl_alloc_counters::&lpar;ops&rpar;::&lpar;cmd&rpar;"]
    class C_0000717973320564030964 {
        +reserved : u8[12]
    }
    class C_0000762850336916542996["ice_aqc_acl_alloc_counters::&lpar;ops&rpar;::&lpar;resp&rpar;"]
    class C_0000762850336916542996 {
        +first_counter : uint16_t
        +last_counter : uint16_t
        +rsvd : u8[8]
    }
    class C_0000067128881066557546["ice_aqc_acl_dealloc_counters"]
    class C_0000067128881066557546 {
        +bank_alloc : u8
        +counters_type : u8
        +first_counter : uint16_t
        +last_counter : uint16_t
        +reserved : u8[10]
    }
    class C_0001976854487006548341["ice_aqc_acl_dealloc_res"]
    class C_0001976854487006548341 {
        +reserved : u8[16]
    }
    class C_0001783244637447686535["ice_aqc_acl_actpair"]
    class C_0001783244637447686535 {
        +act_entry_index : uint16_t
        +act_mem_index : u8
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved : u8
        +reserved2 : uint32_t
    }
    class C_0001122960614137050736["ice_acl_act_entry"]
    class C_0001122960614137050736 {
        +mdid : u8
        +prio : u8
        +value : uint16_t
    }
    class C_0001374871399838956880["ice_aqc_actpair"]
    class C_0001374871399838956880 {
        +act : struct ice_acl_act_entry[2]
    }
    class C_0001945119880651513875["ice_aqc_acl_prof_generic_frmt"]
    class C_0001945119880651513875 {
        +byte_selection : u8[30]
        +dword_selection : u8[15]
        +pf_scenario_num : u8[8]
        +word_selection : u8[32]
    }
    class C_0001463082541834025523["ice_aqc_acl_profile"]
    class C_0001463082541834025523 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +profile_id : u8
        +reserved : u8[7]
    }
    class C_0000524252410451613784["ice_acl_rng_data"]
    class C_0000524252410451613784 {
        +high_boundary : uint16_t
        +low_boundary : uint16_t
        +mask : uint16_t
    }
    class C_0000671534863105366802["ice_aqc_acl_profile_ranges"]
    class C_0000671534863105366802 {
        +checker_cfg : struct ice_acl_rng_data[8]
    }
    class C_0001829258968792997712["ice_aqc_acl_entry"]
    class C_0001829258968792997712 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +entry_index : uint16_t
        +reserved : u8
        +reserved2 : uint32_t
        +tcam_index : u8
    }
    class C_0001719016935694721831["ice_aqc_acl_data"]
    class C_0001719016935694721831 {
        +entry_key : ice_aqc_acl_data::&lpar;anonymous_8819700&rpar;
        +entry_key_invert : ice_aqc_acl_data::&lpar;anonymous_8819700&rpar;
    }
    class C_0000723190358377124030["ice_aqc_acl_data::&lpar;entry_key_invert&rpar;"]
    class C_0000723190358377124030 {
        +reserved : u8[3]
        +val : u8[5]
    }
    class C_0001140907951463493263["ice_aqc_acl_query_counter"]
    class C_0001140907951463493263 {
        +counter_bank : u8
        +counter_index : uint16_t
        +ops : ice_aqc_acl_query_counter::&lpar;anonymous_8819920&rpar;
    }
    class C_0002007707289993927552["ice_aqc_acl_query_counter::&lpar;ops&rpar;"]
    class C_0002007707289993927552 {
        +cmd : ice_aqc_acl_query_counter::::&lpar;anonymous_8819960&rpar;
        +resp : ice_aqc_acl_query_counter::::&lpar;anonymous_8820052&rpar;
    }
    class C_0000925325025746572022["ice_aqc_acl_query_counter::&lpar;ops&rpar;::&lpar;cmd&rpar;"]
    class C_0000925325025746572022 {
        +reserved : u8[13]
    }
    class C_0001664143734908178948["ice_aqc_acl_query_counter::&lpar;ops&rpar;::&lpar;resp&rpar;"]
    class C_0001664143734908178948 {
        +reserved : u8[8]
        +val : u8[5]
    }
    class C_0001969158154163680003["ice_aqc_add_txqs"]
    class C_0001969158154163680003 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +num_qgrps : u8
        +reserved : u8[3]
        +reserved1 : uint32_t
    }
    class C_0000538511555412866347["ice_aqc_add_txqs_perq"]
    class C_0000538511555412866347 {
        +info : struct ice_aqc_txsched_elem
        +q_teid : uint32_t
        +rsvd : u8[2]
        +rsvd2 : u8[2]
        +txq_ctx : u8[22]
        +txq_id : uint16_t
    }
    class C_0000832098374064757100["ice_aqc_add_tx_qgrp"]
    class C_0000832098374064757100 {
        +num_txqs : u8
        +parent_teid : uint32_t
        +rsvd : u8[3]
        +txqs : struct ice_aqc_add_txqs_perq[]
    }
    class C_0000520533129376965192["ice_aqc_dis_txqs"]
    class C_0000520533129376965192 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +blocked_cgds : uint32_t
        +cmd_type : u8
        +num_entries : u8
        +vmvf_and_timeout : uint16_t
    }
    class C_0000038580347453181399["ice_aqc_dis_txq_item"]
    class C_0000038580347453181399 {
        +num_qs : u8
        +parent_teid : uint32_t
        +q_id : uint16_t[]
        +rsvd : u8
    }
    class C_0000696305688869607292["ice_aqc_txqs_cleanup"]
    class C_0000696305688869607292 {
        +caller_opc : uint16_t
        +cmd_tag : uint16_t
        +reserved : u8[12]
    }
    class C_0002213993515645678836["ice_aqc_move_txqs"]
    class C_0002213993515645678836 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +blocked_cgds : uint32_t
        +cmd_type : u8
        +num_qs : u8
        +rsvd : u8
        +timeout : u8
    }
    class C_0001331138359020243678["ice_aqc_move_txqs_elem"]
    class C_0001331138359020243678 {
        +q_cgd : u8
        +q_teid : uint32_t
        +rsvd : u8
        +txq_id : uint16_t
    }
    class C_0000711948805006185322["ice_aqc_move_txqs_data"]
    class C_0000711948805006185322 {
        +dest_teid : uint32_t
        +src_teid : uint32_t
        +txqs : struct ice_aqc_move_txqs_elem[]
    }
    class C_0001778156713936183424["ice_aqc_download_pkg"]
    class C_0001778156713936183424 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +flags : u8
        +reserved : u8[3]
        +reserved1 : uint32_t
    }
    class C_0000414828541740850360["ice_aqc_download_pkg_resp"]
    class C_0000414828541740850360 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +error_info : uint32_t
        +error_offset : uint32_t
    }
    class C_0000705237981217513047["ice_aqc_get_pkg_info_list"]
    class C_0000705237981217513047 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +reserved1 : uint32_t
        +reserved2 : uint32_t
    }
    class C_0000987481839169840665["ice_pkg_ver"]
    class C_0000987481839169840665 {
        +draft : u8
        +major : u8
        +minor : u8
        +update : u8
    }
    class C_0001587796072750013281["ice_aqc_get_pkg_info"]
    class C_0001587796072750013281 {
        +is_active : u8
        +is_active_at_boot : u8
        +is_in_nvm : u8
        +is_modified : u8
        +name : char[28]
        +track_id : uint32_t
        +ver : struct ice_pkg_ver
    }
    class C_0000810722980673432767["ice_aqc_get_pkg_info_resp"]
    class C_0000810722980673432767 {
        +count : uint32_t
        +pkg_info : struct ice_aqc_get_pkg_info[]
    }
    class C_0000292275995904268009["ice_aqc_driver_shared_params"]
    class C_0000292275995904268009 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +param_indx : u8
        +param_val : uint32_t
        +rsvd : u8[2]
        +set_or_get_op : u8
    }
    class C_0000422908695065071410["ice_aqc_driver_params"]
    class C_0000422908695065071410 {
        <<enumeration>>
        ICE_AQC_DRIVER_PARAM_CLK_IDX_TMR0
        ICE_AQC_DRIVER_PARAM_CLK_IDX_TMR1
        ICE_AQC_DRIVER_PARAM_MAX
    }
    class C_0001860381588283948802["ice_aqc_event_lan_overflow"]
    class C_0001860381588283948802 {
        +prtdcb_ruptq : uint32_t
        +qtx_ctl : uint32_t
        +reserved : u8[8]
    }
    class C_0001067242344425495219["ice_aqc_debug_dump_internals"]
    class C_0001067242344425495219 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cluster_id : u8
        +idx : uint32_t
        +reserved : u8
        +table_id : uint16_t
    }
    class C_0000953404312188910941["ice_aqc_set_health_status_config"]
    class C_0000953404312188910941 {
        +event_source : u8
        +reserved : u8[15]
    }
    class C_0000064321976177397399["ice_aqc_get_supported_health_status_codes"]
    class C_0000064321976177397399 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +health_code_count : uint16_t
        +reserved : u8[6]
    }
    class C_0000352750897690745665["ice_aqc_get_health_status"]
    class C_0000352750897690745665 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +health_status_count : uint16_t
        +reserved : u8[6]
    }
    class C_0002070840481283228131["ice_aqc_health_status_elem"]
    class C_0002070840481283228131 {
        +event_source : uint16_t
        +health_status_code : uint16_t
        +internal_data1 : uint32_t
        +internal_data2 : uint32_t
    }
    class C_0000733038429238191345["ice_aqc_clear_health_status"]
    class C_0000733038429238191345 {
        +reserved : uint32_t[4]
    }
    class C_0000837505537509249610["ice_aq_desc"]
    class C_0000837505537509249610 {
        +cookie_high : uint32_t
        +cookie_low : uint32_t
        +datalen : uint16_t
        +flags : uint16_t
        +opcode : uint16_t
        +params : ice_aq_desc::&lpar;anonymous_8823532&rpar;
        +retval : uint16_t
    }
    class C_0001672511740435776701["ice_aq_desc::&lpar;params&rpar;"]
    class C_0001672511740435776701 {
        +add_get_recipe : struct ice_aqc_add_get_recipe
        +add_txqs : struct ice_aqc_add_txqs
        +add_update_free_vsi_res : struct ice_aqc_add_update_free_vsi_resp
        +add_update_rule : struct ice_aqc_add_update_mir_rule
        +alloc_counters : struct ice_aqc_acl_alloc_counters
        +alloc_scen : struct ice_aqc_acl_alloc_scen
        +alloc_table : struct ice_aqc_acl_alloc_table
        +cfg_l2_node_cgd : struct ice_aqc_cfg_l2_node_cgd
        +clear_fd_table : struct ice_aqc_clear_fd_table
        +clear_health_status : struct ice_aqc_clear_health_status
        +clear_pxe : struct ice_aqc_clear_pxe
        +dealloc_counters : struct ice_aqc_acl_dealloc_counters
        +dealloc_res : struct ice_aqc_acl_dealloc_res
        +dealloc_scen : struct ice_aqc_acl_dealloc_scen
        +debug_dump : struct ice_aqc_debug_dump_internals
        +del_rule : struct ice_aqc_delete_mir_rule
        +dis_txqs : struct ice_aqc_dis_txqs
        +download_pkg : struct ice_aqc_download_pkg
        +driver_ver : struct ice_aqc_driver_ver
        +drv_shared_params : struct ice_aqc_driver_shared_params
        +generic : struct ice_aqc_generic
        +get_cap : struct ice_aqc_list_caps
        +get_health_status : struct ice_aqc_get_health_status
        +get_link_status : struct ice_aqc_get_link_status
        +get_link_topo : struct ice_aqc_get_link_topo
        +get_link_topo_pin : struct ice_aqc_get_link_topo_pin
        +get_phy : struct ice_aqc_get_phy_caps
        +get_pkg_info_list : struct ice_aqc_get_pkg_info_list
        +get_res : struct ice_aqc_get_res_alloc
        +get_res_desc : struct ice_aqc_get_allocd_res_desc
        +get_sensor_reading : struct ice_aqc_get_sensor_reading
        +get_sensor_reading_resp : struct ice_aqc_get_sensor_reading_resp
        +get_set_rss_key : struct ice_aqc_get_set_rss_key
        +get_set_rss_lut : struct ice_aqc_get_set_rss_lut
        +get_set_tx_topo : struct ice_aqc_get_set_tx_topo
        +get_supported_health_status_codes : struct ice_aqc_get_supported_health_status_codes
        +get_sw_conf : struct ice_aqc_get_sw_cfg
        +get_topo : struct ice_aqc_get_topo
        +get_ver : struct ice_aqc_get_ver
        +get_vsi_resp : struct ice_aqc_get_vsi_resp
        +lan_overflow : struct ice_aqc_event_lan_overflow
        +lldp_add_delete_tlv : struct ice_aqc_lldp_add_delete_tlv
        +lldp_agent_ctrl : struct ice_aqc_lldp_stop_start_specific_agent
        +lldp_filter_ctrl : struct ice_aqc_lldp_filter_ctrl
        +lldp_get_mib : struct ice_aqc_lldp_get_mib
        +lldp_set_event : struct ice_aqc_lldp_set_mib_change
        +lldp_set_mib : struct ice_aqc_lldp_set_local_mib
        +lldp_start : struct ice_aqc_lldp_start
        +lldp_stop : struct ice_aqc_lldp_stop
        +lldp_update_tlv : struct ice_aqc_lldp_update_tlv
        +mac_read : struct ice_aqc_manage_mac_read
        +mac_write : struct ice_aqc_manage_mac_write
        +move_txqs : struct ice_aqc_move_txqs
        +no_drop : struct ice_aqc_config_no_drop_policy
        +node_attr : struct ice_aqc_node_attr
        +nvm : struct ice_aqc_nvm
        +nvm_cfg : struct ice_aqc_nvm_cfg
        +nvm_checksum : struct ice_aqc_nvm_checksum
        +pfc_ignore : struct ice_aqc_pfc_ignore
        +port_ets : struct ice_aqc_query_port_ets
        +profile : struct ice_aqc_acl_profile
        +prog_topo_dev_nvm : struct ice_aqc_prog_topo_dev_nvm
        +program_query_actpair : struct ice_aqc_acl_actpair
        +program_query_entry : struct ice_aqc_acl_entry
        +q_shutdown : struct ice_aqc_q_shutdown
        +query_counter : struct ice_aqc_acl_query_counter
        +query_node_to_root : struct ice_aqc_query_node_to_root
        +query_sched_res : struct ice_aqc_query_txsched_res
        +raw : u8[16]
        +read_i2c_resp : struct ice_aqc_read_i2c_resp
        +read_topo_dev_nvm : struct ice_aqc_read_topo_dev_nvm
        +read_write_gpio : struct ice_aqc_gpio
        +read_write_i2c : struct ice_aqc_i2c
        +read_write_sff_param : struct ice_aqc_sff_eeprom
        +recipe_to_profile : struct ice_aqc_recipe_to_profile
        +res_owner : struct ice_aqc_req_res
        +restart_an : struct ice_aqc_restart_an
        +rl_profile : struct ice_aqc_rl_profile
        +sched_elem_cmd : struct ice_aqc_sched_elem_cmd
        +set_dcb_params : struct ice_aqc_set_dcb_params
        +set_event_mask : struct ice_aqc_set_event_mask
        +set_health_status_config : struct ice_aqc_set_health_status_config
        +set_mac_cfg : struct ice_aqc_set_mac_cfg
        +set_mac_lb : struct ice_aqc_set_mac_lb
        +set_phy : struct ice_aqc_set_phy_cfg
        +set_port_id_led : struct ice_aqc_set_port_id_led
        +set_port_params : struct ice_aqc_set_port_params
        +set_query_pfc_mode : struct ice_aqc_set_query_pfc_mode
        +storm_conf : struct ice_aqc_storm_cfg
        +sw_read_write_gpio : struct ice_aqc_sw_gpio
        +sw_res_ctrl : struct ice_aqc_alloc_free_res_cmd
        +sw_rules : struct ice_aqc_sw_rules
        +tbl_actpair : struct ice_aqc_acl_tbl_actpair
        +txqs_cleanup : struct ice_aqc_txqs_cleanup
        +update_query_scen : struct ice_aqc_acl_update_query_scen
        +vsi_cmd : struct ice_aqc_add_get_update_free_vsi
    }
    class C_0001134468512271578436["ice_aq_err"]
    class C_0001134468512271578436 {
        <<enumeration>>
        ICE_AQ_RC_OK
        ICE_AQ_RC_EPERM
        ICE_AQ_RC_ENOENT
        ICE_AQ_RC_ESRCH
        ICE_AQ_RC_EINTR
        ICE_AQ_RC_EIO
        ICE_AQ_RC_ENXIO
        ICE_AQ_RC_E2BIG
        ICE_AQ_RC_EAGAIN
        ICE_AQ_RC_ENOMEM
        ICE_AQ_RC_EACCES
        ICE_AQ_RC_EFAULT
        ICE_AQ_RC_EBUSY
        ICE_AQ_RC_EEXIST
        ICE_AQ_RC_EINVAL
        ICE_AQ_RC_ENOTTY
        ICE_AQ_RC_ENOSPC
        ICE_AQ_RC_ENOSYS
        ICE_AQ_RC_ERANGE
        ICE_AQ_RC_EFLUSHED
        ICE_AQ_RC_BAD_ADDR
        ICE_AQ_RC_EMODE
        ICE_AQ_RC_EFBIG
        ICE_AQ_RC_ESBCOMP
        ICE_AQ_RC_ENOSEC
        ICE_AQ_RC_EBADSIG
        ICE_AQ_RC_ESVN
        ICE_AQ_RC_EBADMAN
        ICE_AQ_RC_EBADBUF
        ICE_AQ_RC_EACCES_BMCU
    }
    class C_0001450065492297061334["ice_adminq_opc"]
    class C_0001450065492297061334 {
        <<enumeration>>
        ice_aqc_opc_get_ver
        ice_aqc_opc_driver_ver
        ice_aqc_opc_q_shutdown
        ice_aqc_opc_get_exp_err
        ice_aqc_opc_req_res
        ice_aqc_opc_release_res
        ice_aqc_opc_list_func_caps
        ice_aqc_opc_list_dev_caps
        ice_aqc_opc_manage_mac_read
        ice_aqc_opc_manage_mac_write
        ice_aqc_opc_clear_pxe_mode
        ice_aqc_opc_config_no_drop_policy
        ice_aqc_opc_get_sw_cfg
        ice_aqc_opc_set_port_params
        ice_aqc_opc_get_res_alloc
        ice_aqc_opc_alloc_res
        ice_aqc_opc_free_res
        ice_aqc_opc_get_allocd_res_desc
        ice_aqc_opc_set_vlan_mode_parameters
        ice_aqc_opc_get_vlan_mode_parameters
        ice_aqc_opc_add_vsi
        ice_aqc_opc_update_vsi
        ice_aqc_opc_get_vsi_params
        ice_aqc_opc_free_vsi
        ice_aqc_opc_add_update_mir_rule
        ice_aqc_opc_del_mir_rule
        ice_aqc_opc_set_storm_cfg
        ice_aqc_opc_get_storm_cfg
        ice_aqc_opc_add_recipe
        ice_aqc_opc_recipe_to_profile
        ice_aqc_opc_get_recipe
        ice_aqc_opc_get_recipe_to_profile
        ice_aqc_opc_add_sw_rules
        ice_aqc_opc_update_sw_rules
        ice_aqc_opc_remove_sw_rules
        ice_aqc_opc_get_sw_rules
        ice_aqc_opc_clear_pf_cfg
        ice_aqc_opc_pfc_ignore
        ice_aqc_opc_query_pfc_mode
        ice_aqc_opc_set_pfc_mode
        ice_aqc_opc_set_dcb_params
        ice_aqc_opc_get_dflt_topo
        ice_aqc_opc_add_sched_elems
        ice_aqc_opc_cfg_sched_elems
        ice_aqc_opc_get_sched_elems
        ice_aqc_opc_move_sched_elems
        ice_aqc_opc_suspend_sched_elems
        ice_aqc_opc_resume_sched_elems
        ice_aqc_opc_query_port_ets
        ice_aqc_opc_delete_sched_elems
        ice_aqc_opc_add_rl_profiles
        ice_aqc_opc_query_rl_profiles
        ice_aqc_opc_query_sched_res
        ice_aqc_opc_query_node_to_root
        ice_aqc_opc_cfg_l2_node_cgd
        ice_aqc_opc_remove_rl_profiles
        ice_aqc_opc_set_tx_topo
        ice_aqc_opc_get_tx_topo
        ice_aqc_opc_cfg_node_attr
        ice_aqc_opc_query_node_attr
        ice_aqc_opc_get_phy_caps
        ice_aqc_opc_set_phy_cfg
        ice_aqc_opc_set_mac_cfg
        ice_aqc_opc_restart_an
        ice_aqc_opc_get_link_status
        ice_aqc_opc_set_event_mask
        ice_aqc_opc_set_mac_lb
        ice_aqc_opc_get_sensor_reading
        ice_aqc_opc_get_link_topo
        ice_aqc_opc_get_link_topo_pin
        ice_aqc_opc_read_i2c
        ice_aqc_opc_write_i2c
        ice_aqc_opc_set_port_id_led
        ice_aqc_opc_get_port_options
        ice_aqc_opc_set_port_option
        ice_aqc_opc_set_gpio
        ice_aqc_opc_get_gpio
        ice_aqc_opc_sff_eeprom
        ice_aqc_opc_sw_set_gpio
        ice_aqc_opc_sw_get_gpio
        ice_aqc_opc_prog_topo_dev_nvm
        ice_aqc_opc_read_topo_dev_nvm
        ice_aqc_opc_nvm_read
        ice_aqc_opc_nvm_erase
        ice_aqc_opc_nvm_write
        ice_aqc_opc_nvm_cfg_read
        ice_aqc_opc_nvm_cfg_write
        ice_aqc_opc_nvm_checksum
        ice_aqc_opc_nvm_write_activate
        ice_aqc_opc_nvm_sr_dump
        ice_aqc_opc_nvm_save_factory_settings
        ice_aqc_opc_nvm_update_empr
        ice_aqc_opc_lldp_get_mib
        ice_aqc_opc_lldp_set_mib_change
        ice_aqc_opc_lldp_add_tlv
        ice_aqc_opc_lldp_update_tlv
        ice_aqc_opc_lldp_delete_tlv
        ice_aqc_opc_lldp_stop
        ice_aqc_opc_lldp_start
        ice_aqc_opc_get_cee_dcb_cfg
        ice_aqc_opc_lldp_set_local_mib
        ice_aqc_opc_lldp_stop_start_specific_agent
        ice_aqc_opc_lldp_filter_ctrl
        ice_execute_pending_lldp_mib
        ice_aqc_opc_set_rss_key
        ice_aqc_opc_set_rss_lut
        ice_aqc_opc_get_rss_key
        ice_aqc_opc_get_rss_lut
        ice_aqc_opc_clear_fd_table
        ice_aqc_opc_alloc_acl_tbl
        ice_aqc_opc_dealloc_acl_tbl
        ice_aqc_opc_alloc_acl_actpair
        ice_aqc_opc_dealloc_acl_actpair
        ice_aqc_opc_alloc_acl_scen
        ice_aqc_opc_dealloc_acl_scen
        ice_aqc_opc_alloc_acl_counters
        ice_aqc_opc_dealloc_acl_counters
        ice_aqc_opc_dealloc_acl_res
        ice_aqc_opc_update_acl_scen
        ice_aqc_opc_program_acl_actpair
        ice_aqc_opc_program_acl_prof_extraction
        ice_aqc_opc_program_acl_prof_ranges
        ice_aqc_opc_program_acl_entry
        ice_aqc_opc_query_acl_prof
        ice_aqc_opc_query_acl_prof_ranges
        ice_aqc_opc_query_acl_scen
        ice_aqc_opc_query_acl_entry
        ice_aqc_opc_query_acl_actpair
        ice_aqc_opc_query_acl_counter
        ice_aqc_opc_add_txqs
        ice_aqc_opc_dis_txqs
        ice_aqc_opc_txqs_cleanup
        ice_aqc_opc_move_recfg_txqs
        ice_aqc_opc_download_pkg
        ice_aqc_opc_upload_section
        ice_aqc_opc_update_pkg
        ice_aqc_opc_get_pkg_info_list
        ice_aqc_opc_driver_shared_params
        ice_aqc_opc_event_lan_overflow
        ice_aqc_opc_debug_dump_internals
        ice_aqc_opc_set_health_status_config
        ice_aqc_opc_get_supported_health_status_codes
        ice_aqc_opc_get_health_status
        ice_aqc_opc_clear_health_status
    }
    class C_0001085865809772923107["ice_ctl_q"]
    class C_0001085865809772923107 {
        <<enumeration>>
        ICE_CTL_Q_UNKNOWN
        ICE_CTL_Q_ADMIN
        ICE_CTL_Q_MAILBOX
        ICE_CTL_Q_SB
    }
    class C_0001745033153510019745["ice_ctl_q_ring"]
    class C_0001745033153510019745 {
        +bah : u32
        +bal : u32
        +cmd_buf : void *
        +count : u16
        +desc_buf : struct ice_dma_mem
        +dma_head : void *
        +head : u32
        +head_mask : u32
        +len : u32
        +len_crit_mask : u32
        +len_ena_mask : u32
        +len_mask : u32
        +next_to_clean : u16
        +next_to_use : u16
        +r : ice_ctl_q_ring::&lpar;anonymous_8829794&rpar;
        +tail : u32
    }
    class C_0001045308011870969253["ice_ctl_q_ring::&lpar;r&rpar;"]
    class C_0001045308011870969253 {
        +rq_bi : struct ice_dma_mem *
        +sq_bi : struct ice_dma_mem *
    }
    class C_0001922500386180043073["ice_sq_cd"]
    class C_0001922500386180043073 {
        +wb_desc : struct ice_aq_desc *
    }
    class C_0002079458742238232412["ice_rq_event_info"]
    class C_0002079458742238232412 {
        +buf_len : u16
        +desc : struct ice_aq_desc
        +msg_buf : u8 *
        +msg_len : u16
    }
    class C_0001350571435028425590["ice_ctl_q_info"]
    class C_0001350571435028425590 {
        +num_rq_entries : u16
        +num_sq_entries : u16
        +qtype : enum ice_ctl_q
        +rq : struct ice_ctl_q_ring
        +rq_buf_size : u16
        +rq_lock : struct ice_lock
        +sq : struct ice_ctl_q_ring
        +sq_buf_size : u16
        +sq_cmd_timeout : u32
        +sq_last_status : enum ice_aq_err
        +sq_lock : struct ice_lock
    }
    class C_0001552071090937885291["ice_fv_word"]
    class C_0001552071090937885291 {
        +off : u16
        +prot_id : u8
        +resvrd : u8
    }
    class C_0001501876278696897167["ice_fv"]
    class C_0001501876278696897167 {
        +ew : struct ice_fv_word[48]
    }
    class C_0001048035135329578005["ice_ptype_attrib_type"]
    class C_0001048035135329578005 {
        <<enumeration>>
        ICE_PTYPE_ATTR_GTP_PDU_EH
        ICE_PTYPE_ATTR_GTP_SESSION
        ICE_PTYPE_ATTR_GTP_DOWNLINK
        ICE_PTYPE_ATTR_GTP_UPLINK
    }
    class C_0000225755754155496043["ice_ptype_attrib_info"]
    class C_0000225755754155496043 {
        +flags : u16
        +mask : u16
    }
    class C_0001747027849038446768["ice_ptype_attributes"]
    class C_0001747027849038446768 {
        +attrib : enum ice_ptype_attrib_type
        +ptype : u16
    }
    class C_0000520146531176787444["ice_meta_sect"]
    class C_0000520146531176787444 {
        +name : char[28]
        +track_id : uint32_t
        +ver : struct ice_pkg_ver
    }
    class C_0000562368777311829636["ice_flex_fields"]
    class C_0000562368777311829636 {
        +fields : ice_flex_fields::&lpar;anonymous_8831230&rpar;
    }
    class C_0001613025291997167429["ice_flex_fields::&lpar;fields&rpar;"]
    class C_0001613025291997167429 {
        +ip_esp_fields : ice_flex_fields::::&lpar;anonymous_8831592&rpar;
        +ip_fields : ice_flex_fields::::&lpar;anonymous_8831270&rpar;
        +ip_tcp_udp_fields : ice_flex_fields::::&lpar;anonymous_8831472&rpar;
        +off_len : ice_flex_fields::::&lpar;anonymous_8831712&rpar;
        +tcp_udp_fields : ice_flex_fields::::&lpar;anonymous_8831378&rpar;
    }
    class C_0000636780724480368728["ice_flex_fields::&lpar;fields&rpar;::&lpar;ip_fields&rpar;"]
    class C_0000636780724480368728 {
        +dst_ip : u8
        +flow_label : u8
        +src_ip : u8
    }
    class C_0001434904764078756147["ice_flex_fields::&lpar;fields&rpar;::&lpar;tcp_udp_fields&rpar;"]
    class C_0001434904764078756147 {
        +dst_prt : u8
        +src_prt : u8
    }
    class C_0000473036493645127395["ice_flex_fields::&lpar;fields&rpar;::&lpar;ip_tcp_udp_fields&rpar;"]
    class C_0000473036493645127395 {
        +dst_ip : u8
        +dst_prt : u8
        +src_ip : u8
        +src_prt : u8
    }
    class C_0001917527128790227432["ice_flex_fields::&lpar;fields&rpar;::&lpar;ip_esp_fields&rpar;"]
    class C_0001917527128790227432 {
        +dst_prt : u8
        +flow_label : u8
        +spi : u8
        +src_prt : u8
    }
    class C_0001189867610720814162["ice_flex_fields::&lpar;fields&rpar;::&lpar;off_len&rpar;"]
    class C_0001189867610720814162 {
        +length : u32
        +offset : u32
    }
    class C_0000052441715659998327["ice_label"]
    class C_0000052441715659998327 {
        +name : char[64]
        +value : uint16_t
    }
    class C_0001008380346097910187["ice_label_section"]
    class C_0001008380346097910187 {
        +count : uint16_t
        +label : struct ice_label[]
    }
    class C_0001102929685105717021["ice_sw_fv_section"]
    class C_0001102929685105717021 {
        +base_offset : uint16_t
        +count : uint16_t
        +fv : struct ice_fv[]
    }
    class C_0000563087935621572466["ice_sw_fv_list_entry"]
    class C_0000563087935621572466 {
        +fv_ptr : struct ice_fv *
        +list_entry : struct ice_list_entry
        +profile_id : u32
    }
    class C_0002258386457499461137["ice_boost_key_value"]
    class C_0002258386457499461137 {
        +hv_dst_port_key : uint16_t
        +hv_src_port_key : uint16_t
        +remaining_hv_key : u8[15]
        +tcam_search_key : u8
    }
    class C_0000162536812958425424["ice_boost_key"]
    class C_0000162536812958425424 {
        +key : struct ice_boost_key_value
        +key2 : struct ice_boost_key_value
    }
    class C_0000308623317186399630["ice_boost_tcam_entry"]
    class C_0000308623317186399630 {
        +addr : uint16_t
        +bit_fields : u8[43]
        +boost_hit_index_group : u8
        +key : struct ice_boost_key
        +reserved : uint16_t
    }
    class C_0000140730384458663782["ice_boost_tcam_section"]
    class C_0000140730384458663782 {
        +count : uint16_t
        +reserved : uint16_t
        +tcam : struct ice_boost_tcam_entry[]
    }
    class C_0000415409970298992475["ice_xlt1_section"]
    class C_0000415409970298992475 {
        +count : uint16_t
        +offset : uint16_t
        +value : u8[]
    }
    class C_0001285916425402220665["ice_xlt2_section"]
    class C_0001285916425402220665 {
        +count : uint16_t
        +offset : uint16_t
        +value : uint16_t[]
    }
    class C_0001151183590098562197["ice_prof_redir_section"]
    class C_0001151183590098562197 {
        +count : uint16_t
        +offset : uint16_t
        +redir_value : u8[]
    }
    class C_0001110953560139328867["ice_tunnel_type"]
    class C_0001110953560139328867 {
        <<enumeration>>
        TNL_VXLAN
        TNL_GENEVE
        TNL_GRETAP
        TNL_GTP
        TNL_GTPC
        TNL_GTPU
        TNL_ECPRI
        TNL_LAST
        TNL_ALL
    }
    class C_0002062310818622107524["ice_tunnel_type_scan"]
    class C_0002062310818622107524 {
        +label_prefix : const char *
        +type : enum ice_tunnel_type
    }
    class C_0001706445130833403705["ice_tunnel_entry"]
    class C_0001706445130833403705 {
        +boost_addr : u16
        +boost_entry : struct ice_boost_tcam_entry *
        +in_use : u8
        +marked : u8
        +port : u16
        +ref : u16
        +type : enum ice_tunnel_type
        +valid : u8
    }
    class C_0000458426285106765104["ice_tunnel_table"]
    class C_0000458426285106765104 {
        +count : u16
        +tbl : struct ice_tunnel_entry[16]
    }
    class C_0000978877213684829911["ice_dvm_entry"]
    class C_0000978877213684829911 {
        +boost_addr : u16
        +boost_entry : struct ice_boost_tcam_entry *
        +enable : u16
    }
    class C_0000896834373044125335["ice_dvm_table"]
    class C_0000896834373044125335 {
        +count : u16
        +tbl : struct ice_dvm_entry[48]
    }
    class C_0000805828440624336011["ice_pkg_es"]
    class C_0000805828440624336011 {
        +count : uint16_t
        +es : struct ice_fv_word[]
        +offset : uint16_t
    }
    class C_0000707723908259595510["ice_es"]
    class C_0000707723908259595510 {
        +count : u16
        +fvw : u16
        +mask_ena : u32 *
        +prof_map : struct ice_list_head
        +prof_map_lock : struct ice_lock
        +ref_count : u16 *
        +reverse : u8
        +sid : u32
        +t : struct ice_fv_word *
        +written : u8 *
    }
    class C_0000494573114591275462["ice_ptg_entry"]
    class C_0000494573114591275462 {
        +first_ptype : struct ice_ptg_ptype *
        +in_use : u8
    }
    class C_0000720717683319598376["ice_ptg_ptype"]
    class C_0000720717683319598376 {
        +next_ptype : struct ice_ptg_ptype *
        +ptg : u8
    }
    class C_0002113728467873590745["ice_prof_map"]
    class C_0002113728467873590745 {
        +attr : struct ice_ptype_attrib_info[64]
        +context : u64
        +list : struct ice_list_entry
        +prof_id : u8
        +profile_cookie : u64
        +ptg : u8[64]
        +ptg_cnt : u8
    }
    class C_0002151001104616388438["ice_tcam_inf"]
    class C_0002151001104616388438 {
        +attr : struct ice_ptype_attrib_info
        +in_use : u8
        +prof_id : u8
        +ptg : u8
        +tcam_idx : u16
    }
    class C_0001415402388743785843["ice_vsig_prof"]
    class C_0001415402388743785843 {
        +list : struct ice_list_entry
        +prof_id : u8
        +profile_cookie : u64
        +tcam : struct ice_tcam_inf[64]
        +tcam_count : u8
    }
    class C_0000162518421733237520["ice_vsig_entry"]
    class C_0000162518421733237520 {
        +first_vsi : struct ice_vsig_vsi *
        +in_use : u8
        +prop_lst : struct ice_list_head
    }
    class C_0000991097963124817482["ice_vsig_vsi"]
    class C_0000991097963124817482 {
        +changed : u16
        +next_vsi : struct ice_vsig_vsi *
        +prop_mask : u32
        +vsig : u16
    }
    class C_0001561931426976974171["ice_xlt1"]
    class C_0001561931426976974171 {
        +count : u16
        +ptg_tbl : struct ice_ptg_entry *
        +ptypes : struct ice_ptg_ptype *
        +sid : u32
        +t : u8 *
    }
    class C_0000809580227472554973["ice_xlt2"]
    class C_0000809580227472554973 {
        +count : u16
        +sid : u32
        +t : u16 *
        +vsig_tbl : struct ice_vsig_entry *
        +vsis : struct ice_vsig_vsi *
    }
    class C_0001210599891186674006["ice_match_fld"]
    class C_0001210599891186674006 {
        +fld : ice_match_fld::&lpar;anonymous_8835932&rpar;
        +val : u32
    }
    class C_0001327787503920104481["ice_match_fld::&lpar;fld&rpar;"]
    class C_0001327787503920104481 {
        +length : u8
        +offset : u8
        +prot_id : u8
        +reserved : u8
    }
    class C_0000252595196071433112["ice_match"]
    class C_0000252595196071433112 {
        +count : u8
        +list : union ice_match_fld[20]
    }
    class C_0000340102017795623300["ice_prof_id_key"]
    class C_0000340102017795623300 {
        +flags : uint16_t
        +xlt1 : u8
        +xlt2_cdid : uint16_t
    }
    class C_0001683085557098340786["ice_prof_tcam_entry"]
    class C_0001683085557098340786 {
        +addr : uint16_t
        +key : u8[10]
        +prof_id : u8
    }
    class C_0001173095417146487946["ice_prof_id_section"]
    class C_0001173095417146487946 {
        +count : uint16_t
        +entry : struct ice_prof_tcam_entry[]
    }
    class C_0000743645402890787426["ice_prof_tcam"]
    class C_0000743645402890787426 {
        +cdid_bits : u8
        +count : u16
        +max_prof_id : u16
        +sid : u32
        +t : struct ice_prof_tcam_entry *
    }
    class C_0001579954174441356891["ice_prof_redir"]
    class C_0001579954174441356891 {
        +count : u16
        +sid : u32
        +t : u8 *
    }
    class C_0001512638844172460512["ice_mask"]
    class C_0001512638844172460512 {
        +idx : u16
        +in_use : u8
        +mask : u16
        +ref : u16
    }
    class C_0001145875220891575345["ice_masks"]
    class C_0001145875220891575345 {
        +count : u16
        +first : u16
        +lock : struct ice_lock
        +masks : struct ice_mask[32]
    }
    class C_0000482356008694636994["ice_blk_info"]
    class C_0000482356008694636994 {
        +es : struct ice_es
        +is_list_init : u8
        +masks : struct ice_masks
        +overwrite : u8
        +prof : struct ice_prof_tcam
        +prof_redir : struct ice_prof_redir
        +xlt1 : struct ice_xlt1
        +xlt2 : struct ice_xlt2
    }
    class C_0001498994998371303961["ice_chg_type"]
    class C_0001498994998371303961 {
        <<enumeration>>
        ICE_TCAM_NONE
        ICE_PTG_ES_ADD
        ICE_TCAM_ADD
        ICE_VSIG_ADD
        ICE_VSIG_REM
        ICE_VSI_MOVE
    }
    class C_0001924587489140858253["ice_chs_chg"]
    class C_0001924587489140858253 {
        +add_prof : u8
        +add_ptg : u8
        +add_tcam_idx : u8
        +add_vsig : u8
        +attr : struct ice_ptype_attrib_info
        +list_entry : struct ice_list_entry
        +orig_vsig : u16
        +prof_id : u8
        +ptg : u8
        +ptype : u16
        +tcam_idx : u16
        +type : enum ice_chg_type
        +vsi : u16
        +vsig : u16
    }
    class C_0000347150235765769260["ice_prof_type"]
    class C_0000347150235765769260 {
        <<enumeration>>
        ICE_PROF_INVALID
        ICE_PROF_NON_TUN
        ICE_PROF_TUN_UDP
        ICE_PROF_TUN_GRE
        ICE_PROF_TUN_GTPU
        ICE_PROF_TUN_GTPC
        ICE_PROF_TUN_PPPOE
        ICE_PROF_TUN_ALL
        ICE_PROF_ALL
    }
    class C_0002103062666387169957["ice_meta_init_entry"]
    class C_0002103062666387169957 {
        +bm : uint32_t[6]
    }
    class C_0000143001579783973578["ice_meta_init_section"]
    class C_0000143001579783973578 {
        +count : uint16_t
        +entry : struct ice_meta_init_entry[1]
        +offset : uint16_t
    }
    class C_0000490921518477078806["ice_protocol_type"]
    class C_0000490921518477078806 {
        <<enumeration>>
        ICE_MAC_OFOS
        ICE_MAC_IL
        ICE_ETYPE_OL
        ICE_ETYPE_IL
        ICE_VLAN_OFOS
        ICE_IPV4_OFOS
        ICE_IPV4_IL
        ICE_IPV6_OFOS
        ICE_IPV6_IL
        ICE_TCP_IL
        ICE_UDP_OF
        ICE_UDP_ILOS
        ICE_SCTP_IL
        ICE_VXLAN
        ICE_GENEVE
        ICE_VXLAN_GPE
        ICE_NVGRE
        ICE_GTP
        ICE_GTP_NO_PAY
        ICE_PPPOE
        ICE_PFCP
        ICE_L2TPV3
        ICE_ESP
        ICE_AH
        ICE_NAT_T
        ICE_VLAN_EX
        ICE_VLAN_IN
        ICE_FLG_DIR
        ICE_PROTOCOL_LAST
    }
    class C_0000753197438887035766["ice_sw_tunnel_type"]
    class C_0000753197438887035766 {
        <<enumeration>>
        ICE_NON_TUN
        ICE_SW_TUN_AND_NON_TUN
        ICE_SW_TUN_VXLAN_GPE
        ICE_SW_TUN_GENEVE
        ICE_SW_TUN_GENEVE_VLAN
        ICE_SW_TUN_VXLAN
        ICE_SW_TUN_VXLAN_VLAN
        ICE_SW_TUN_NVGRE
        ICE_SW_TUN_UDP
        ICE_SW_IPV4_TCP
        ICE_SW_IPV4_UDP
        ICE_SW_IPV6_TCP
        ICE_SW_IPV6_UDP
        ICE_SW_TUN_GTP
        ICE_SW_TUN_IPV4_GTPU_NO_PAY
        ICE_SW_TUN_IPV6_GTPU_NO_PAY
        ICE_SW_TUN_IPV4_GTPU_EH_IPV4
        ICE_SW_TUN_IPV4_GTPU_IPV4_UDP
        ICE_SW_TUN_IPV4_GTPU_EH_IPV4_UDP
        ICE_SW_TUN_IPV4_GTPU_IPV4_TCP
        ICE_SW_TUN_IPV4_GTPU_EH_IPV4_TCP
        ICE_SW_TUN_IPV4_GTPU_EH_IPV6
        ICE_SW_TUN_IPV4_GTPU_IPV6_UDP
        ICE_SW_TUN_IPV4_GTPU_EH_IPV6_UDP
        ICE_SW_TUN_IPV4_GTPU_IPV6_TCP
        ICE_SW_TUN_IPV4_GTPU_EH_IPV6_TCP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV4
        ICE_SW_TUN_IPV6_GTPU_IPV4_UDP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV4_UDP
        ICE_SW_TUN_IPV6_GTPU_IPV4_TCP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV4_TCP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV6
        ICE_SW_TUN_IPV6_GTPU_IPV6_UDP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV6_UDP
        ICE_SW_TUN_IPV6_GTPU_IPV6_TCP
        ICE_SW_TUN_IPV6_GTPU_EH_IPV6_TCP
        ICE_SW_TUN_PPPOE
        ICE_SW_TUN_PPPOE_PAY
        ICE_SW_TUN_PPPOE_IPV4
        ICE_SW_TUN_PPPOE_IPV4_TCP
        ICE_SW_TUN_PPPOE_IPV4_UDP
        ICE_SW_TUN_PPPOE_IPV6
        ICE_SW_TUN_PPPOE_IPV6_TCP
        ICE_SW_TUN_PPPOE_IPV6_UDP
        ICE_SW_TUN_IPV4_ESP
        ICE_SW_TUN_IPV6_ESP
        ICE_SW_TUN_IPV4_AH
        ICE_SW_TUN_IPV6_AH
        ICE_SW_TUN_IPV4_NAT_T
        ICE_SW_TUN_IPV6_NAT_T
        ICE_SW_TUN_IPV4_L2TPV3
        ICE_SW_TUN_IPV6_L2TPV3
        ICE_SW_TUN_PROFID_IPV6_ESP
        ICE_SW_TUN_PROFID_IPV6_AH
        ICE_SW_TUN_PROFID_MAC_IPV6_L2TPV3
        ICE_SW_TUN_PROFID_IPV6_NAT_T
        ICE_SW_TUN_PROFID_IPV4_PFCP_NODE
        ICE_SW_TUN_PROFID_IPV4_PFCP_SESSION
        ICE_SW_TUN_PROFID_IPV6_PFCP_NODE
        ICE_SW_TUN_PROFID_IPV6_PFCP_SESSION
        ICE_SW_TUN_AND_NON_TUN_QINQ
        ICE_NON_TUN_QINQ
        ICE_SW_TUN_PPPOE_QINQ
        ICE_SW_TUN_PPPOE_PAY_QINQ
        ICE_SW_TUN_PPPOE_IPV4_QINQ
        ICE_SW_TUN_PPPOE_IPV6_QINQ
        ICE_SW_TUN_IPV4_GTPU_IPV4
        ICE_SW_TUN_IPV4_GTPU_IPV6
        ICE_SW_TUN_IPV6_GTPU_IPV4
        ICE_SW_TUN_IPV6_GTPU_IPV6
        ICE_SW_TUN_GTP_IPV4
        ICE_SW_TUN_GTP_IPV6
        ICE_ALL_TUNNELS
    }
    class C_0001563564048434768219["ice_prot_id"]
    class C_0001563564048434768219 {
        <<enumeration>>
        ICE_PROT_ID_INVAL
        ICE_PROT_MAC_OF_OR_S
        ICE_PROT_MAC_O2
        ICE_PROT_MAC_IL
        ICE_PROT_MAC_IN_MAC
        ICE_PROT_ETYPE_OL
        ICE_PROT_ETYPE_IL
        ICE_PROT_PAY
        ICE_PROT_EVLAN_O
        ICE_PROT_VLAN_O
        ICE_PROT_VLAN_IF
        ICE_PROT_MPLS_OL_MINUS_1
        ICE_PROT_MPLS_OL_OR_OS
        ICE_PROT_MPLS_IL
        ICE_PROT_IPV4_OF_OR_S
        ICE_PROT_IPV4_IL
        ICE_PROT_IPV4_IL_IL
        ICE_PROT_IPV6_OF_OR_S
        ICE_PROT_IPV6_IL
        ICE_PROT_IPV6_IL_IL
        ICE_PROT_IPV6_NEXT_PROTO
        ICE_PROT_IPV6_FRAG
        ICE_PROT_TCP_IL
        ICE_PROT_UDP_OF
        ICE_PROT_UDP_IL_OR_S
        ICE_PROT_GRE_OF
        ICE_PROT_NSH_F
        ICE_PROT_ESP_F
        ICE_PROT_ESP_2
        ICE_PROT_SCTP_IL
        ICE_PROT_ICMP_IL
        ICE_PROT_ICMPV6_IL
        ICE_PROT_VRRP_F
        ICE_PROT_OSPF
        ICE_PROT_PPPOE
        ICE_PROT_L2TPV3
        ICE_PROT_ECPRI
        ICE_PROT_PPP
        ICE_PROT_ATAOE_OF
        ICE_PROT_CTRL_OF
        ICE_PROT_LLDP_OF
        ICE_PROT_ARP_OF
        ICE_PROT_EAPOL_OF
        ICE_PROT_META_ID
        ICE_PROT_INVALID
    }
    class C_0002011706385503574833["ice_protocol_entry"]
    class C_0002011706385503574833 {
        +protocol_id : u8
        +type : enum ice_protocol_type
    }
    class C_0001469875938688426951["ice_ether_hdr"]
    class C_0001469875938688426951 {
        +dst_addr : u8[6]
        +src_addr : u8[6]
    }
    class C_0000314088049068327767["ice_ethtype_hdr"]
    class C_0000314088049068327767 {
        +ethtype_id : uint16_t
    }
    class C_0000524664922929312012["ice_ether_vlan_hdr"]
    class C_0000524664922929312012 {
        +dst_addr : u8[6]
        +src_addr : u8[6]
        +vlan_id : uint32_t
    }
    class C_0001920076458541073773["ice_vlan_hdr"]
    class C_0001920076458541073773 {
        +type : uint16_t
        +vlan : uint16_t
    }
    class C_0000372687981154215229["ice_ipv4_hdr"]
    class C_0000372687981154215229 {
        +check : uint16_t
        +dst_addr : uint32_t
        +frag_off : uint16_t
        +id : uint16_t
        +protocol : u8
        +src_addr : uint32_t
        +time_to_live : u8
        +tos : u8
        +total_length : uint16_t
        +version : u8
    }
    class C_0001009377942448853760["ice_le_ver_tc_flow"]
    class C_0001009377942448853760 {
        +u : ice_le_ver_tc_flow::&lpar;anonymous_8841284&rpar;
    }
    class C_0002171464739434325250["ice_le_ver_tc_flow::&lpar;u&rpar;"]
    class C_0002171464739434325250 {
        +fld : ice_le_ver_tc_flow::::&lpar;anonymous_8841324&rpar;
        +val : u32
    }
    class C_0000514408216689103009["ice_le_ver_tc_flow::&lpar;u&rpar;::&lpar;fld&rpar;"]
    class C_0000514408216689103009 {
        +flow_label : u32
        +tc : u32
        +version : u32
    }
    class C_0001508540722645843044["ice_ipv6_hdr"]
    class C_0001508540722645843044 {
        +be_ver_tc_flow : uint32_t
        +dst_addr : u8[16]
        +hop_limit : u8
        +next_hdr : u8
        +payload_len : uint16_t
        +src_addr : u8[16]
    }
    class C_0000280829963304068315["ice_sctp_hdr"]
    class C_0000280829963304068315 {
        +check : uint32_t
        +dst_port : uint16_t
        +src_port : uint16_t
        +verification_tag : uint32_t
    }
    class C_0002226914443625857914["ice_l4_hdr"]
    class C_0002226914443625857914 {
        +check : uint16_t
        +dst_port : uint16_t
        +len : uint16_t
        +src_port : uint16_t
    }
    class C_0000496186566801174132["ice_udp_tnl_hdr"]
    class C_0000496186566801174132 {
        +field : uint16_t
        +proto_type : uint16_t
        +vni : uint32_t
    }
    class C_0001342839943273105740["ice_udp_gtp_hdr"]
    class C_0001342839943273105740 {
        +flags : u8
        +msg_type : u8
        +pdu_type : u8
        +qfi : u8
        +rsrvd_len : uint16_t
        +rsrvd_n_pdu_nbr : u8
        +rsrvd_next_ext : u8
        +rsrvd_seq_nbr : uint16_t
        +rsvrd : u8
        +rsvrd_ext_len : u8
        +teid : uint32_t
    }
    class C_0000399807619658455891["ice_pppoe_hdr"]
    class C_0000399807619658455891 {
        +length : uint16_t
        +ppp_prot_id : uint16_t
        +rsrvd_code : u8
        +rsrvd_ver_type : u8
        +session_id : uint16_t
    }
    class C_0000362949010556287864["ice_pfcp_hdr"]
    class C_0000362949010556287864 {
        +flags : u8
        +length : uint16_t
        +msg_type : u8
        +seid : uint64_t
        +seq : uint32_t
        +spare : u8
    }
    class C_0000875002030300312869["ice_l2tpv3_sess_hdr"]
    class C_0000875002030300312869 {
        +cookie : uint64_t
        +session_id : uint32_t
    }
    class C_0000105415669811337885["ice_esp_hdr"]
    class C_0000105415669811337885 {
        +seq : uint32_t
        +spi : uint32_t
    }
    class C_0000371602219696992539["ice_ah_hdr"]
    class C_0000371602219696992539 {
        +next_hdr : u8
        +paylen : u8
        +rsrvd : uint16_t
        +seq : uint32_t
        +spi : uint32_t
    }
    class C_0001329467029463487324["ice_nat_t_hdr"]
    class C_0001329467029463487324 {
        +esp : struct ice_esp_hdr
    }
    class C_0001057938000600064933["ice_nvgre"]
    class C_0001057938000600064933 {
        +flags : uint16_t
        +protocol : uint16_t
        +tni_flow : uint32_t
    }
    class C_0001918831572641611009["ice_prot_hdr"]
    class C_0001918831572641611009 {
        +ah_hdr : struct ice_ah_hdr
        +esp_hdr : struct ice_esp_hdr
        +eth_hdr : struct ice_ether_hdr
        +ethertype : struct ice_ethtype_hdr
        +gtp_hdr : struct ice_udp_gtp_hdr
        +ipv4_hdr : struct ice_ipv4_hdr
        +ipv6_hdr : struct ice_ipv6_hdr
        +l2tpv3_sess_hdr : struct ice_l2tpv3_sess_hdr
        +l4_hdr : struct ice_l4_hdr
        +nat_t_hdr : struct ice_nat_t_hdr
        +nvgre_hdr : struct ice_nvgre
        +pfcp_hdr : struct ice_pfcp_hdr
        +pppoe_hdr : struct ice_pppoe_hdr
        +sctp_hdr : struct ice_sctp_hdr
        +tnl_hdr : struct ice_udp_tnl_hdr
        +vlan_hdr : struct ice_vlan_hdr
    }
    class C_0001652461563305369075["ice_prot_ext_tbl_entry"]
    class C_0001652461563305369075 {
        +offs : u8[40]
        +prot_type : enum ice_protocol_type
    }
    class C_0000136692962366931840["ice_prot_lkup_ext"]
    class C_0000136692962366931840 {
        +done : ice_bitmap_t[1]
        +field_mask : u16[20]
        +field_off : u16[20]
        +fv_words : struct ice_fv_word[20]
        +n_val_words : u8
        +prot_type : u16
    }
    class C_0000503839221999308333["ice_pref_recipe_group"]
    class C_0000503839221999308333 {
        +mask : u16[4]
        +n_val_pairs : u8
        +pairs : struct ice_fv_word[4]
    }
    class C_0000682121030976777906["ice_recp_grp_entry"]
    class C_0000682121030976777906 {
        +chain_idx : u8
        +fv_idx : u8[4]
        +fv_mask : u16[4]
        +l_entry : struct ice_list_entry
        +r_group : struct ice_pref_recipe_group
        +rid : u16
    }
    class C_0002248963613372401718["ice_ddp_state"]
    class C_0002248963613372401718 {
        <<enumeration>>
        ICE_DDP_PKG_SUCCESS
        ICE_DDP_PKG_ALREADY_LOADED
        ICE_DDP_PKG_SAME_VERSION_ALREADY_LOADED
        ICE_DDP_PKG_ALREADY_LOADED_NOT_SUPPORTED
        ICE_DDP_PKG_COMPATIBLE_ALREADY_LOADED
        ICE_DDP_PKG_FW_MISMATCH
        ICE_DDP_PKG_INVALID_FILE
        ICE_DDP_PKG_FILE_VERSION_TOO_HIGH
        ICE_DDP_PKG_FILE_VERSION_TOO_LOW
        ICE_DDP_PKG_NO_SEC_MANIFEST
        ICE_DDP_PKG_FILE_SIGNATURE_INVALID
        ICE_DDP_PKG_SECURE_VERSION_NBR_TOO_LOW
        ICE_DDP_PKG_MANIFEST_INVALID
        ICE_DDP_PKG_BUFFER_INVALID
        ICE_DDP_PKG_ERR
    }
    class C_0001996206161387653088["ice_pkg_hdr"]
    class C_0001996206161387653088 {
        +pkg_format_ver : struct ice_pkg_ver
        +seg_count : uint32_t
        +seg_offset : uint32_t[]
    }
    class C_0000026114305900518322["ice_generic_seg_hdr"]
    class C_0000026114305900518322 {
        +seg_format_ver : struct ice_pkg_ver
        +seg_id : char[32]
        +seg_size : uint32_t
        +seg_type : uint32_t
    }
    class C_0000438233786391012564["ice_device_id"]
    class C_0000438233786391012564 {
        +dev_vend_id : ice_device_id::&lpar;anonymous_8845320&rpar;
        +id : uint32_t
    }
    class C_0000381436644418628133["ice_device_id::&lpar;dev_vend_id&rpar;"]
    class C_0000381436644418628133 {
        +device_id : uint16_t
        +vendor_id : uint16_t
    }
    class C_0001926809750797956107["ice_device_id_entry"]
    class C_0001926809750797956107 {
        +device : union ice_device_id
        +sub_device : union ice_device_id
    }
    class C_0001958863135224115380["ice_seg"]
    class C_0001958863135224115380 {
        +device_table : struct ice_device_id_entry[]
        +device_table_count : uint32_t
        +hdr : struct ice_generic_seg_hdr
    }
    class C_0000949405120666919984["ice_nvm_table"]
    class C_0000949405120666919984 {
        +table_count : uint32_t
        +vers : uint32_t[]
    }
    class C_0000050742693144826348["ice_buf"]
    class C_0000050742693144826348 {
        +buf : u8[4096]
    }
    class C_0000254311594563705859["ice_buf_table"]
    class C_0000254311594563705859 {
        +buf_array : struct ice_buf[]
        +buf_count : uint32_t
    }
    class C_0000064931048871639528["ice_run_time_cfg_seg"]
    class C_0000064931048871639528 {
        +buf_table : struct ice_buf_table
        +hdr : struct ice_generic_seg_hdr
        +rsvd : u8[8]
    }
    class C_0001230108315837430547["ice_global_metadata_seg"]
    class C_0001230108315837430547 {
        +hdr : struct ice_generic_seg_hdr
        +pkg_name : char[32]
        +pkg_ver : struct ice_pkg_ver
        +rsvd : uint32_t
    }
    class C_0002101254820269321423["ice_sign_seg"]
    class C_0002101254820269321423 {
        +buf_tbl : struct ice_buf_table
        +hdr : struct ice_generic_seg_hdr
        +reserved : u8[44]
        +seg_id : uint32_t
        +sign_type : uint32_t
        +signed_buf_count : uint32_t
        +signed_buf_start : uint32_t
        +signed_seg_idx : uint32_t
    }
    class C_0000779829182325722279["ice_section_entry"]
    class C_0000779829182325722279 {
        +offset : uint16_t
        +size : uint16_t
        +type : uint32_t
    }
    class C_0000740810691412527935["ice_buf_hdr"]
    class C_0000740810691412527935 {
        +data_end : uint16_t
        +section_count : uint16_t
        +section_entry : struct ice_section_entry[]
    }
    class C_0002114170861749406531["ice_block"]
    class C_0002114170861749406531 {
        <<enumeration>>
        ICE_BLK_SW
        ICE_BLK_ACL
        ICE_BLK_FD
        ICE_BLK_RSS
        ICE_BLK_PE
        ICE_BLK_COUNT
    }
    class C_0000995465818627733316["ice_sect"]
    class C_0000995465818627733316 {
        <<enumeration>>
        ICE_XLT0
        ICE_XLT_KB
        ICE_XLT1
        ICE_XLT2
        ICE_PROF_TCAM
        ICE_PROF_REDIR
        ICE_VEC_TBL
        ICE_CDID_KB
        ICE_CDID_REDIR
        ICE_SECT_COUNT
    }
    class C_0001285465827452887694["ice_buf_build"]
    class C_0001285465827452887694 {
        +buf : struct ice_buf
        +reserved_section_table_entries : u16
    }
    class C_0001404415766677836337["ice_pkg_enum"]
    class C_0001404415766677836337 {
        +buf : struct ice_buf_hdr *
        +buf_idx : u32
        +buf_table : struct ice_buf_table *
        +entry_idx : u32
        +handler : void *&lpar;*&rpar;&lpar;u32,void *,u32,u32 *&rpar;
        +sect : void *
        +sect_idx : u32
        +sect_type : u32
        +type : u32
    }
    class C_0001351480288706746360["ice_marker_ptype_tcam_entry"]
    class C_0001351480288706746360 {
        +addr : uint16_t
        +keys : u8[20]
        +ptype : uint16_t
    }
    class C_0002217688503419598368["ice_marker_ptype_tcam_section"]
    class C_0002217688503419598368 {
        +count : uint16_t
        +reserved : uint16_t
        +tcam : struct ice_marker_ptype_tcam_entry[]
    }
    class C_0000290808908113391821["ice_sbq_opc"]
    class C_0000290808908113391821 {
        <<enumeration>>
        ice_sbq_opc_neigh_dev_req
        ice_sbq_opc_neigh_dev_ev
    }
    class C_0000287526081336885101["ice_sbq_cmd_desc"]
    class C_0000287526081336885101 {
        +addr_high : uint32_t
        +addr_low : uint32_t
        +cmd_retval : uint16_t
        +cookie_high : uint32_t
        +cookie_low : uint32_t
        +datalen : uint16_t
        +flags : uint16_t
        +opcode : uint16_t
        +param0 : ice_sbq_cmd_desc::&lpar;anonymous_8850910&rpar;
        +reserved : u8[6]
    }
    class C_0001140525884048415596["ice_sbq_cmd_desc::&lpar;param0&rpar;"]
    class C_0001140525884048415596 {
        +cmd_len : uint16_t
        +cmpl_len : uint16_t
    }
    class C_0002040146245472658033["ice_sbq_evt_desc"]
    class C_0002040146245472658033 {
        +cmd_retval : uint16_t
        +data : u8[24]
        +datalen : uint16_t
        +flags : uint16_t
        +opcode : uint16_t
    }
    class C_0001455719242984964742["ice_sbq_msg_dev"]
    class C_0001455719242984964742 {
        <<enumeration>>
        phy_56g
        rmn_0
        rmn_1
        rmn_2
        cgu
    }
    class C_0000544590280066124162["ice_sbq_msg_opcode"]
    class C_0000544590280066124162 {
        <<enumeration>>
        ice_sbq_msg_rd
        ice_sbq_msg_wr
    }
    class C_0002234146416185777167["ice_sbq_msg_req"]
    class C_0002234146416185777167 {
        +data : uint32_t
        +dest_dev : u8
        +flags : u8
        +func_id : u8
        +msg_addr_high : uint32_t
        +msg_addr_low : uint16_t
        +opcode : u8
        +sbe_fbe : u8
        +src_dev : u8
    }
    class C_0000868114717435936174["ice_sbq_msg_cmpl"]
    class C_0000868114717435936174 {
        +data : uint32_t
        +dest_dev : u8
        +flags : u8
        +opcode : u8
        +src_dev : u8
    }
    class C_0001377983230686283608["ice_sbq_msg_input"]
    class C_0001377983230686283608 {
        +data : u32
        +dest_dev : u8
        +msg_addr_high : u32
        +msg_addr_low : u16
        +opcode : u8
    }
    class C_0000732345515247266246["ice_aq_res_ids"]
    class C_0000732345515247266246 {
        <<enumeration>>
        ICE_NVM_RES_ID
        ICE_SPD_RES_ID
        ICE_CHANGE_LOCK_RES_ID
        ICE_GLOBAL_CFG_LOCK_RES_ID
    }
    class C_0000436359284652198343["ice_driver_ver"]
    class C_0000436359284652198343 {
        +build_ver : u8
        +driver_string : u8[32]
        +major_ver : u8
        +minor_ver : u8
        +subbuild_ver : u8
    }
    class C_0000567768004452853283["ice_fc_mode"]
    class C_0000567768004452853283 {
        <<enumeration>>
        ICE_FC_NONE
        ICE_FC_RX_PAUSE
        ICE_FC_TX_PAUSE
        ICE_FC_FULL
        ICE_FC_AUTO
        ICE_FC_PFC
        ICE_FC_DFLT
    }
    class C_0001254457071625343764["ice_phy_cache_mode"]
    class C_0001254457071625343764 {
        <<enumeration>>
        ICE_FC_MODE
        ICE_SPEED_MODE
        ICE_FEC_MODE
    }
    class C_0000554460958074653255["ice_fec_mode"]
    class C_0000554460958074653255 {
        <<enumeration>>
        ICE_FEC_NONE
        ICE_FEC_RS
        ICE_FEC_BASER
        ICE_FEC_AUTO
        ICE_FEC_DIS_AUTO
    }
    class C_0000727754670876910237["ice_phy_cache_mode_data"]
    class C_0000727754670876910237 {
        +data : ice_phy_cache_mode_data::&lpar;anonymous_8853778&rpar;
    }
    class C_0001201066400092768005["ice_phy_cache_mode_data::&lpar;data&rpar;"]
    class C_0001201066400092768005 {
        +curr_user_fc_req : enum ice_fc_mode
        +curr_user_fec_req : enum ice_fec_mode
        +curr_user_speed_req : u16
    }
    class C_0000817087032512679115["ice_set_fc_aq_failures"]
    class C_0000817087032512679115 {
        <<enumeration>>
        ICE_SET_FC_AQ_FAIL_NONE
        ICE_SET_FC_AQ_FAIL_GET
        ICE_SET_FC_AQ_FAIL_SET
        ICE_SET_FC_AQ_FAIL_UPDATE
    }
    class C_0002304989870091785577["ice_mac_type"]
    class C_0002304989870091785577 {
        <<enumeration>>
        ICE_MAC_UNKNOWN
        ICE_MAC_E810
        ICE_MAC_GENERIC
        ICE_MAC_GENERIC_3K
        ICE_MAC_GENERIC_3K_E825
    }
    class C_0002249362770334809425["ice_media_type"]
    class C_0002249362770334809425 {
        <<enumeration>>
        ICE_MEDIA_UNKNOWN
        ICE_MEDIA_FIBER
        ICE_MEDIA_BASET
        ICE_MEDIA_BACKPLANE
        ICE_MEDIA_DA
        ICE_MEDIA_AUI
    }
    class C_0001857496781908405374["ice_vsi_type"]
    class C_0001857496781908405374 {
        <<enumeration>>
        ICE_VSI_PF
        ICE_VSI_CTRL
        ICE_VSI_LB
    }
    class C_0002181383676913692472["ice_link_status"]
    class C_0002181383676913692472 {
        +an_info : u8
        +ext_info : u8
        +fec_info : u8
        +link_cfg_err : u8
        +link_info : u8
        +link_speed : u16
        +lse_ena : u8
        +max_frame_size : u16
        +module_type : u8[3]
        +pacing : u8
        +phy_type_high : u64
        +phy_type_low : u64
        +req_speeds : u16
        +topo_media_conflict : u8
    }
    class C_0001731438814030518111["ice_q"]
    class C_0001731438814030518111 {
        <<enumeration>>
        ICE_DATA_Q_DOORBELL
        ICE_DATA_Q_CMPL
        ICE_DATA_Q_QUANTA
        ICE_DATA_Q_RX
        ICE_DATA_Q_TX
    }
    class C_0002067914231102856267["ice_disq_rst_src"]
    class C_0002067914231102856267 {
        <<enumeration>>
        ICE_NO_RESET
        ICE_VM_RESET
    }
    class C_0001000999996738715023["ice_phy_info"]
    class C_0001000999996738715023 {
        +curr_user_fc_req : enum ice_fc_mode
        +curr_user_fec_req : enum ice_fec_mode
        +curr_user_phy_cfg : struct ice_aqc_set_phy_cfg_data
        +curr_user_speed_req : u16
        +get_link_info : u8
        +link_info : struct ice_link_status
        +link_info_old : struct ice_link_status
        +media_type : enum ice_media_type
        +phy_type_high : u64
        +phy_type_low : u64
    }
    class C_0002005919116563785226["ice_fltr_ptype"]
    class C_0002005919116563785226 {
        <<enumeration>>
        ICE_FLTR_PTYPE_NONF_NONE
        ICE_FLTR_PTYPE_NONF_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_SCTP
        ICE_FLTR_PTYPE_NONF_IPV4_OTHER
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_DW_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_UP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV4_ICMP
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_IPV4_OTHER
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU_IPV6_OTHER
        ICE_FLTR_PTYPE_NONF_IPV4_GTPU_EH_IPV4_OTHER
        ICE_FLTR_PTYPE_NONF_IPV6_GTPU_EH_IPV6_OTHER
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV3
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV3
        ICE_FLTR_PTYPE_NONF_IPV4_ESP
        ICE_FLTR_PTYPE_NONF_IPV6_ESP
        ICE_FLTR_PTYPE_NONF_IPV4_AH
        ICE_FLTR_PTYPE_NONF_IPV6_AH
        ICE_FLTR_PTYPE_NONF_IPV4_NAT_T_ESP
        ICE_FLTR_PTYPE_NONF_IPV6_NAT_T_ESP
        ICE_FLTR_PTYPE_NONF_IPV4_PFCP_NODE
        ICE_FLTR_PTYPE_NONF_IPV4_PFCP_SESSION
        ICE_FLTR_PTYPE_NONF_IPV6_PFCP_NODE
        ICE_FLTR_PTYPE_NONF_IPV6_PFCP_SESSION
        ICE_FLTR_PTYPE_NON_IP_L2
        ICE_FLTR_PTYPE_NONF_ECPRI_TP0
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_ECPRI_TP0
        ICE_FLTR_PTYPE_FRAG_IPV4
        ICE_FLTR_PTYPE_FRAG_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_DW_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_DW_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_DW_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_DW_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV4_GTPU_EH_UP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_GRE_IPV6_GTPU_EH_UP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV4_GTPU_EH_UP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_GRE_IPV6_GTPU_EH_UP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_SCTP
        ICE_FLTR_PTYPE_NONF_IPV6_OTHER
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_VXLAN
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_VXLAN_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_VXLAN_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_VXLAN_IPV4_SCTP
        ICE_FLTR_PTYPE_NONF_IPV4_UDP_VXLAN_IPV4_OTHER
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_CONTROL
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV4_L2TPV2_PPP_IPV6_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_CONTROL
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV4
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV4_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV4_TCP
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV6
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV6_UDP
        ICE_FLTR_PTYPE_NONF_IPV6_L2TPV2_PPP_IPV6_TCP
        ICE_FLTR_PTYPE_MAX
    }
    class C_0001191388214503919441["ice_fd_hw_seg"]
    class C_0001191388214503919441 {
        <<enumeration>>
        ICE_FD_HW_SEG_NON_TUN
        ICE_FD_HW_SEG_TUN
        ICE_FD_HW_SEG_MAX
    }
    class C_0000104230914688759497["ice_fd_hw_prof"]
    class C_0000104230914688759497 {
        +cnt : int
        +entry_h : u64[2][2]
        +fdir_seg : struct ice_flow_seg_info *[2]
        +vsi_h : u16[2]
    }
    class C_0002284648742083467292["ice_hw_common_caps"]
    class C_0002284648742083467292 {
        +acpi_prog_mthd : u8
        +active_tc_bitmap : u32
        +apm_wol_support : u8
        +dcb : u8
        +evb_802_1_qbg : u8
        +evb_802_1_qbh : u8
        +ext_topo_dev_img_load_en : bool[4]
        +ext_topo_dev_img_part_num : u8[4]
        +ext_topo_dev_img_prog_en : bool[4]
        +ext_topo_dev_img_ver_high : u32[4]
        +ext_topo_dev_img_ver_low : u32[4]
        +ieee_1588 : u8
        +iscsi : u8
        +led : u8[12]
        +led_pin_num : u32
        +max_mtu : u32
        +maxtc : u32
        +mgmt_cem : u8
        +mgmt_mode : u32
        +mgmt_protocols_mctp : u32
        +msix_vector_first_id : u32
        +num_msix_vectors : u32
        +num_rxq : u32
        +num_txq : u32
        +num_wol_proxy_fltr : u32
        +nvm_unified_update : bool
        +os2bmc : u32
        +pcie_reset_avoidance : bool
        +proxy_support : u8
        +reset_restrict_support : bool
        +rss_table_entry_width : u32
        +rss_table_size : u32
        +rxq_first_id : u32
        +sdp : u8[8]
        +sdp_pin_num : u32
        +sec_rev_disabled : bool
        +switching_mode : u32
        +tx_sched_topo_comp_mode_en : bool
        +txq_first_id : u32
        +update_disabled : bool
        +valid_functions : u32
        +wol_proxy_vsi_seid : u32
        +wr_csr_prot : u64
    }
    class C_0000575469144749478540["ice_time_ref_freq"]
    class C_0000575469144749478540 {
        <<enumeration>>
        ICE_TIME_REF_FREQ_25_000
        ICE_TIME_REF_FREQ_122_880
        ICE_TIME_REF_FREQ_125_000
        ICE_TIME_REF_FREQ_153_600
        ICE_TIME_REF_FREQ_156_250
        ICE_TIME_REF_FREQ_245_760
        NUM_ICE_TIME_REF_FREQ
    }
    class C_0001463903398082530804["ice_clk_src"]
    class C_0001463903398082530804 {
        <<enumeration>>
        ICE_CLK_SRC_TCX0
        ICE_CLK_SRC_TIME_REF
        NUM_ICE_CLK_SRC
    }
    class C_0000650152741015425388["ice_ts_func_info"]
    class C_0000650152741015425388 {
        +clk_src : u8
        +ena : u8
        +src_tmr_owned : u8
        +time_ref : enum ice_time_ref_freq
        +tmr_ena : u8
        +tmr_index_assoc : u8
        +tmr_index_owned : u8
    }
    class C_0000178596274141727347["ice_ts_dev_info"]
    class C_0000178596274141727347 {
        +ena : u8
        +tmr0_ena : u8
        +tmr0_owned : u8
        +tmr0_owner : u8
        +tmr1_ena : u8
        +tmr1_owned : u8
        +tmr1_owner : u8
        +tmr_own_map : u32
        +ts_ll_read : u8
    }
    class C_0001003920907213298905["ice_nac_topology"]
    class C_0001003920907213298905 {
        +id : u8
        +mode : u32
    }
    class C_0001346561187796805085["ice_hw_func_caps"]
    class C_0001346561187796805085 {
        +common_cap : struct ice_hw_common_caps
        +fd_fltr_best_effort : u32
        +fd_fltr_guar : u32
        +guar_num_vsi : u32
        +ts_func_info : struct ice_ts_func_info
    }
    class C_0002148943721631630197["ice_hw_dev_caps"]
    class C_0002148943721631630197 {
        +common_cap : struct ice_hw_common_caps
        +nac_topo : struct ice_nac_topology
        +num_flow_director_fltr : u32
        +num_funcs : u32
        +num_vsi_allocd_to_host : u32
        +ts_dev_info : struct ice_ts_dev_info
    }
    class C_0000998593380862859789["ice_mac_info"]
    class C_0000998593380862859789 {
        +lan_addr : u8[6]
        +perm_addr : u8[6]
        +port_addr : u8[6]
        +wol_addr : u8[6]
    }
    class C_0002063192812523230547["ice_bus_type"]
    class C_0002063192812523230547 {
        <<enumeration>>
        ice_bus_unknown
        ice_bus_pci_express
        ice_bus_embedded
        ice_bus_reserved
    }
    class C_0000662567224151810531["ice_pcie_bus_speed"]
    class C_0000662567224151810531 {
        <<enumeration>>
        ice_pcie_speed_unknown
        ice_pcie_speed_2_5GT
        ice_pcie_speed_5_0GT
        ice_pcie_speed_8_0GT
        ice_pcie_speed_16_0GT
    }
    class C_0000229516559494415105["ice_pcie_link_width"]
    class C_0000229516559494415105 {
        <<enumeration>>
        ice_pcie_lnk_width_resrv
        ice_pcie_lnk_x1
        ice_pcie_lnk_x2
        ice_pcie_lnk_x4
        ice_pcie_lnk_x8
        ice_pcie_lnk_x12
        ice_pcie_lnk_x16
        ice_pcie_lnk_x32
        ice_pcie_lnk_width_unknown
    }
    class C_0001321659902539928251["ice_reset_req"]
    class C_0001321659902539928251 {
        <<enumeration>>
        ICE_RESET_POR
        ICE_RESET_INVAL
        ICE_RESET_CORER
        ICE_RESET_GLOBR
        ICE_RESET_EMPR
        ICE_RESET_PFR
    }
    class C_0002045407076844752281["ice_bus_info"]
    class C_0002045407076844752281 {
        +bus_num : u8
        +device : u16
        +domain_num : u16
        +func : u8
        +speed : enum ice_pcie_bus_speed
        +type : enum ice_bus_type
        +width : enum ice_pcie_link_width
    }
    class C_0001405105148349605169["ice_fc_info"]
    class C_0001405105148349605169 {
        +current_mode : enum ice_fc_mode
        +req_mode : enum ice_fc_mode
    }
    class C_0001160989438694715911["ice_orom_info"]
    class C_0001160989438694715911 {
        +build : u16
        +major : u8
        +patch : u8
        +srev : u32
    }
    class C_0000212439257126452644["ice_nvm_info"]
    class C_0000212439257126452644 {
        +eetrack : u32
        +major : u8
        +minor : u8
        +srev : u32
    }
    class C_0001637199757685027254["ice_flash_bank"]
    class C_0001637199757685027254 {
        <<enumeration>>
        ICE_INVALID_FLASH_BANK
        ICE_1ST_FLASH_BANK
        ICE_2ND_FLASH_BANK
    }
    class C_0002010952136001615995["ice_bank_select"]
    class C_0002010952136001615995 {
        <<enumeration>>
        ICE_ACTIVE_FLASH_BANK
        ICE_INACTIVE_FLASH_BANK
    }
    class C_0000981710452142298696["ice_bank_info"]
    class C_0000981710452142298696 {
        +netlist_bank : enum ice_flash_bank
        +netlist_ptr : u32
        +netlist_size : u32
        +nvm_bank : enum ice_flash_bank
        +nvm_ptr : u32
        +nvm_size : u32
        +orom_bank : enum ice_flash_bank
        +orom_ptr : u32
        +orom_size : u32
    }
    class C_0002121435847638805823["ice_flash_info"]
    class C_0002121435847638805823 {
        +banks : struct ice_bank_info
        +blank_nvm_mode : u8
        +flash_size : u32
        +nvm : struct ice_nvm_info
        +orom : struct ice_orom_info
        +sr_words : u16
    }
    class C_0001790605625659959979["ice_link_default_override_tlv"]
    class C_0001790605625659959979 {
        +fec_options : u8
        +options : u8
        +phy_config : u8
        +phy_type_high : u64
        +phy_type_low : u64
        +rsvd1 : u8
    }
    class C_0001371605256924612875["ice_sched_node"]
    class C_0001371605256924612875 {
        +agg_id : u32
        +children : struct ice_sched_node **
        +in_use : u8
        +info : struct ice_aqc_txsched_elem_data
        +num_children : u8
        +owner : u8
        +parent : struct ice_sched_node *
        +sibling : struct ice_sched_node *
        +tc_num : u8
        +tx_sched_layer : u8
        +vsi_handle : u16
    }
    class C_0000356671488157507768["ice_sched_rl_profile"]
    class C_0000356671488157507768 {
        +info : struct ice_aqc_rl_profile_elem
        +rate : u32
    }
    class C_0001734470906305630767["ice_agg_type"]
    class C_0001734470906305630767 {
        <<enumeration>>
        ICE_AGG_TYPE_UNKNOWN
        ICE_AGG_TYPE_TC
        ICE_AGG_TYPE_AGG
        ICE_AGG_TYPE_VSI
        ICE_AGG_TYPE_QG
        ICE_AGG_TYPE_Q
    }
    class C_0001350254834464421177["ice_rl_type"]
    class C_0001350254834464421177 {
        <<enumeration>>
        ICE_UNKNOWN_BW
        ICE_MIN_BW
        ICE_MAX_BW
        ICE_SHARED_BW
    }
    class C_0002289592021052812727["ice_bw_type"]
    class C_0002289592021052812727 {
        <<enumeration>>
        ICE_BW_TYPE_PRIO
        ICE_BW_TYPE_CIR
        ICE_BW_TYPE_CIR_WT
        ICE_BW_TYPE_EIR
        ICE_BW_TYPE_EIR_WT
        ICE_BW_TYPE_SHARED
        ICE_BW_TYPE_CNT
    }
    class C_0000882475068817845056["ice_bw"]
    class C_0000882475068817845056 {
        +bw : u32
        +bw_alloc : u16
    }
    class C_0000688500114358859696["ice_bw_type_info"]
    class C_0000688500114358859696 {
        +bw_t_bitmap : ice_bitmap_t[1]
        +cir_bw : struct ice_bw
        +eir_bw : struct ice_bw
        +generic : u8
        +shared_bw : u32
    }
    class C_0001256193544915942705["ice_q_ctx"]
    class C_0001256193544915942705 {
        +bw_t_info : struct ice_bw_type_info
        +q_handle : u16
        +q_teid : u32
    }
    class C_0000566786042305606274["ice_sched_vsi_info"]
    class C_0000566786042305606274 {
        +ag_node : struct ice_sched_node *[8]
        +bw_t_info : struct ice_bw_type_info[8]
        +max_lanq : u16[8]
        +vsi_node : struct ice_sched_node *[8]
    }
    class C_0001775698493367911322["ice_dcb_ets_cfg"]
    class C_0001775698493367911322 {
        +cbs : u8
        +maxtcs : u8
        +prio_table : u8[8]
        +tcbwtable : u8[8]
        +tsatable : u8[8]
        +willing : u8
    }
    class C_0002275259446498566593["ice_dcb_pfc_cfg"]
    class C_0002275259446498566593 {
        +mbc : u8
        +pfccap : u8
        +pfcena : u8
        +willing : u8
    }
    class C_0000650339553784341936["ice_dcb_app_priority_table"]
    class C_0000650339553784341936 {
        +priority : u8
        +prot_id : u16
        +selector : u8
    }
    class C_0001227369711714694990["ice_dcbx_cfg"]
    class C_0001227369711714694990 {
        +app : struct ice_dcb_app_priority_table[64]
        +app_mode : u8
        +dcbx_mode : u8
        +dscp_map : u8[64]
        +dscp_mapped : ice_bitmap_t[2]
        +etscfg : struct ice_dcb_ets_cfg
        +etsrec : struct ice_dcb_ets_cfg
        +numapps : u32
        +pfc : struct ice_dcb_pfc_cfg
        +pfc_mode : u8
        +tlv_status : u32
    }
    class C_0000642441368835001592["ice_qos_cfg"]
    class C_0000642441368835001592 {
        +dcbx_status : u8
        +desired_dcbx_cfg : struct ice_dcbx_cfg
        +is_sw_lldp : u8
        +local_dcbx_cfg : struct ice_dcbx_cfg
        +remote_dcbx_cfg : struct ice_dcbx_cfg
    }
    class C_0000460636434837917179["ice_port_info"]
    class C_0000460636434837917179 {
        +fc : struct ice_fc_info
        +hw : struct ice_hw *
        +is_vf : u8
        +last_node_teid : u32
        +lport : u8
        +mac : struct ice_mac_info
        +pf_vf_num : u16
        +phy : struct ice_phy_info
        +port_state : u8
        +qos_cfg : struct ice_qos_cfg
        +root : struct ice_sched_node *
        +root_node_bw_t_info : struct ice_bw_type_info
        +sched_lock : struct ice_lock
        +sib_head : struct ice_sched_node *[8][9]
        +sw_id : u16
        +tc_node_bw_t_info : struct ice_bw_type_info[8]
    }
    class C_0002206679181875995141["ice_switch_info"]
    class C_0002206679181875995141 {
        +max_used_prof_index : u16
        +prof_res_bm : ice_bitmap_t[256][2]
        +prof_res_bm_init : u16
        +recp_list : struct ice_sw_recipe *
        +vsi_list_map_head : struct ice_list_head
    }
    class C_0000203938855600660924["ice_phy_cfg"]
    class C_0000203938855600660924 {
        <<enumeration>>
        ICE_PHY_E810
        ICE_PHY_E822
        ICE_PHY_ETH56G
    }
    class C_0001703357551909971877["ice_hw"]
    class C_0001703357551909971877 {
        +acl_fltr_cnt : u16[212]
        +acl_prof : struct ice_fd_hw_prof **
        +acl_tbl : struct ice_acl_tbl *
        +active_pkg_in_nvm : u8
        +active_pkg_name : u8[32]
        +active_pkg_ver : struct ice_pkg_ver
        +active_track_id : u32
        +adminq : struct ice_ctl_q_info
        +agg_list : struct ice_list_head
        +api_branch : u8
        +api_maj_ver : u8
        +api_min_ver : u8
        +api_patch : u8
        +aq_send_cmd_fn : int &lpar;*&rpar;&lpar;void *,struct ice_aq_desc *,void *,u16&rpar;
        +aq_send_cmd_param : void *
        +back : void *
        +blk : struct ice_blk_info[5]
        +bus : struct ice_bus_info
        +cir_profiles : struct ice_sched_rl_profile **
        +dcf_enabled : u8
        +debug_mask : u64
        +dev_caps : struct ice_hw_dev_caps
        +device_id : u16
        +dvm_ena : u8
        +dvm_upd : struct ice_dvm_table
        +eir_profiles : struct ice_sched_rl_profile **
        +ena_lports : u32
        +evb_veb : u8
        +fd_ctr_base : u16
        +fdir_active_fltr : int
        +fdir_fltr_cnt : u16[212]
        +fdir_fltr_lock : struct ice_lock
        +fdir_list_head : struct ice_list_head
        +fdir_perfect_fltr : ice_bitmap_t[7]
        +fdir_prof : struct ice_fd_hw_prof **
        +fl_profs : struct ice_list_head[5]
        +fl_profs_locks : struct ice_lock[5]
        +flash : struct ice_flash_info
        +flattened_layers : u8
        +func_caps : struct ice_hw_func_caps
        +fw_branch : u8
        +fw_build : u32
        +fw_maj_ver : u8
        +fw_min_ver : u8
        +fw_patch : u8
        +hw_addr : u8 *
        +hw_ptype : ice_bitmap_t[32]
        +ice_seg_fmt_ver : struct ice_pkg_ver
        +ice_seg_id : u8[28]
        +intrl_gran : u8
        +io_expander_handle : u16
        +itr_gran : u8
        +layer_info : struct ice_aqc_layer_props *
        +logical_pf_id : u8
        +mac_type : enum ice_mac_type
        +mailboxq : struct ice_ctl_q_info
        +max_burst_size : u16
        +max_cgds : u8
        +max_children : u16[9]
        +num_tx_sched_layers : u8
        +num_tx_sched_phys_layers : u8
        +pf_id : u8
        +phy_cfg : enum ice_phy_cfg
        +pkg_copy : u8 *
        +pkg_dwnld_status : enum ice_aq_err
        +pkg_has_signing_seg : u8
        +pkg_name : u8[32]
        +pkg_seg_id : u32
        +pkg_sign_type : u32
        +pkg_size : u32
        +pkg_ver : struct ice_pkg_ver
        +port_info : struct ice_port_info *
        +psm_clk_freq : u32
        +reset_ongoing : u8
        +revision_id : u8
        +rl_prof_list : struct ice_list_head[9]
        +rss_list_head : struct ice_list_head
        +rss_locks : struct ice_lock
        +sbq : struct ice_ctl_q_info
        +seg : struct ice_seg *
        +srl_profiles : struct ice_sched_rl_profile **
        +subsystem_device_id : u16
        +subsystem_vendor_id : u16
        +sw_entry_point_layer : u8
        +switch_info : struct ice_switch_info *
        +tnl : struct ice_tunnel_table
        +tnl_lock : struct ice_lock
        +umac_shared : u8
        +vendor_id : u16
        +vsi_ctx : struct ice_vsi_ctx *[768]
    }
    class C_0002130692969668617523["ice_eth_stats"]
    class C_0002130692969668617523 {
        +rx_broadcast : u64
        +rx_bytes : u64
        +rx_discards : u64
        +rx_errors : u64
        +rx_multicast : u64
        +rx_no_desc : u64
        +rx_unicast : u64
        +rx_unknown_protocol : u64
        +tx_broadcast : u64
        +tx_bytes : u64
        +tx_discards : u64
        +tx_errors : u64
        +tx_multicast : u64
        +tx_unicast : u64
    }
    class C_0002022137866460853440["ice_veb_up_stats"]
    class C_0002022137866460853440 {
        +up_rx_bytes : u64[8]
        +up_rx_pkts : u64[8]
        +up_tx_bytes : u64[8]
        +up_tx_pkts : u64[8]
    }
    class C_0000317949341137842629["ice_hw_port_stats"]
    class C_0000317949341137842629 {
        +crc_errors : u64
        +error_bytes : u64
        +eth : struct ice_eth_stats
        +fd_sb_match : u64
        +fd_sb_status : u32
        +illegal_bytes : u64
        +link_xoff_rx : u64
        +link_xoff_tx : u64
        +link_xon_rx : u64
        +link_xon_tx : u64
        +mac_local_faults : u64
        +mac_remote_faults : u64
        +mac_short_pkt_dropped : u64
        +priority_xoff_rx : u64[8]
        +priority_xoff_tx : u64[8]
        +priority_xon_2_xoff : u64[8]
        +priority_xon_rx : u64[8]
        +priority_xon_tx : u64[8]
        +rx_fragments : u64
        +rx_jabber : u64
        +rx_len_errors : u64
        +rx_oversize : u64
        +rx_size_1023 : u64
        +rx_size_127 : u64
        +rx_size_1522 : u64
        +rx_size_255 : u64
        +rx_size_511 : u64
        +rx_size_64 : u64
        +rx_size_big : u64
        +rx_undersize : u64
        +tx_dropped_link_down : u64
        +tx_size_1023 : u64
        +tx_size_127 : u64
        +tx_size_1522 : u64
        +tx_size_255 : u64
        +tx_size_511 : u64
        +tx_size_64 : u64
        +tx_size_big : u64
    }
    class C_0000831805517673076538["ice_sw_fwd_act_type"]
    class C_0000831805517673076538 {
        <<enumeration>>
        ICE_FWD_TO_VSI
        ICE_FWD_TO_VSI_LIST
        ICE_FWD_TO_Q
        ICE_FWD_TO_QGRP
        ICE_SET_MARK
        ICE_DROP_PACKET
        ICE_INVAL_ACT
    }
    class C_0001038887849621695826["ice_aq_get_set_rss_lut_params"]
    class C_0001038887849621695826 {
        +global_lut_id : u8
        +lut : u8 *
        +lut_size : u16
        +lut_type : u8
        +vsi_handle : u16
    }
    class C_0000987088940357723367["irdma_protocol_used"]
    class C_0000987088940357723367 {
        <<enumeration>>
        IRDMA_ANY_PROTOCOL
        IRDMA_IWARP_PROTOCOL_ONLY
        IRDMA_ROCE_PROTOCOL_ONLY
    }
    class C_0001647726806956869539["irdma_cqp_op_type"]
    class C_0001647726806956869539 {
        <<enumeration>>
        IRDMA_OP_CEQ_DESTROY
        IRDMA_OP_AEQ_DESTROY
        IRDMA_OP_DELETE_ARP_CACHE_ENTRY
        IRDMA_OP_MANAGE_APBVT_ENTRY
        IRDMA_OP_CEQ_CREATE
        IRDMA_OP_AEQ_CREATE
        IRDMA_OP_MANAGE_QHASH_TABLE_ENTRY
        IRDMA_OP_QP_MODIFY
        IRDMA_OP_QP_UPLOAD_CONTEXT
        IRDMA_OP_CQ_CREATE
        IRDMA_OP_CQ_DESTROY
        IRDMA_OP_QP_CREATE
        IRDMA_OP_QP_DESTROY
        IRDMA_OP_ALLOC_STAG
        IRDMA_OP_MR_REG_NON_SHARED
        IRDMA_OP_DEALLOC_STAG
        IRDMA_OP_MW_ALLOC
        IRDMA_OP_QP_FLUSH_WQES
        IRDMA_OP_ADD_ARP_CACHE_ENTRY
        IRDMA_OP_MANAGE_PUSH_PAGE
        IRDMA_OP_UPDATE_PE_SDS
        IRDMA_OP_MANAGE_HMC_PM_FUNC_TABLE
        IRDMA_OP_SUSPEND
        IRDMA_OP_RESUME
        IRDMA_OP_MANAGE_VF_PBLE_BP
        IRDMA_OP_QUERY_FPM_VAL
        IRDMA_OP_COMMIT_FPM_VAL
        IRDMA_OP_REQ_CMDS
        IRDMA_OP_CMPL_CMDS
        IRDMA_OP_AH_CREATE
        IRDMA_OP_AH_MODIFY
        IRDMA_OP_AH_DESTROY
        IRDMA_OP_MC_CREATE
        IRDMA_OP_MC_DESTROY
        IRDMA_OP_MC_MODIFY
        IRDMA_OP_STATS_ALLOCATE
        IRDMA_OP_STATS_FREE
        IRDMA_OP_STATS_GATHER
        IRDMA_OP_WS_ADD_NODE
        IRDMA_OP_WS_MODIFY_NODE
        IRDMA_OP_WS_DELETE_NODE
        IRDMA_OP_WS_FAILOVER_START
        IRDMA_OP_WS_FAILOVER_COMPLETE
        IRDMA_OP_SET_UP_MAP
        IRDMA_OP_GEN_AE
        IRDMA_OP_QUERY_RDMA_FEATURES
        IRDMA_OP_ALLOC_LOCAL_MAC_ENTRY
        IRDMA_OP_ADD_LOCAL_MAC_ENTRY
        IRDMA_OP_DELETE_LOCAL_MAC_ENTRY
        IRDMA_OP_CQ_MODIFY
        IRDMA_MAX_CQP_OPS
    }
    class C_0000433618059113306934["irdma_qp_wqe_size"]
    class C_0000433618059113306934 {
        <<enumeration>>
        IRDMA_WQE_SIZE_32
        IRDMA_WQE_SIZE_64
        IRDMA_WQE_SIZE_96
        IRDMA_WQE_SIZE_128
        IRDMA_WQE_SIZE_256
    }
    class C_0001220581153132273780["irdma_ws_node_op"]
    class C_0001220581153132273780 {
        <<enumeration>>
        IRDMA_ADD_NODE
        IRDMA_MODIFY_NODE
        IRDMA_DEL_NODE
    }
    class C_0000751482556377395782["irdma_alignment"]
    class C_0000751482556377395782 {
        <<enumeration>>
        IRDMA_CQP_ALIGNMENT
        IRDMA_AEQ_ALIGNMENT
        IRDMA_CEQ_ALIGNMENT
        IRDMA_CQ0_ALIGNMENT
        IRDMA_SD_BUF_ALIGNMENT
        IRDMA_FEATURE_BUF_ALIGNMENT
    }
    class C_0000531050838720425408["icrdma_protocol_used"]
    class C_0000531050838720425408 {
        <<enumeration>>
        ICRDMA_ANY_PROTOCOL
        ICRDMA_IWARP_PROTOCOL_ONLY
        ICRDMA_ROCE_PROTOCOL_ONLY
    }
    class C_0000982369874914682384["icrdma_device_caps_const"]
    class C_0000982369874914682384 {
        <<enumeration>>
        ICRDMA_MAX_STATS_COUNT
        ICRDMA_MAX_IRD_SIZE
        ICRDMA_MAX_ORD_SIZE
    }
    class C_0000386084317123652512["i40e::dma_base"]
    class C_0000386084317123652512 {
        <<abstract>>
        +done() : void*
    }
    class C_0000289207247874986057["i40e::int_ev"]
    class C_0000289207247874986057 {
        +int_ev() : void
        +armed : bool
        +vec : uint16_t
    }
    class C_0001003942791255495555["i40e::logger"]
    class C_0001003942791255495555 {
        +logger(const std::string & label_, nicbm::Runner * runner_) : void
        +operator<<(char c) : logger &
        +operator<<(int32_t c) : logger &
        +operator<<(uint8_t i) : logger &
        +operator<<(uint16_t i) : logger &
        +operator<<(uint32_t i) : logger &
        +operator<<(uint64_t i) : logger &
        +operator<<(bool c) : logger &
        +operator<<(const char * str) : logger &
        +operator<<(void * str) : logger &
        +endl : const char
        #label : std::string
        #runner : nicbm::Runner *
        #ss : std::stringstream
    }
    class C_0000919830575773330865["i40e::queue_base"]
    class C_0000919830575773330865 {
        <<abstract>>
        +queue_base(const std::string & qname_, uint32_t & reg_head_, uint32_t & reg_tail_, e810_bm & dev_) : void
        #ctxs_init() : void
        #desc_ctx_create() : desc_ctx &*
        #do_writeback(uint32_t first_idx, uint32_t first_pos, uint32_t cnt) : void
        #interrupt() : void
        +is_enabled() : bool
        #max_active_capacity() : uint32_t
        #max_fetch_capacity() : uint32_t
        #max_writeback_capacity() : uint32_t
        +reg_updated() : void
        +reset() : void
        #trigger() : void
        #trigger_fetch() : void
        #trigger_process() : void
        #trigger_writeback() : void
        #writeback_done(uint32_t first_pos, uint32_t cnt) : void
        #MAX_ACTIVE_DESCS : const uint32_t
        #active_cnt : uint32_t
        #active_first_idx : uint32_t
        #active_first_pos : uint32_t
        #base : uint64_t
        #desc_ctxs : desc_ctx *[128]
        #desc_len : size_t
        #dev : e810_bm &
        #enabled : bool
        +host_cq_pa : uint64_t
        #len : uint32_t
        +log : logger
        +qname : std::string
        #reg_head : uint32_t &
        #reg_tail : uint32_t &
    }
    class C_0001241611728661794294["i40e::queue_base::desc_ctx"]
    class C_0001241611728661794294 {
        <<abstract>>
        #data_fetch(uint64_t addr, size_t len) : void
        #data_fetched(uint64_t addr, size_t len) : void
        #data_write(uint64_t addr, size_t len, const void * buf) : void
        #data_written(uint64_t addr, size_t len) : void
        +desc_ctx(queue_base & queue_) : void
        +prepare() : void
        +prepared() : void
        +process() : void*
        +processed() : void
        +~desc_ctx() : void
        +data : void *
        +data_capacity : size_t
        +data_len : size_t
        +desc : void *
        +index : uint32_t
        #queue : queue_base &
        +state : enum state
    }
    class C_0000745729693198478003["i40e::queue_base::desc_ctx::state"]
    class C_0000745729693198478003 {
        <<enumeration>>
        DESC_EMPTY
        DESC_FETCHING
        DESC_PREPARING
        DESC_PREPARED
        DESC_PROCESSING
        DESC_PROCESSED
        DESC_WRITING_BACK
        DESC_WRITTEN_BACK
    }
    class C_0000611941175840043508["i40e::queue_base::dma_fetch"]
    class C_0000611941175840043508 {
        +dma_fetch(queue_base & queue_, size_t len) : void
        +done() : void
        +~dma_fetch() : void
        +pos : uint32_t
        #queue : queue_base &
    }
    class C_0001192002937225533140["i40e::queue_base::dma_wb"]
    class C_0001192002937225533140 {
        +dma_wb(queue_base & queue_, size_t len) : void
        +done() : void
        +~dma_wb() : void
        +pos : uint32_t
        #queue : queue_base &
    }
    class C_0000775142547048794812["i40e::queue_base::dma_data_fetch"]
    class C_0000775142547048794812 {
        +dma_data_fetch(desc_ctx & ctx_, size_t len, void * buffer) : void
        +done() : void
        +~dma_data_fetch() : void
        #ctx : desc_ctx &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0002024357221638127978["i40e::queue_base::dma_data_wb"]
    class C_0002024357221638127978 {
        +dma_data_wb(desc_ctx & ctx_, size_t len) : void
        +done() : void
        +~dma_data_wb() : void
        #ctx : desc_ctx &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0002003870449232317281["i40e::queue_admin_tx"]
    class C_0002003870449232317281 {
        +queue_admin_tx(e810_bm & dev_, uint64_t & reg_base_, uint32_t & reg_len_, uint32_t & reg_head_, uint32_t & reg_tail_) : void
        #desc_ctx_create() : desc_ctx &
        +reg_updated() : void
        #reg_base : uint64_t &
        #reg_len : uint32_t &
    }
    class C_0000526151086617649148["i40e::queue_admin_tx::admin_desc_ctx"]
    class C_0000526151086617649148 {
        +admin_desc_ctx(queue_admin_tx & queue_, e810_bm & dev) : void
        #data_written(uint64_t addr, size_t len) : void
        #desc_compl_prepare(uint16_t retval, uint16_t extra_flags) : void
        #desc_complete(uint16_t retval, uint16_t extra_flags = 0) : void
        #desc_complete_indir(uint16_t retval, const void * data, size_t len, uint16_t extra_flags = 0, bool ignore_datalen = false) : void
        +prepare() : void
        +process() : void
        #aq : queue_admin_tx &
        #d : struct ice_aq_desc *
        #dev : e810_bm &
    }
    class C_0000530677309574264448["i40e::completion_queue"]
    class C_0000530677309574264448 {
        +completion_queue(e810_bm & dev_, uint32_t & reg_high_, uint32_t & reg_low_, uint32_t & reg_head_, uint32_t & reg_tail_) : void
        +create_cqp() : void
        +ctx_fetched() : void
        #desc_ctx_create() : desc_ctx &
        +reg_updated() : void
        +trigger() : void
        +trigger_fetch() : void
        +trigger_process() : void
        +trigger_writeback() : void
        #cqe : uint64_t[8]
        #cqe_base : u64
        #cqp_ctx : uint64_t[8]
        #reg_high : uint32_t &
        #reg_low : uint32_t &
    }
    class C_0000924227832482089144["i40e::completion_queue::admin_desc_ctx"]
    class C_0000924227832482089144 {
        +admin_desc_ctx(completion_queue & queue_, e810_bm & dev) : void
        #data_write(uint64_t addr, size_t data_len, const void * buf) : void
        #data_written(uint64_t addr, size_t len) : void
        #desc_compl_prepare(uint16_t retval, uint16_t extra_flags) : void
        #desc_complete(uint16_t retval, uint16_t extra_flags = 0) : void
        #desc_complete_indir(uint16_t retval, const void * data, size_t len, u64 buf_addr, uint16_t extra_flags = 0, bool ignore_datalen = false) : void
        +prepare() : void
        +process() : void
        #aq : completion_queue &
        #cq_base : uint64_t
        #d : uint64_t *
        #dev : e810_bm &
        #wcursor : uint32_t
    }
    class C_0000289190385320360042["i40e::completion_queue::dma_data_wb"]
    class C_0000289190385320360042 {
        +dma_data_wb(desc_ctx & ctx_, size_t len) : void
        +done() : void
        +~dma_data_wb() : void
        #ctx : desc_ctx &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0001497667813054379307["i40e::completion_queue::cqe_fetch"]
    class C_0001497667813054379307 {
        +cqe_fetch(completion_queue & queue_, size_t len, void * buffer) : void
        +done() : void
        +~cqe_fetch() : void
        #buf_addr : void *
        #cq_ : completion_queue &
        +pos : uint32_t
    }
    class C_0001103294864601894106["i40e::completion_queue::cq_ctx_fetch"]
    class C_0001103294864601894106 {
        +cq_ctx_fetch(completion_queue & cq, size_t len, void * buffer) : void
        +done() : void
        +~cq_ctx_fetch() : void
        #buf_addr : void *
        #cq_ : completion_queue &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0000195475260203211066["i40e::control_queue_pair"]
    class C_0000195475260203211066 {
        +control_queue_pair(e810_bm & dev_, uint32_t & reg_high_, uint32_t & reg_low_, uint32_t & reg_head_, uint32_t & reg_tail_) : void
        +create_cqp() : void
        +ctx_fetched() : void
        #desc_ctx_create() : desc_ctx &
        +reg_updated() : void
        +trigger() : void
        +trigger_fetch() : void
        +trigger_process() : void
        +trigger_writeback() : void
        #cqe : uint64_t[8]
        #cqe_base : u64
        #cqp_ctx : uint64_t[8]
        #reg_high : uint32_t &
        #reg_low : uint32_t &
    }
    class C_0000803425317550470696["i40e::control_queue_pair::admin_desc_ctx"]
    class C_0000803425317550470696 {
        +admin_desc_ctx(control_queue_pair & queue_, e810_bm & dev) : void
        #data_write(uint64_t addr, size_t data_len, const void * buf) : void
        #data_written(uint64_t addr, size_t len) : void
        #desc_compl_prepare(uint16_t retval, uint16_t extra_flags) : void
        #desc_complete(uint16_t retval, uint16_t extra_flags = 0) : void
        #desc_complete_indir(uint16_t retval, const void * data, size_t len, u64 buf_addr, uint16_t extra_flags = 0, bool ignore_datalen = false) : void
        +prepare() : void
        +process() : void
        #aq : control_queue_pair &
        #cnt : uint32_t
        #cqp_base : uint64_t
        #d : uint64_t *
        #dev : e810_bm &
    }
    class C_0000232736345182519158["i40e::control_queue_pair::dma_data_wb"]
    class C_0000232736345182519158 {
        +dma_data_wb(desc_ctx & ctx_, size_t len) : void
        +done() : void
        +~dma_data_wb() : void
        #ctx : desc_ctx &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0001792372639563177743["i40e::control_queue_pair::cqe_fetch"]
    class C_0001792372639563177743 {
        +cqe_fetch(control_queue_pair & queue_, size_t len, void * buffer) : void
        +done() : void
        +~cqe_fetch() : void
        #buf_addr : void *
        #cqp_ : control_queue_pair &
        +pos : uint32_t
    }
    class C_0000960597573376293968["i40e::control_queue_pair::cqp_ctx_fetch"]
    class C_0000960597573376293968 {
        +cqp_ctx_fetch(control_queue_pair & cqp, size_t len, void * buffer) : void
        +done() : void
        +~cqp_ctx_fetch() : void
        #buf_addr : void *
        #cqp_ : control_queue_pair &
        +part_offset : size_t
        +total_len : size_t
    }
    class C_0001335912639478337919["i40e::completion_event_queue"]
    class C_0001335912639478337919 {
        +completion_event_queue(e810_bm & dev_, uint64_t ceq_base, uint32_t & reg_head_, uint32_t & reg_tail_) : void
        +ctx_fetched() : void
        +desc_ctx_create() : desc_ctx &
        +disable() : void
        +enable() : void
        +initialize() : void
        +interrupt() : void
        +qena_updated(uint16_t idx) : void
        +tail_updated(u32 msix_idx, u32 itr_idx) : void
        +trigger() : void
        +trigger_fetch() : void
        +trigger_process() : void
        +trigger_writeback() : void
        +writeback_done(uint32_t first_pos, uint32_t cnt) : void
        +ceq_base : u64
        +ceq_id : u32
        #ceq_size : uint64_t
        +cnt : uint32_t
        #cqe : uint64_t[8]
        #cqp_ctx : uint64_t[8]
        +part_offset : size_t
        +pos : uint32_t
        +total_len : size_t
    }
    class C_0001075818780252436545["i40e::completion_event_queue::dma_data_wb"]
    class C_0001075818780252436545 {
        +dma_data_wb(completion_event_queue & ceq_) : void
        +done() : void
        +~dma_data_wb() : void
        #ceq : completion_event_queue &
    }
    class C_0002230002073081656889["i40e::host_mem_cache"]
    class C_0002230002073081656889 {
        +host_mem_cache(e810_bm & dev) : void
        +issue_mem_op(mem_op & op) : void
        +reg_updated(uint64_t addr) : void
        +reset() : void
        #MAX_SEGMENTS : const uint16_t
        #dev : e810_bm &
        #segs : segment[4096]
    }
    class C_0002077940046411990756["i40e::host_mem_cache::segment"]
    class C_0002077940046411990756 {
        +addr : uint64_t
        +direct : bool
        +pgcount : uint16_t
        +valid : bool
    }
    class C_0001504307703237712490["i40e::host_mem_cache::mem_op"]
    class C_0001504307703237712490 {
        +failed : bool
    }
    class C_0000353990412923195528["i40e::lan_queue_base"]
    class C_0000353990412923195528 {
        <<abstract>>
        +lan_queue_base(lan & lanmgr_, const std::string & qtype, uint32_t & reg_tail, size_t idx_, uint32_t & reg_ena_, uint32_t & fpm_basereg, uint32_t & reg_intqctl, uint16_t ctx_size) : void
        #ctx_fetched(bool rx) : void
        #ctx_written_back() : void
        +disable() : void
        +enable(bool rx) : void
        #initialize() : void*
        #interrupt() : void
        +reset() : void
        +ctx : void *
        +ctx_size : size_t
        +enabling : bool
        +fpm_basereg : uint32_t &
        +idx : size_t
        #lanmgr : lan &
        +reg_dummy_head : uint32_t
        +reg_ena : uint32_t &
        +reg_intqctl : uint32_t &
    }
    class C_0001647595505869839315["i40e::lan_queue_base::qctx_fetch"]
    class C_0001647595505869839315 {
        +done() : void
        +qctx_fetch(lan_queue_base & lq_) : void
        +lq : lan_queue_base &
    }
    class C_0000752485586291469764["i40e::lan_queue_tx"]
    class C_0000752485586291469764 {
        +lan_queue_tx(lan & lanmgr_, uint32_t & reg_tail, size_t idx, uint32_t & reg_ena, uint32_t & fpm_basereg, uint32_t & reg_intqctl) : void
        #desc_ctx_create() : desc_ctx &
        #do_writeback(uint32_t first_idx, uint32_t first_pos, uint32_t cnt) : void
        #initialize() : void
        +reset() : void
        #trigger_tx() : void
        #trigger_tx_packet() : bool
        #MTU : const uint16_t
        #hwb : bool
        #hwb_addr : uint64_t
        #pktbuf : uint8_t[9024]
        #ready_segments : std::deque&lt;tx_desc_ctx *&gt;
        #tso_len : uint32_t
        #tso_off : uint32_t
    }
    class C_0001458958468719460719["i40e::lan_queue_tx::tx_desc_ctx"]
    class C_0001458958468719460719 {
        +prepare() : void
        +process() : void
        +processed() : void
        +tx_desc_ctx(lan_queue_tx & queue_) : void
        +d : ice_tx_desc *
        #tq : lan_queue_tx &
    }
    class C_0001823594872019141099["i40e::lan_queue_tx::dma_hwb"]
    class C_0001823594872019141099 {
        +dma_hwb(lan_queue_tx & queue_, uint32_t pos, uint32_t cnt, uint32_t next_head) : void
        +done() : void
        +~dma_hwb() : void
        +cnt : uint32_t
        +next_head : uint32_t
        +pos : uint32_t
        #queue : lan_queue_tx &
    }
    class C_0001319659230247428865["i40e::lan_queue_rx"]
    class C_0001319659230247428865 {
        +lan_queue_rx(lan & lanmgr_, uint32_t & reg_tail, size_t idx, uint32_t & reg_ena, uint32_t & fpm_basereg, uint32_t & reg_intqctl) : void
        #desc_ctx_create() : desc_ctx &
        #initialize() : void
        +packet_received(const void * data, size_t len, uint32_t hash) : void
        +reset() : void
        #crc_strip : bool
        #dbuff_size : uint16_t
        #dcache : std::deque&lt;rx_desc_ctx *&gt;
        #hbuff_size : uint16_t
        #rxmax : uint16_t
    }
    class C_0001178457511524015063["i40e::lan_queue_rx::rx_desc_ctx"]
    class C_0001178457511524015063 {
        #data_written(uint64_t addr, size_t len) : void
        +packet_received(const void * data, size_t len, bool last) : void
        +process() : void
        +rx_desc_ctx(lan_queue_rx & queue_) : void
        #rq : lan_queue_rx &
    }
    class C_0000991480968877122627["i40e::rss_key_cache"]
    class C_0000991480968877122627 {
        +rss_key_cache(const uint32_t (&)[13] key_) : void
        #build() : void
        +hash_ipv4(uint32_t sip, uint32_t dip, uint16_t sp, uint16_t dp) : uint32_t
        +set_dirty() : void
        #cache : uint32_t[288]
        #cache_dirty : bool
        #cache_len : const size_t
        #key : const uint32_t &lpar;&&rpar;[13]
        #key_len : const size_t
    }
    class C_0000612576104166672940["i40e::lan"]
    class C_0000612576104166672940 {
        +lan(e810_bm & dev, size_t num_qs) : void
        +packet_received(const void * data, size_t len) : void
        +qena_updated(uint16_t idx, bool rx) : void
        +reset() : void
        +rss_key_updated() : void
        #rss_steering(const void * data, size_t len, uint16_t & queue, uint32_t & hash) : bool
        +tail_updated(uint16_t idx, bool rx) : void
        #dev : e810_bm &
        #log : logger
        #num_qs : const size_t
        #rss_kc : rss_key_cache
        #rss_last_queue : size_t
        #rxqs : lan_queue_rx **
        #txqs : lan_queue_tx **
    }
    class C_0001242961382728679267["i40e::completion_event_manager"]
    class C_0001242961382728679267 {
        +completion_event_manager(e810_bm & dev, size_t num_qs) : void
        +qena_updated(uint16_t idx) : void
        +reset() : void
        +tail_updated(uint16_t idx) : void
        +ceqs : completion_event_queue **
        #dev : e810_bm &
        #log : logger
        #num_qs : const size_t
    }
    class C_0002062517402874902700["i40e::shadow_ram"]
    class C_0002062517402874902700 {
        +shadow_ram(e810_bm & dev) : void
        +read(uint16_t addr) : uint16_t
        +reg_updated() : void
        +write(uint16_t addr, uint16_t val) : void
        #dev : e810_bm &
        #log : logger
    }
    class C_0001686106494396747874["i40e::e810_switch"]
    class C_0001686106494396747874 {
        +e810_switch(e810_bm & dev_) : void
        +add_rule(struct ice_aqc_sw_rules_elem * add_sw_rules) : bool
        +print_sw_rule(struct ice_aqc_sw_rules_elem * add_sw_rules) : void$
        +select_queue(const void * data, size_t len, uint16_t * queue) : void
        -dev : e810_bm &
        -mac_rules : std::map&lt;uint64_t,uint16_t&gt;
    }
    class C_0000379814251055047434["i40e::e810_bm"]
    class C_0000379814251055047434 {
        +e810_bm() : void
        +~e810_bm() : void
        +DmaComplete(nicbm::DMAOp & op) : void
        +EthRx(uint8_t port, std::optional<uint16_t> queue, const void * data, size_t len) : void
        +RegRead(uint8_t bar, uint64_t addr, void * dest, size_t len) : void
        +RegRead32(uint8_t bar, uint64_t addr) : uint32_t
        +RegWrite(uint8_t bar, uint64_t addr, const void * src, size_t len) : void
        +RegWrite32(uint8_t bar, uint64_t addr, uint32_t val) : void
        +SetupIntro(struct SimbricksProtoPcieDevIntro & di) : void
        +SignalInterrupt(uint16_t vector, uint8_t itr) : void
        +Timed(nicbm::TimedEvent & ev) : void
        #reg_io_read(uint64_t addr) : uint32_t
        #reg_io_write(uint64_t addr, uint32_t val) : void
        #reg_mem_read32(uint64_t addr) : uint32_t
        #reg_mem_write32(uint64_t addr, uint32_t val) : void
        #reset(bool indicate_done) : void
        #BAR_IO : const unsigned int
        #BAR_MSIX : const unsigned int
        #BAR_REGS : const unsigned int
        #MAX_MTU : const uint16_t
        #NUM_FD_BEST_EFFORT : const uint16_t
        #NUM_FD_GUAR : const uint16_t
        #NUM_ITR : const uint8_t
        #NUM_PFINTS : const uint32_t
        #NUM_QUEUES : const uint32_t
        #NUM_RXDID : const uint32_t
        #NUM_VSIS : const uint32_t
        #bcam : e810_switch
        #cem : completion_event_manager
        #cqp : control_queue_pair
        #ctx_addr : u8[2048][22]
        #hmc : host_mem_cache
        #intevs : int_ev[2048]
        #lanmgr : lan
        #last_returned_node : int
        #last_used_parent_node : int
        #log : logger
        #node1 : bool
        #node3 : bool
        #node4 : bool
        #node5 : bool
        #node6 : bool
        #pf_atq : queue_admin_tx
        #pf_mbx_atq : queue_admin_tx
        #regs : i40e_regs
        #sched_nodes : std::map&lt;int,struct ice_aqc_txsched_elem_data *&gt;
        #shram : shadow_ram
        #topo_elem : struct ice_aqc_get_topo_elem
        #vsi0_first_queue : size_t
    }
    class C_0001538886357076207462["i40e::e810_bm::i40e_regs"]
    class C_0001538886357076207462 {
        +GLINT_ITR0 : uint32_t[2048]
        +GLINT_ITR1 : uint32_t[2048]
        +GLINT_ITR2 : uint32_t[2048]
        +GLPRT_BPRCL : uint32_t[8]
        +GLPRT_BPTCL : uint32_t[8]
        +GLPRT_CRCERRS : uint32_t[8]
        +GLPRT_GORCL : uint32_t[8]
        +GLPRT_GOTCL : uint32_t[8]
        +GLPRT_ILLERRC : uint32_t[8]
        +GLPRT_LXOFFRXC : uint32_t[8]
        +GLPRT_LXOFFTXC : uint32_t[8]
        +GLPRT_LXONRXC : uint32_t[8]
        +GLPRT_LXONTXC : uint32_t[8]
        +GLPRT_MLFC : uint32_t[8]
        +GLPRT_MPRCL : uint32_t[8]
        +GLPRT_MPTCL : uint32_t[8]
        +GLPRT_MRFC : uint32_t[8]
        +GLPRT_PRC1023L : uint32_t[8]
        +GLPRT_PRC127L : uint32_t[8]
        +GLPRT_PRC1522L : uint32_t[8]
        +GLPRT_PRC255L : uint32_t[8]
        +GLPRT_PRC511L : uint32_t[8]
        +GLPRT_PRC64L : uint32_t[8]
        +GLPRT_PRC9522L : uint32_t[8]
        +GLPRT_PTC1023L : uint32_t[8]
        +GLPRT_PTC127L : uint32_t[8]
        +GLPRT_PTC1522L : uint32_t[8]
        +GLPRT_PTC255L : uint32_t[8]
        +GLPRT_PTC511L : uint32_t[8]
        +GLPRT_PTC64L : uint32_t[8]
        +GLPRT_PTC9522L : uint32_t[8]
        +GLPRT_RFC : uint32_t[8]
        +GLPRT_RJC : uint32_t[8]
        +GLPRT_RLEC : uint32_t[8]
        +GLPRT_ROC : uint32_t[8]
        +GLPRT_RUC : uint32_t[8]
        +GLPRT_TDOLD : uint32_t[8]
        +GLPRT_UPRCL : uint32_t[8]
        +GLPRT_UPTCL : uint32_t[8]
        +GLV_BPRCL : uint32_t[8]
        +GLV_BPTCL : uint32_t[8]
        +GLV_GORCL : uint32_t[768]
        +GLV_GOTCL : uint32_t[768]
        +GLV_MPRCL : uint32_t[768]
        +GLV_MPTCL : uint32_t[768]
        +GLV_RDPC : uint32_t[768]
        +GLV_TEPC : uint32_t[768]
        +GLV_UPRCL : uint32_t[768]
        +GLV_UPTCL : uint32_t[768]
        +QRXFLXP_CNTXT : uint32_t[2048]
        +QRX_CONTEXT : uint32_t[16384]
        +QRX_CTRL : uint32_t[2048]
        +QTX_COMM_DBELL : uint32_t[1536]
        +flex_rxdid_0 : uint32_t[64]
        +flex_rxdid_1 : uint32_t[64]
        +flex_rxdid_2 : uint32_t[64]
        +flex_rxdid_3 : uint32_t[64]
        +glgen_rstctl : uint32_t
        +glgen_stat : uint32_t
        +glhmc_lanrxbase : uint32_t[16]
        +glhmc_lanrxcnt : uint32_t[16]
        +glhmc_lantxbase : uint32_t[16]
        +glhmc_lantxcnt : uint32_t[16]
        +glint_ceqctl : uint32_t[2048]
        +glint_ctl : uint32_t
        +gllan_rctl_0 : uint32_t
        +gllan_txpre_qdis : uint32_t[12]
        +glnvm_srctl : uint32_t
        +glnvm_srdata : uint32_t
        +glrpb_ghw : uint32_t
        +glrpb_glw : uint32_t
        +glrpb_phw : uint32_t
        +glrpb_plw : uint32_t
        +pf_arqba : uint64_t
        +pf_arqh : uint32_t
        +pf_arqlen : uint32_t
        +pf_arqt : uint32_t
        +pf_atqba : uint64_t
        +pf_atqh : uint32_t
        +pf_atqlen : uint32_t
        +pf_atqt : uint32_t
        +pf_mbx_arqba : uint64_t
        +pf_mbx_arqh : uint32_t
        +pf_mbx_arqlen : uint32_t
        +pf_mbx_arqt : uint32_t
        +pf_mbx_atqba : uint64_t
        +pf_mbx_atqh : uint32_t
        +pf_mbx_atqlen : uint32_t
        +pf_mbx_atqt : uint32_t
        +pf_mbx_vt_pfalloc : uint32_t
        +pfhmc_errordata : uint32_t
        +pfhmc_errorinfo : uint32_t
        +pfhmc_pdinv : uint32_t
        +pfhmc_sdcmd : uint32_t
        +pfhmc_sddatahigh : uint32_t
        +pfhmc_sddatalow : uint32_t
        +pfint_dyn_ctl0 : uint32_t
        +pfint_dyn_ctln : uint32_t[2047]
        +pfint_icr0 : uint32_t
        +pfint_icr0_ena : uint32_t
        +pfint_itrn : uint32_t[3][2048]
        +pfint_lnklst0 : uint32_t
        +pfint_lnklstn : uint32_t[2047]
        +pfint_raten : uint32_t[2047]
        +pfint_stat_ctl0 : uint32_t
        +pfqf_ctl_0 : uint32_t
        +pfqf_hkey : uint32_t[13]
        +pfqf_hlut : uint32_t[128]
        +prt_l2tagsen : uint32_t
        +prtdcb_fccfg : uint32_t
        +prtdcb_mflcn : uint32_t
        +prtqf_ctl_0 : uint32_t
        +qint_rqctl : uint32_t[1536]
        +qint_tqctl : uint32_t[1536]
        +qrx_ena : uint32_t[2048]
        +qrx_tail : uint32_t[2048]
        +qtx_comm_head : uint32_t[1536]
        +qtx_ctl : uint32_t[1536]
        +qtx_ena : uint32_t[2048]
        +qtx_tail : uint32_t[1536]
        +reg_PFPE_CCQPHIGH : uint32_t
        +reg_PFPE_CCQPLOW : uint32_t
        +reg_PFPE_CCQPSTATUS : uint32_t
        +reg_PFPE_CQPDB : uint32_t
        +reg_PFPE_CQPTAIL : uint32_t
    }
    class C_0000478844463769291504["i40e::cem"]
    class C_0000478844463769291504 {
    }
    class C_0000791033687829459498["VmuxRunner"]
    class C_0000791033687829459498 {
        +VmuxRunner(std::string socket, std::shared_ptr<VmuxDevice> device, int efd, std::shared_ptr<VfioUserServer> vfu) : void
        -_log(vfu_ctx_t * vfu_ctx, int level, const char * msg) : void$
        -add_caps(std::shared_ptr<VfioConsumer> vfioc) : void
        -initilize() : void
        +is_connected() : bool
        +is_initialized() : bool
        +join() : boost::outcome_v2::basic_result&lt;void&gt;
        -run() : void
        -set_failed(std::string error) : void
        +start() : void
        +stop() : void
        +caps : std::shared_ptr&lt;Capabilities&gt;
        +device : std::shared_ptr&lt;VmuxDevice&gt;
        +runner : std::thread
        +running : std::atomic_bool
        +socket : std::string
        +state : std::atomic_int
        +termination_error : std::string
        +vfu : std::shared_ptr&lt;VfioUserServer&gt;
    }
    class C_0000033081942517560523["VmuxRunner::State"]
    class C_0000033081942517560523 {
        <<enumeration>>
        NOT_STARTED
        STARTED
        INITILIZED
        CONNECTED
    }
    class C_0000534835183506956503["FfiCallbacks"]
    class C_0000534835183506956503 {
        +dma_read_cb : DmaReadCallback
        +dma_write_cb : DmaWriteCallback
        +issue_interrupt_cb : IssueInterruptCallback
        +private_ptr : void *
        +send_cb : SendCallback
    }
    class C_0001441512775685395922["InterruptThrottlerAccurate"]
    class C_0001441512775685395922 {
        +InterruptThrottlerAccurate(int efd, int irq_idx, std::shared_ptr<GlobalInterrupts> irq_glob) : void
        +defer_interrupt(int duration_ns) : void
        +registerEpoll(int efd) : void
        +send_interrupt() : void
        +timer_cb(int fd, void * this__) : void$
        +try_interrupt(ulong interrupt_spacing_, bool int_pending) : ulong
        +efd : int
        +factor : ulong
        +irq_idx : int
        +is_deferred : std::atomic&lt;bool&gt;
        +last_interrupt_ts : struct timespec
        +timer_callback : epoll_callback
        +timer_fd : int
        +vfuServer : std::shared_ptr&lt;VfioUserServer&gt;
    }
    class C_0000090504835839559348["InterruptThrottlerQemu"]
    class C_0000090504835839559348 {
        +InterruptThrottlerQemu(int efd, int irq_idx, std::shared_ptr<GlobalInterrupts> irq_glob) : void
        -defer_interrupt(int duration_ns) : void
        -pci_set_irq(bool level) : void
        -registerEpoll(int efd) : void
        -send_interrupt() : void
        -timer_cb(int fd, void * this__) : void$
        +try_interrupt(ulong interrupt_spacing, bool no_int_pending) : ulong
        -efd : int
        -factor : ulong
        -irq_idx : int
        -irq_level : bool
        -is_deferred : std::atomic&lt;bool&gt;
        -mit_irq_level : bool
        -timer_callback : epoll_callback
        -timer_fd : int
    }
    class C_0000994914293763049211["E1000EmulatedDevice"]
    class C_0000994914293763049211 {
        +E1000EmulatedDevice(int device_id, std::shared_ptr<Driver> driver, int efd, bool spaced_interrupts, std::shared_ptr<GlobalInterrupts> globalIrq, const uint8_t (*)[6] mac_addr) : void
        +~E1000EmulatedDevice() : void
        -bar0callback(vfu_ctx_t * vfu_ctx, char *const buf, size_t count, __loff_t offset, const bool is_write) : ssize_t$
        -bar1callback(vfu_ctx_t * vfu_ctx, char *const buf, size_t count, __loff_t offset, const bool is_write) : ssize_t$
        -dma_read_cb(void * private_ptr, uintptr_t dma_address, uint8_t * buffer, uintptr_t len) : void$
        -dma_register_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        -dma_unregister_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        -dma_write_cb(void * private_ptr, uintptr_t dma_address, const uint8_t * buffer, uintptr_t len) : void$
        +driver_cb(int vm_number, void * this__) : void$
        +ethRx(char * data, size_t len) : void
        -init_bar_callbacks(VfioUserServer & vfu) : void
        -init_general_callbacks(VfioUserServer & vfu) : void
        -init_irqs(VfioUserServer & vfu) : void
        +init_pci_ids() : void
        -irq_state_unimplemented_cb(vfu_ctx_t * vfu_ctx, uint32_t start, uint32_t count, bool mask) : void$
        -issue_interrupt_cb(void * private_ptr, bool int_pending) : void$
        -issue_spaced_interrupt_cb(void * private_ptr, bool int_pending) : void$
        -registerDriverEpoll(std::shared_ptr<Driver> driver, int efd) : void
        -reset_device_cb(vfu_ctx_t * vfu_ctx, vfu_reset_type_t type) : int$
        -send_cb(void * private_ptr, const uint8_t * buffer, uintptr_t len) : void$
        +setup_vfu(std::shared_ptr<VfioUserServer> vfu) : void
        -bars_nr : const int
        -e1000 : E1000FFI *
        -efd : int
        -irqThrottle : std::shared_ptr&lt;InterruptThrottlerNone&gt;
        -tapCallback : epoll_callback
    }
    class C_0001904152156171249337["E810EmulatedDevice"]
    class C_0001904152156171249337 {
        +E810EmulatedDevice(int device_id, std::shared_ptr<Driver> driver, int efd, const uint8_t (*)[6] mac_addr, std::shared_ptr<GlobalInterrupts> irq_glob) : void
        -dma_register_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        -dma_unregister_cb(vfu_ctx_t * vfu_ctx, vfu_dma_info_t * info) : void$
        +driver_cb(int vm_number, void * this__) : void$
        -expected_access_callback(vfu_ctx_t * vfu_ctx, char *const buf, size_t count, __loff_t offset, const bool is_write) : ssize_t$
        -init_bar_callbacks(VfioUserServer & vfu) : void
        -init_general_callbacks(VfioUserServer & vfu) : void
        -init_irqs(VfioUserServer & vfu) : void
        +init_pci_ids() : void
        -irq_state_cb(vfu_ctx_t * vfu_ctx, uint32_t start, uint32_t count, bool mask) : void$
        +processAllPollTimers() : void
        -registerDriverEpoll(std::shared_ptr<Driver> driver, int efd) : void
        -reset_device_cb(vfu_ctx_t * vfu_ctx, vfu_reset_type_t type) : int$
        +setup_vfu(std::shared_ptr<VfioUserServer> vfu) : void
        -unexpected_access_callback(vfu_ctx_t * vfu_ctx, char *const buf, size_t count, __loff_t offset, const bool is_write) : ssize_t$
        -BAR_REGS : const unsigned int
        -callbacks : std::shared_ptr&lt;nicbm::Runner::CallbackAdaptor&gt;
        -deviceIntro : SimbricksProtoPcieDevIntro
        -efd : int
        -irqThrottle : std::vector&lt;std::shared_ptr&lt;InterruptThrottlerSimbricks&gt;&gt;
        -mac_addr : const uint8_t[6]
        +model : std::shared_ptr&lt;i40e::e810_bm&gt;
        -tapCallback : epoll_callback
    }
    class C_0000671319619940290584["PassthroughDevice"]
    class C_0000671319619940290584 {
        +PassthroughDevice(int device_id, std::shared_ptr<VfioConsumer> vfioc, std::string pci_address) : void
        -init_pci_ids(std::string device) : void
        +setup_vfu(std::shared_ptr<VfioUserServer> vfu) : void
    }
    class C_0000551166128640177691["Dpdk"]
    class C_0000551166128640177691 {
        +Dpdk(int num_vms, const uint8_t (*)[6] mac_addr, int argc, char ** argv) : void
        +~Dpdk() : void
        +add_switch_rule(int vm_id, uint64_t dst_addr, uint16_t dst_queue) : bool
        -get_queue_id(int vm, int queue) : uint16_t
        +poll_once() : void
        +recv(int vm_id) : void
        +recv_consumed(int vm_id) : void
        +send(const char * buf, const size_t len) : void
        -bufs : struct rte_mbuf *[32]
        -max_queues_per_vm : const uint16_t
        -mbuf_pool : struct rte_mempool *
        -port_id : uint16_t
    }
    class C_0001495092275455332964["&lpar;anonymous_9856188&rpar;"]
    class C_0001495092275455332964 {
        +bar1 : void *
        +bar1size : size_t
        +value : uint64_t[2]
    }
    class C_0000101772139743444757["vfu_ctx"]
    class C_0000101772139743444757 {
        +client_max_data_xfer_size : size_t
        +client_max_fds : int
        +dev_type : vfu_dev_type_t
        +dma : struct dma_controller *
        +dma_register : vfu_dma_register_cb_t *
        +dma_unregister : vfu_dma_unregister_cb_t *
        +flags : uint64_t
        +in_cb : enum cb_type
        +irq_count : uint32_t[5]
        +irq_state_cbs : vfu_dev_irq_state_cb_t *[5]
        +irqs : vfu_irqs_t *
        +log : vfu_log_fn_t *
        +log_level : int
        +migration : struct migration *
        +nr_regions : size_t
        +pci : struct pci_dev
        +pci_cap_exp_off : ssize_t
        +pending : struct vfu_ctx_pending_info
        +pvt : void *
        +quiesce : vfu_device_quiesce_cb_t *
        +quiesced : bool
        +realized : bool
        +reg_info : vfu_reg_info_t *
        +reset : vfu_reset_cb_t *
        +tran : struct transport_ops *
        +tran_data : void *
        +uuid : char *
    }
    class C_0000185995840338241634["i40e_tx_desc"]
    class C_0000185995840338241634 {
    }
    class C_0000436487055137639850["ice_flow_seg_info"]
    class C_0000436487055137639850 {
    }
    class C_0000725168168684726943["ice_vsi_ctx"]
    class C_0000725168168684726943 {
    }
    class C_0001384520551938695810["ice_sw_recipe"]
    class C_0001384520551938695810 {
    }
    class C_0001441908958444929559["dma_sg"]
    class C_0001441908958444929559 {
    }
    class C_0001510582512972220886["E1000FFI"]
    class C_0001510582512972220886 {
    }
    class C_0001540434081082808760["ice_acl_tbl"]
    class C_0001540434081082808760 {
    }
    class C_0001995025053336407007["irdma_sc_dev"]
    class C_0001995025053336407007 {
    }
    class C_0000437600575994845645["pmcs::&lpar;anonymous_30328&rpar;"]
    class C_0000437600575994845645 {
        + : pmcs::::&lpar;anonymous_30381&rpar;
        +raw : uint16_t
    }
    class C_0002055032446611580327["pmcs::&lpar;anonymous_30328&rpar;::&lpar;&rpar;"]
    class C_0002055032446611580327 {
        +dsc : uint16_t
        +dse : uint16_t
        +nsfrst : uint16_t
        +pmee : uint16_t
        +pmes : uint16_t
        +ps : uint16_t
        +res1 : uint16_t
        +res2 : uint16_t
    }
    class C_0000010076011894453093["pxdc::&lpar;anonymous_32009&rpar;"]
    class C_0000010076011894453093 {
        +appme : uint16_t
        +cere : uint16_t
        +ens : uint16_t
        +ero : uint16_t
        +ete : uint16_t
        +fere : uint16_t
        +iflr : uint16_t
        +mps : uint16_t
        +mrrs : uint16_t
        +nfere : uint16_t
        +pfe : uint16_t
        +urre : uint16_t
    }
    class C_0001256699510227509227["pxlc::&lpar;anonymous_33017&rpar;"]
    class C_0001256699510227509227 {
        +aspmc : uint16_t
        +ccc : uint16_t
        +clkreq_en : uint16_t
        +es : uint16_t
        +hawd : uint16_t
        +labie : uint16_t
        +lbmie : uint16_t
        +ld : uint16_t
        +rcb : uint16_t
        +rl : uint16_t
        +rsvdp1 : uint16_t
        +rsvdp2 : uint16_t
    }
    class C_0001874438300929597692["pxdc2::&lpar;anonymous_35305&rpar;"]
    class C_0001874438300929597692 {
        +ari : uint32_t
        +atomic_egress_block : uint32_t
        +atomic_req : uint32_t
        +comp_timeout : uint32_t
        +comp_timout_dis : uint32_t
        +end_end_tlp_prefix_block : uint32_t
        +ido_cmp_en : uint32_t
        +ido_req_en : uint32_t
        +ltr_en : uint32_t
        +obff_en : uint32_t
    }
    class C_0001609136868428846094["&lpar;anonymous_37584&rpar;"]
    class C_0001609136868428846094 {
        + : ::&lpar;anonymous_37637&rpar;
        +raw : uint32_t
    }
    class C_0000955096108681586365["&lpar;anonymous_37584&rpar;::&lpar;&rpar;"]
    class C_0000955096108681586365 {
        +sid : uint16_t
        +vid : uint16_t
    }
    class C_0001331559657023348235["&lpar;anonymous_37902&rpar;"]
    class C_0001331559657023348235 {
        +raw : uint8_t
    }
    class C_0002213334569047999371["&lpar;anonymous_38067&rpar;"]
    class C_0002213334569047999371 {
        + : ::&lpar;anonymous_38119&rpar;
        +raw : uint32_t
    }
    class C_0001310226396389542880["&lpar;anonymous_38067&rpar;::&lpar;&rpar;"]
    class C_0001310226396389542880 {
        +io : ::::&lpar;anonymous_38326&rpar;
        +mem : ::::&lpar;anonymous_38158&rpar;
    }
    class C_0001316970566572619351["&lpar;anonymous_38067&rpar;::&lpar;&rpar;::&lpar;mem&rpar;"]
    class C_0001316970566572619351 {
        +base_address : unsigned int
        +locatable : unsigned int
        +prefetchable : unsigned int
        +region_type : unsigned int
    }
    class C_0000875568599650355560["&lpar;anonymous_38067&rpar;::&lpar;&rpar;::&lpar;io&rpar;"]
    class C_0000875568599650355560 {
        +base_address : unsigned int
        +region_type : unsigned int
        +reserved : unsigned int
    }
    class C_0000840064031129406316["&lpar;anonymous_38729&rpar;"]
    class C_0000840064031129406316 {
        +raw : uint8_t
    }
    class C_0001624865461390139702["&lpar;anonymous_38893&rpar;"]
    class C_0001624865461390139702 {
        + : ::&lpar;anonymous_38973&rpar;
        +raw : uint8_t[3]
    }
    class C_0000964940637499869262["&lpar;anonymous_38893&rpar;::&lpar;&rpar;"]
    class C_0000964940637499869262 {
        +bcc : uint8_t
        +pi : uint8_t
        +scc : uint8_t
    }
    class C_0000571249859945942639["&lpar;anonymous_39263&rpar;"]
    class C_0000571249859945942639 {
        + : ::&lpar;anonymous_39315&rpar;
        +raw : uint16_t
    }
    class C_0000285303035737969897["&lpar;anonymous_39263&rpar;::&lpar;&rpar;"]
    class C_0000285303035737969897 {
        +c66 : unsigned int
        +cl : unsigned int
        +devt : unsigned int
        +dpd : unsigned int
        +dpe : unsigned int
        +fbc : unsigned int
        +is : unsigned int
        +res1 : unsigned int
        +res2 : unsigned int
        +rma : unsigned int
        +rta : unsigned int
        +sse : unsigned int
        +sta : unsigned int
    }
    class C_0000000219605791623204["&lpar;anonymous_39989&rpar;"]
    class C_0000000219605791623204 {
        + : ::&lpar;anonymous_40041&rpar;
        +raw : uint16_t
    }
    class C_0000556936535522162917["&lpar;anonymous_39989&rpar;::&lpar;&rpar;"]
    class C_0000556936535522162917 {
        +bme : uint8_t
        +fbe : uint8_t
        +id : uint8_t
        +iose : uint8_t
        +mse : uint8_t
        +mwie : uint8_t
        +pee : uint8_t
        +res1 : uint8_t
        +sce : uint8_t
        +see : uint8_t
        +vga : uint8_t
        +zero : uint8_t
    }
    class C_0000068026855969123636["&lpar;anonymous_40668&rpar;"]
    class C_0000068026855969123636 {
        + : ::&lpar;anonymous_40721&rpar;
        +raw : uint32_t
    }
    class C_0001857979298417013757["&lpar;anonymous_40668&rpar;::&lpar;&rpar;"]
    class C_0001857979298417013757 {
        +did : uint16_t
        +vid : uint16_t
    }
    class C_0001009408635686061711["&lpar;anonymous_40990&rpar;"]
    class C_0001009408635686061711 {
        + : ::&lpar;anonymous_41043&rpar;
        +raw : uint16_t
    }
    class C_0000879004560023838747["&lpar;anonymous_40990&rpar;::&lpar;&rpar;"]
    class C_0000879004560023838747 {
        +iline : uint8_t
        +ipin : uint8_t
    }
    class C_0001260147442676065140["&lpar;anonymous_41308&rpar;"]
    class C_0001260147442676065140 {
        + : ::&lpar;anonymous_41387&rpar;
        +raw : uint8_t[64]
    }
    class C_0002065580543912101256["&lpar;anonymous_41308&rpar;::&lpar;&rpar;"]
    class C_0002065580543912101256 {
        +bars : vfu_bar_t[6]
        +bist : vfu_pci_hdr_bist_t
        +cap : uint8_t
        +cc : vfu_pci_hdr_cc_t
        +ccptr : uint32_t
        +cls : uint8_t
        +cmd : vfu_pci_hdr_cmd_t
        +erom : uint32_t
        +htype : vfu_pci_hdr_htype_t
        +id : vfu_pci_hdr_id_t
        +intr : vfu_pci_hdr_intr_t
        +mgnt : uint8_t
        +mlat : uint8_t
        +mlt : uint8_t
        +res1 : uint8_t[7]
        +rid : uint8_t
        +ss : vfu_pci_hdr_ss_t
        +sts : vfu_pci_hdr_sts_t
    }
    class C_0002252776187892980298["&lpar;anonymous_42121&rpar;"]
    class C_0002252776187892980298 {
        + : ::&lpar;anonymous_42160&rpar;
        +extended : uint8_t[]
    }
    class C_0000724503784896193520["&lpar;anonymous_42121&rpar;::&lpar;&rpar;"]
    class C_0000724503784896193520 {
        +hdr : vfu_pci_hdr_t
        +raw : uint8_t[256]
    }
    class C_0000749290222837180599["vfio_user_header::&lpar;anonymous_52873&rpar;"]
    class C_0000749290222837180599 {
        +error : uint32_t
        +no_reply : uint32_t
        +resvd : uint32_t
        +type : uint32_t
    }
    class C_0000521175375273031613["&lpar;anonymous_58741&rpar;"]
    class C_0000521175375273031613 {
        +data_written : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t&rpar;
        +get_pending_bytes : uint64_t &lpar;*&rpar;&lpar;vfu_ctx_t *&rpar;
        +prepare_data : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t *,uint64_t *&rpar;
        +read_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
        +transition : int &lpar;*&rpar;&lpar;vfu_ctx_t *,vfu_migr_state_t&rpar;
        +version : int
        +write_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
    }
    class C_0002215715683598855901["SimbricksProtoPcieDevIntro::&lpar;anonymous_64282&rpar;"]
    class C_0002215715683598855901 {
        +flags : uint64_t
        +len : uint64_t
    }
    class C_0001026265406073214326["pmcs::&lpar;anonymous_1702732&rpar;"]
    class C_0001026265406073214326 {
        + : pmcs::::&lpar;anonymous_1702785&rpar;
        +raw : uint16_t
    }
    class C_0001351324277023028998["pmcs::&lpar;anonymous_1702732&rpar;::&lpar;&rpar;"]
    class C_0001351324277023028998 {
        +dsc : uint16_t
        +dse : uint16_t
        +nsfrst : uint16_t
        +pmee : uint16_t
        +pmes : uint16_t
        +ps : uint16_t
        +res1 : uint16_t
        +res2 : uint16_t
    }
    class C_0000989625567625931179["pxdc::&lpar;anonymous_1704419&rpar;"]
    class C_0000989625567625931179 {
        +appme : uint16_t
        +cere : uint16_t
        +ens : uint16_t
        +ero : uint16_t
        +ete : uint16_t
        +fere : uint16_t
        +iflr : uint16_t
        +mps : uint16_t
        +mrrs : uint16_t
        +nfere : uint16_t
        +pfe : uint16_t
        +urre : uint16_t
    }
    class C_0001179810120839048880["pxlc::&lpar;anonymous_1705413&rpar;"]
    class C_0001179810120839048880 {
        +aspmc : uint16_t
        +ccc : uint16_t
        +clkreq_en : uint16_t
        +es : uint16_t
        +hawd : uint16_t
        +labie : uint16_t
        +lbmie : uint16_t
        +ld : uint16_t
        +rcb : uint16_t
        +rl : uint16_t
        +rsvdp1 : uint16_t
        +rsvdp2 : uint16_t
    }
    class C_0002165074701977708077["pxdc2::&lpar;anonymous_1707687&rpar;"]
    class C_0002165074701977708077 {
        +ari : uint32_t
        +atomic_egress_block : uint32_t
        +atomic_req : uint32_t
        +comp_timeout : uint32_t
        +comp_timout_dis : uint32_t
        +end_end_tlp_prefix_block : uint32_t
        +ido_cmp_en : uint32_t
        +ido_req_en : uint32_t
        +ltr_en : uint32_t
        +obff_en : uint32_t
    }
    class C_0002027487898351993136["&lpar;anonymous_1709930&rpar;"]
    class C_0002027487898351993136 {
        + : ::&lpar;anonymous_1709983&rpar;
        +raw : uint32_t
    }
    class C_0000689348665294676783["&lpar;anonymous_1709930&rpar;::&lpar;&rpar;"]
    class C_0000689348665294676783 {
        +sid : uint16_t
        +vid : uint16_t
    }
    class C_0000271766995839723017["&lpar;anonymous_1710248&rpar;"]
    class C_0000271766995839723017 {
        +raw : uint8_t
    }
    class C_0001775053153970110284["&lpar;anonymous_1710413&rpar;"]
    class C_0001775053153970110284 {
        + : ::&lpar;anonymous_1710465&rpar;
        +raw : uint32_t
    }
    class C_0000798748517201541367["&lpar;anonymous_1710413&rpar;::&lpar;&rpar;"]
    class C_0000798748517201541367 {
        +io : ::::&lpar;anonymous_1710672&rpar;
        +mem : ::::&lpar;anonymous_1710504&rpar;
    }
    class C_0000281466079495533354["&lpar;anonymous_1710413&rpar;::&lpar;&rpar;::&lpar;mem&rpar;"]
    class C_0000281466079495533354 {
        +base_address : unsigned int
        +locatable : unsigned int
        +prefetchable : unsigned int
        +region_type : unsigned int
    }
    class C_0002190719668329921561["&lpar;anonymous_1710413&rpar;::&lpar;&rpar;::&lpar;io&rpar;"]
    class C_0002190719668329921561 {
        +base_address : unsigned int
        +region_type : unsigned int
        +reserved : unsigned int
    }
    class C_0002205611709546032519["&lpar;anonymous_1711073&rpar;"]
    class C_0002205611709546032519 {
        +raw : uint8_t
    }
    class C_0000067062132320900599["&lpar;anonymous_1711237&rpar;"]
    class C_0000067062132320900599 {
        + : ::&lpar;anonymous_1711315&rpar;
        +raw : uint8_t[3]
    }
    class C_0002097470307992372342["&lpar;anonymous_1711237&rpar;::&lpar;&rpar;"]
    class C_0002097470307992372342 {
        +bcc : uint8_t
        +pi : uint8_t
        +scc : uint8_t
    }
    class C_0000962813614173819274["&lpar;anonymous_1711605&rpar;"]
    class C_0000962813614173819274 {
        + : ::&lpar;anonymous_1711657&rpar;
        +raw : uint16_t
    }
    class C_0001939035163927293114["&lpar;anonymous_1711605&rpar;::&lpar;&rpar;"]
    class C_0001939035163927293114 {
        +c66 : unsigned int
        +cl : unsigned int
        +devt : unsigned int
        +dpd : unsigned int
        +dpe : unsigned int
        +fbc : unsigned int
        +is : unsigned int
        +res1 : unsigned int
        +res2 : unsigned int
        +rma : unsigned int
        +rta : unsigned int
        +sse : unsigned int
        +sta : unsigned int
    }
    class C_0001002620906782148803["&lpar;anonymous_1712325&rpar;"]
    class C_0001002620906782148803 {
        + : ::&lpar;anonymous_1712377&rpar;
        +raw : uint16_t
    }
    class C_0001754687028751726234["&lpar;anonymous_1712325&rpar;::&lpar;&rpar;"]
    class C_0001754687028751726234 {
        +bme : uint8_t
        +fbe : uint8_t
        +id : uint8_t
        +iose : uint8_t
        +mse : uint8_t
        +mwie : uint8_t
        +pee : uint8_t
        +res1 : uint8_t
        +sce : uint8_t
        +see : uint8_t
        +vga : uint8_t
        +zero : uint8_t
    }
    class C_0001469430540947275542["&lpar;anonymous_1712998&rpar;"]
    class C_0001469430540947275542 {
        + : ::&lpar;anonymous_1713051&rpar;
        +raw : uint32_t
    }
    class C_0000600648903894090924["&lpar;anonymous_1712998&rpar;::&lpar;&rpar;"]
    class C_0000600648903894090924 {
        +did : uint16_t
        +vid : uint16_t
    }
    class C_0000179655088201290560["&lpar;anonymous_1713316&rpar;"]
    class C_0000179655088201290560 {
        + : ::&lpar;anonymous_1713369&rpar;
        +raw : uint16_t
    }
    class C_0001928512523602108106["&lpar;anonymous_1713316&rpar;::&lpar;&rpar;"]
    class C_0001928512523602108106 {
        +iline : uint8_t
        +ipin : uint8_t
    }
    class C_0001716596171044264167["&lpar;anonymous_1713634&rpar;"]
    class C_0001716596171044264167 {
        + : ::&lpar;anonymous_1713713&rpar;
        +raw : uint8_t[64]
    }
    class C_0001916586236756653340["&lpar;anonymous_1713634&rpar;::&lpar;&rpar;"]
    class C_0001916586236756653340 {
        +bars : vfu_bar_t[6]
        +bist : vfu_pci_hdr_bist_t
        +cap : uint8_t
        +cc : vfu_pci_hdr_cc_t
        +ccptr : uint32_t
        +cls : uint8_t
        +cmd : vfu_pci_hdr_cmd_t
        +erom : uint32_t
        +htype : vfu_pci_hdr_htype_t
        +id : vfu_pci_hdr_id_t
        +intr : vfu_pci_hdr_intr_t
        +mgnt : uint8_t
        +mlat : uint8_t
        +mlt : uint8_t
        +res1 : uint8_t[7]
        +rid : uint8_t
        +ss : vfu_pci_hdr_ss_t
        +sts : vfu_pci_hdr_sts_t
    }
    class C_0000401896412252949059["&lpar;anonymous_1714437&rpar;"]
    class C_0000401896412252949059 {
        + : ::&lpar;anonymous_1714476&rpar;
        +extended : uint8_t[]
    }
    class C_0001768691411873337062["&lpar;anonymous_1714437&rpar;::&lpar;&rpar;"]
    class C_0001768691411873337062 {
        +hdr : vfu_pci_hdr_t
        +raw : uint8_t[256]
    }
    class C_0001038647605638960158["vfio_user_header::&lpar;anonymous_1725079&rpar;"]
    class C_0001038647605638960158 {
        +error : uint32_t
        +no_reply : uint32_t
        +resvd : uint32_t
        +type : uint32_t
    }
    class C_0001514910692621926317["&lpar;anonymous_1730899&rpar;"]
    class C_0001514910692621926317 {
        +data_written : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t&rpar;
        +get_pending_bytes : uint64_t &lpar;*&rpar;&lpar;vfu_ctx_t *&rpar;
        +prepare_data : int &lpar;*&rpar;&lpar;vfu_ctx_t *,uint64_t *,uint64_t *&rpar;
        +read_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
        +transition : int &lpar;*&rpar;&lpar;vfu_ctx_t *,vfu_migr_state_t&rpar;
        +version : int
        +write_data : ssize_t &lpar;*&rpar;&lpar;vfu_ctx_t *,void *,uint64_t,uint64_t&rpar;
    }
    class C_0001784447973160964265["SimbricksProtoPcieDevIntro::&lpar;anonymous_1747274&rpar;"]
    class C_0001784447973160964265 {
        +flags : uint64_t
        +len : uint64_t
    }
    class C_0000976664936919228646["pci_cap"]
    class C_0000976664936919228646 {
        +cb : cap_write_cb_t *
        +extended : bool
        +flags : unsigned int
        +hdr_size : size_t
        +id : uint16_t
        +name : const char *
        +off : size_t
        +size : size_t
    }
    class C_0001576776105022034997["vfu_msg"]
    class C_0001576776105022034997 {
        +hdr : struct vfio_user_header
        +in : vfu_msg::&lpar;anonymous_6029535&rpar;
        +nr_out_iovecs : size_t
        +out : vfu_msg::&lpar;anonymous_6029535&rpar;
        +out_iovecs : struct iovec *
        +processed_cmd : bool
    }
    class C_0002003044744197757253["vfu_msg::&lpar;out&rpar;"]
    class C_0002003044744197757253 {
        +fds : int *
        +iov : struct iovec
        +nr_fds : size_t
    }
    class C_0000465292333126521256["&lpar;anonymous_6029775&rpar;"]
    class C_0000465292333126521256 {
        +efds : int[0]
        +err_efd : int
        +max_ivs : uint32_t
        +req_efd : int
    }
    class C_0000386359578582595915["&lpar;anonymous_6029941&rpar;"]
    class C_0000386359578582595915 {
        +cb : vfu_region_access_cb_t *
        +fd : int
        +flags : uint32_t
        +mmap_areas : struct iovec *
        +nr_mmap_areas : int
        +offset : uint64_t
        +size : uint32_t
        +subregions : ::&lpar;anonymous_6030077&rpar;
    }
    class C_0001257821561157065077["&lpar;anonymous_6029941&rpar;::&lpar;subregions&rpar;"]
    class C_0001257821561157065077 {
        +lh_first : struct ioeventfd *
    }
    class C_0000005046596373671222["pci_dev"]
    class C_0000005046596373671222 {
        +caps : struct pci_cap[128]
        +config_space : vfu_pci_config_space_t *
        +ext_caps : struct pci_cap[128]
        +nr_caps : size_t
        +nr_ext_caps : size_t
        +type : vfu_pci_type_t
    }
    class C_0000065734781435037153["vfu_ctx_pending_state"]
    class C_0000065734781435037153 {
        <<enumeration>>
        VFU_CTX_PENDING_NONE
        VFU_CTX_PENDING_MSG
        VFU_CTX_PENDING_DEVICE_RESET
        VFU_CTX_PENDING_CTX_RESET
    }
    class C_0000735380303938825759["vfu_ctx_pending_info"]
    class C_0000735380303938825759 {
        +migr_dev_state : uint32_t
        +msg : vfu_msg_t *
        +state : enum vfu_ctx_pending_state
    }
    class C_0000938968864825005395["cb_type"]
    class C_0000938968864825005395 {
        <<enumeration>>
        CB_NONE
        CB_DMA_REGISTER
        CB_DMA_UNREGISTER
        CB_RESET
        CB_QUIESCE
        CB_MIGR_STATE
    }
    class C_0001743015267569840357["ioeventfd"]
    class C_0001743015267569840357 {
        +datamatch : uint64_t
        +entry : ioeventfd::&lpar;anonymous_6031577&rpar;
        +fd : int32_t
        +flags : uint32_t
        +gpa_offset : uint64_t
        +shadow_fd : int32_t
        +shadow_offset : size_t
        +size : uint64_t
    }
    class C_0002230911214346068155["ioeventfd::&lpar;entry&rpar;"]
    class C_0002230911214346068155 {
        +le_next : struct ioeventfd *
        +le_prev : struct ioeventfd **
    }
    class C_0001066592121327941628["migration"]
    class C_0001066592121327941628 {
    }
    class C_0001215876488460941945["transport_ops"]
    class C_0001215876488460941945 {
    }
    class C_0002223056131685589513["dma_controller"]
    class C_0002223056131685589513 {
    }
    C_0001166363642678166101 ..> C_0001667427656144715961 : 
    C_0000502874287095223506 ..> C_0000837666778161234265 : 
    C_0001971126231936469896 ..> C_0000718620442673026706 : 
    C_0001262495404562165711 ..> C_0001852164528390828229 : 
    C_0000937116570624614258 ..> C_0001772413391237938865 : 
    C_0000423559103245143458 ..> C_0000937116570624614258 : 
    C_0000376312972807477889 ..> C_0001830247315830457919 : 
    C_0001598371225436193130 ..> C_0001021367579141565458 : 
    C_0000687675254791031051 ..> C_0001353799884409950168 : 
    C_0000465012928585661657 ..> C_0000687675254791031051 : 
    C_0001278703414782760618 ..> C_0001179212740132725149 : 
    C_0001723090859744784304 ..> C_0001799867395199291609 : 
    C_0000839121551068282508 ..> C_0000379814251055047434 : 
    C_0001492703530391184707 ..> C_0001904152156171249337 : 
    C_0001012513144313679969 o-- C_0000426618831662257639 : +hdr
    C_0000967562595266423083 o-- C_0001868497339687438775 : +hdr
    C_0002222160700150937336 o-- C_0001868497339687438775 : +hdr
    C_0001952133885751589984 o-- C_0000426618831662257639 : +hdr
    C_0001952133885751589984 o-- C_0000557554285142927787 : +mc
    C_0001952133885751589984 o-- C_0001358553154947660353 : +ma
    C_0001487920942790977718 o-- C_0000426618831662257639 : +hdr
    C_0001487920942790977718 o-- C_0000553445627312650971 : +mxc
    C_0001487920942790977718 o-- C_0002303809754867802647 : +mtab
    C_0001487920942790977718 o-- C_0000052230372765234427 : +mpba
    C_0001753437606369642140 o-- C_0001808379256197529757 : 
    C_0001808379256197529757 o-- C_0000740427309590243589 : 
    C_0001915475140813800872 o-- C_0000426618831662257639 : +hdr
    C_0001915475140813800872 o-- C_0001844108511559202486 : +pc
    C_0001915475140813800872 o-- C_0001753437606369642140 : +pmcs
    C_0001141785888201839342 o-- C_0001759856816505509464 : 
    C_0000928011002679349674 o-- C_0001439020399405799983 : 
    C_0002156213975486001397 o-- C_0000428168634635482949 : 
    C_0000781244983476755385 o-- C_0000426618831662257639 : +hdr
    C_0000781244983476755385 o-- C_0000009621554600013828 : +pxcaps
    C_0000781244983476755385 o-- C_0002111287623068141091 : +pxdcap
    C_0000781244983476755385 o-- C_0001141785888201839342 : +pxdc
    C_0000781244983476755385 o-- C_0001439672545333567816 : +pxds
    C_0000781244983476755385 o-- C_0001108684418752474871 : +pxlcap
    C_0000781244983476755385 o-- C_0000928011002679349674 : +pxlc
    C_0000781244983476755385 o-- C_0001665980936492674422 : +pxls
    C_0000781244983476755385 o-- C_0000672820025235688491 : +pxscap
    C_0000781244983476755385 o-- C_0000034125721134732746 : +pxsc
    C_0000781244983476755385 o-- C_0000499804496804124487 : +pxss
    C_0000781244983476755385 o-- C_0000355151539247412796 : +pxrc
    C_0000781244983476755385 o-- C_0001762843029200008496 : +pxrcap
    C_0000781244983476755385 o-- C_0000820830314916811663 : +pxrs
    C_0000781244983476755385 o-- C_0001955687272543555147 : +pxdcap2
    C_0000781244983476755385 o-- C_0002156213975486001397 : +pxdc2
    C_0000781244983476755385 o-- C_0000799795009543998257 : +pxds2
    C_0000781244983476755385 o-- C_0000718844793433310954 : +pxlcap2
    C_0000781244983476755385 o-- C_0000830603003413306234 : +pxlc2
    C_0000781244983476755385 o-- C_0001981440325976346401 : +pxls2
    C_0000781244983476755385 o-- C_0001413618197068948014 : +pxscap2
    C_0000781244983476755385 o-- C_0001375675309079162272 : +pxsc2
    C_0000781244983476755385 o-- C_0001417398901805098941 : +pxss2
    C_0001376361999066475795 o-- C_0001602612694852180025 : 
    C_0001978089812574677514 o-- C_0001585704728078437088 : 
    C_0001585704728078437088 o-- C_0001324363667687130601 : +mem
    C_0001585704728078437088 o-- C_0001607237338387998627 : +io
    C_0000622236956937618922 o-- C_0001764183252737502269 : 
    C_0000845875240399191312 o-- C_0002028114859111467269 : 
    C_0000576734394528108571 o-- C_0001867126530521456285 : 
    C_0001235861918884993509 o-- C_0000621689303773752867 : 
    C_0000529131457066790165 o-- C_0001606792028382814683 : 
    C_0000222555659762635818 o-- C_0000405879122459959028 : 
    C_0000405879122459959028 o-- C_0001978089812574677514 : +bars
    C_0000620705978828387178 o-- C_0001577384066939257777 : 
    C_0001729634178927462590 o-- C_0000384207493355229801 : +flags
    C_0001771646682156007100 o-- C_0001879896676453341605 : +bitmap
    C_0000428813289296477942 ()-- C_0001797006299585293371 : 
    C_0001797006299585293371 o-- C_0001493789520418434130 : +ioeventfd
    C_0001797006299585293371 o-- C_0000178168750849711713 : +ioregionfd
    C_0000284774019875140446 o-- C_0001879896676453341605 : +bitmap
    C_0001179212740132725149 ..> C_0000159384585232022465 : 
    C_0001179212740132725149 --> C_0000101772139743444757 : +vfu_ctx_stub
    C_0000212103940079056756 o-- C_0000384872504633678441 : +header
    C_0000212103940079056756 o-- C_0000384872504633678441 : +sync
    C_0000212103940079056756 o-- C_0000384872504633678441 : +terminate
    C_0001855541409045605970 o-- C_0000212103940079056756 : +base
    C_0001855541409045605970 o-- C_0000549276875366028041 : +read
    C_0001855541409045605970 o-- C_0000812969839512088769 : +write
    C_0001855541409045605970 o-- C_0000652567594615136768 : +interrupt
    C_0001855541409045605970 o-- C_0002023109080746680387 : +readcomp
    C_0001855541409045605970 o-- C_0001209917992892241560 : +writecomp
    C_0000931006717932727026 o-- C_0000212103940079056756 : +base
    C_0000931006717932727026 o-- C_0000707670817762681061 : +read
    C_0000931006717932727026 o-- C_0001317138568342593317 : +write
    C_0000931006717932727026 o-- C_0000867566771300602095 : +readcomp
    C_0000931006717932727026 o-- C_0001381414346086471336 : +writecomp
    C_0000931006717932727026 o-- C_0002195500085189042207 : +devctrl
    C_0001070230748786491702 ..> C_0000159384585232022465 : 
    C_0001070230748786491702 ..> C_0001153561525776166210 : 
    C_0000718620442673026706 o-- C_0000817513665081818287 : +regions
    C_0000718620442673026706 o-- C_0001426916056678973706 : +interrupts
    C_0000718620442673026706 o-- C_0001153561525776166210 : +irqfds
    C_0000718620442673026706 o-- C_0000882888851728517853 : +mmio
    C_0000718620442673026706 o-- C_0000159384585232022465 : +group_str
    C_0000718620442673026706 o-- C_0000159384585232022465 : +device_name
    C_0000837666778161234265 --> C_0000537172775809735998 : +rxBuf_queue
    C_0001852164528390828229 o-- C_0000471905954073639754 : +info
    C_0001852164528390828229 --> C_0000718620442673026706 : +vfioc
    C_0001852164528390828229 --> C_0001971126231936469896 : +vfioc
    C_0001852164528390828229 --> C_0001667427656144715961 : +vfuServer
    C_0001852164528390828229 --> C_0001166363642678166101 : +vfuServer
    C_0001852164528390828229 --> C_0000837666778161234265 : +driver
    C_0001852164528390828229 --> C_0000502874287095223506 : +driver
    C_0000477711899096324746 ..> C_0001166363642678166101 : 
    C_0000477711899096324746 ..> C_0001667427656144715961 : 
    C_0001852164528390828229 <|-- C_0000477711899096324746
    C_0001667427656144715961 ..> C_0000817513665081818287 : 
    C_0001667427656144715961 ..> C_0001426916056678973706 : 
    C_0001667427656144715961 ..> C_0001153561525776166210 : 
    C_0001667427656144715961 ..> C_0000603863169292284121 : 
    C_0001667427656144715961 ..> C_0001892230395131685611 : 
    C_0001667427656144715961 --> C_0000101772139743444757 : +vfu_ctx
    C_0001667427656144715961 o-- C_0000159384585232022465 : +sock
    C_0001667427656144715961 o-- C_0002057989019314909038 : +run_ctx_pollfd_idx
    C_0001667427656144715961 o-- C_0000494675867287204289 : +pollfds
    C_0001667427656144715961 --> C_0000718620442673026706 : +callback_context
    C_0001667427656144715961 --> C_0001971126231936469896 : +callback_context
    C_0001667427656144715961 o-- C_0000181863110095738237 : +mapped
    C_0001667427656144715961 o-- C_0002024172822424089872 : +sgs
    C_0001667427656144715961 o-- C_0001919630631047898252 : +mappings
    C_0001667427656144715961 --> C_0001852164528390828229 : +vfu_pvt_anker
    C_0001667427656144715961 --> C_0001262495404562165711 : +vfu_pvt_anker
    C_0001667427656144715961 o-- C_0000911527249059602515 : +ic
    C_0001021367579141565458 ..> C_0000937116570624614258 : 
    C_0001021367579141565458 ..> C_0001772413391237938865 : 
    C_0001021367579141565458 o-- C_0000423559103245143458 : -throttlers
    C_0001021367579141565458 o-- C_0000376312972807477889 : -spacings
    C_0001772413391237938865 --> C_0001667427656144715961 : +vfuServer
    C_0001772413391237938865 --> C_0001166363642678166101 : +vfuServer
    C_0001772413391237938865 --> C_0001021367579141565458 : +globalIrq
    C_0001772413391237938865 --> C_0001598371225436193130 : +globalIrq
    C_0001772413391237938865 o-- C_0001830247315830457919 : +spacing
    C_0001799867395199291609 ..> C_0001598371225436193130 : 
    C_0001799867395199291609 ..> C_0001021367579141565458 : 
    C_0001772413391237938865 <|-- C_0001799867395199291609
    C_0000837666778161234265 <|-- C_0001020834752992358469
    C_0001353799884409950168 ..> C_0001598371225436193130 : 
    C_0001353799884409950168 ..> C_0001021367579141565458 : 
    C_0001353799884409950168 o-- C_0000538562716212317677 : +armed
    C_0001353799884409950168 o-- C_0000911527249059602515 : +timer_callback
    C_0001353799884409950168 --> C_0001667427656144715961 : +vfuServer
    C_0001353799884409950168 --> C_0001166363642678166101 : +vfuServer
    C_0001772413391237938865 <|-- C_0001353799884409950168
    C_0000039061654172596457 o-- C_0000759207035488982239 : +sync_mode
    C_0000766863958191197285 o-- C_0000039061654172596457 : +params
    C_0000766863958191197285 --> C_0000954477161642743663 : +shm
    C_0001960083611413951463 --> C_0000766863958191197285 : +base_if
    C_0000285887013753772882 o-- C_0000212103940079056756 : +base
    C_0000285887013753772882 o-- C_0001713704133798487444 : +packet
    C_0001019140262188346490 o-- C_0000766863958191197285 : +base
    C_0001057784171504610086 o-- C_0000766863958191197285 : +base
    C_0001903813702086142286 o-- C_0000954477161642743663 : +pool
    C_0001903813702086142286 o-- C_0001019140262188346490 : +net
    C_0001903813702086142286 o-- C_0001057784171504610086 : +pcie
    C_0000180188389609317599 ..> C_0001855541409045605970 : 
    C_0000180188389609317599 ..> C_0000285887013753772882 : 
    C_0000180188389609317599 ..> C_0000707670817762681061 : 
    C_0000180188389609317599 ..> C_0001317138568342593317 : 
    C_0000180188389609317599 ..> C_0000867566771300602095 : 
    C_0000180188389609317599 ..> C_0001381414346086471336 : 
    C_0000180188389609317599 ..> C_0002195500085189042207 : 
    C_0000180188389609317599 ..> C_0001713704133798487444 : 
    C_0000180188389609317599 ..> C_0001878551739810376760 : 
    C_0000180188389609317599 ..> C_0001920574941481658413 : 
    C_0000180188389609317599 o-- C_0000103022493882195383 : #events_
    C_0000180188389609317599 o-- C_0000792860033835631044 : #dma_queue_
    C_0000180188389609317599 o-- C_0000039061654172596457 : #pcieParams_
    C_0000180188389609317599 o-- C_0000039061654172596457 : #netParams_
    C_0000180188389609317599 o-- C_0001903813702086142286 : #nicif_
    C_0000180188389609317599 o-- C_0000296937369614603999 : #dintro_
    C_0000180188389609317599 ()-- C_0001062053902343859085 : 
    C_0001062053902343859085 ..> C_0001878551739810376760 : 
    C_0001062053902343859085 ..> C_0000537172775809735998 : 
    C_0000180188389609317599 ()-- C_0000607832681338141071 : 
    C_0000607832681338141071 ..> C_0000296937369614603999 : 
    C_0000607832681338141071 ..> C_0001878551739810376760 : 
    C_0000607832681338141071 ..> C_0000537172775809735998 : 
    C_0000607832681338141071 ..> C_0001920574941481658413 : 
    C_0000607832681338141071 ..> C_0002195500085189042207 : 
    C_0000607832681338141071 --> C_0000180188389609317599 : +runner_
    C_0000607832681338141071 --> C_0001648059833109594900 : +vmux
    C_0000180188389609317599 ()-- C_0002181626121696420323 : 
    C_0002181626121696420323 ..> C_0001353799884409950168 : 
    C_0002181626121696420323 ..> C_0001878551739810376760 : 
    C_0002181626121696420323 ..> C_0001920574941481658413 : 
    C_0002181626121696420323 --> C_0001667427656144715961 : +vfu
    C_0002181626121696420323 --> C_0001166363642678166101 : +vfu
    C_0002181626121696420323 --> C_0002116988694602162816 : +model
    C_0002181626121696420323 --> C_0001852164528390828229 : +device
    C_0002181626121696420323 --> C_0001262495404562165711 : +device
    C_0002181626121696420323 o-- C_0000465012928585661657 : +irqThrottle
    C_0000180188389609317599 ()-- C_0000281749220498730122 : 
    C_0000281749220498730122 ..> C_0001920574941481658413 : 
    C_0000930616479852782940 o-- C_0001352386973466175476 : +next
    C_0001352386973466175476 --> C_0000930616479852782940 : +le_next
    C_0001352386973466175476 --> C_0000930616479852782940 : +le_prev
    C_0001940655310072034798 --> C_0000930616479852782940 : +lh_first
    C_0000267272926179278787 o-- C_0000777320869764376358 : +read
    C_0000267272926179278787 o-- C_0000943182902711721581 : +wb
    C_0000943182902711721581 o-- C_0000235007947856236506 : +qword0
    C_0000943182902711721581 o-- C_0002116494066818069409 : +qword1
    C_0000235007947856236506 o-- C_0001496513265209566314 : +lo_dword
    C_0000235007947856236506 o-- C_0001648879426739906121 : +hi_dword
    C_0001704556546165736988 o-- C_0000913400027470063627 : +read
    C_0001704556546165736988 o-- C_0001886655299237648668 : +wb
    C_0001886655299237648668 o-- C_0002229007118090582068 : +qword0
    C_0001886655299237648668 o-- C_0001228813983300375903 : +qword1
    C_0001886655299237648668 o-- C_0002056403840454734454 : +qword2
    C_0001886655299237648668 o-- C_0001606570995374562632 : +qword3
    C_0002229007118090582068 o-- C_0001361819452271345788 : +lo_dword
    C_0002229007118090582068 o-- C_0000765688773918813159 : +hi_dword
    C_0002228948880230287710 o-- C_0002227507928451685900 : +read
    C_0002228948880230287710 o-- C_0001517471843663551622 : +wb
    C_0000087487805756565137 o-- C_0000333321263554895748 : +read
    C_0000087487805756565137 o-- C_0001391852227454067783 : +wb
    C_0001391852227454067783 o-- C_0001385319892113212824 : +flex_ts
    C_0001385319892113212824 o-- C_0001368206326569981378 : +flex
    C_0001884652795875799842 o-- C_0000775403804792380986 : +flex_ts
    C_0000775403804792380986 o-- C_0000944392214540143036 : +flex
    C_0000390519480687793565 o-- C_0001262082974714380536 : +flex_ts
    C_0001262082974714380536 o-- C_0001872233931804111252 : +flex
    C_0002055168127281994389 o-- C_0002245204235011037962 : +flex_ts
    C_0002245204235011037962 o-- C_0001977494068960756276 : +flex
    C_0001267448685807445758 o-- C_0001116296818155501691 : +flex_ts
    C_0001116296818155501691 o-- C_0000695912352088860955 : +flex
    C_0002219799849000414092 o-- C_0000413779675412584903 : +e
    C_0001061839744140154909 o-- C_0002219799849000414092 : +elem
    C_0002179682289754134202 o-- C_0000294289664432678521 : +ops
    C_0000294289664432678521 o-- C_0001299304121255141396 : +cmd
    C_0000294289664432678521 o-- C_0000413375866986473948 : +resp
    C_0001670931717442012354 o-- C_0000581367469182802144 : +content
    C_0001975231843487837618 o-- C_0002256002574678127598 : +pdata
    C_0002256002574678127598 o-- C_0002269333550505945254 : +lkup_tx_rx
    C_0002256002574678127598 o-- C_0000638641650552249521 : +lg_act
    C_0002256002574678127598 o-- C_0001154672188356033743 : +vsi_list
    C_0002256002574678127598 o-- C_0001814403206230902245 : +vsi_list_query
    C_0001624900763527214558 o-- C_0000406138247361640709 : +hdr
    C_0002060161685651051043 o-- C_0000478717446647923546 : +cir_bw
    C_0002060161685651051043 o-- C_0000478717446647923546 : +eir_bw
    C_0002044840564613690736 o-- C_0002060161685651051043 : +data
    C_0000145541356554921909 o-- C_0001432749946510401319 : +hdr
    C_0000145541356554921909 o-- C_0002044840564613690736 : +generic
    C_0002012808611615821688 o-- C_0001432749946510401319 : +hdr
    C_0002012808611615821688 o-- C_0002044840564613690736 : +generic
    C_0000284017453426501990 o-- C_0001432749946510401319 : +hdr
    C_0000030954287188368891 o-- C_0001704339921632430111 : +sched_props
    C_0000030954287188368891 o-- C_0002130185704550222564 : +layer_props
    C_0002014097182555820095 o-- C_0001621607720392262118 : +data
    C_0001621607720392262118 o-- C_0000322047757874296552 : +s0f0
    C_0002234627245886392588 o-- C_0002001008116381738644 : +topo_params
    C_0001229144266258463828 o-- C_0002234627245886392588 : +addr
    C_0001793925264011711246 o-- C_0002234627245886392588 : +addr
    C_0000564450638141319274 o-- C_0002234627245886392588 : +topo_addr
    C_0000416045874464898367 o-- C_0002001008116381738644 : +topo_params
    C_0001061282955805854141 o-- C_0002001008116381738644 : +topo_params
    C_0000102092509378350071 o-- C_0001892544765374614266 : +ops
    C_0001892544765374614266 o-- C_0001599096592820571003 : +table
    C_0001892544765374614266 o-- C_0000729488885209871811 : +act_pair
    C_0001285120340143528431 o-- C_0000805445092693960994 : +ops
    C_0000805445092693960994 o-- C_0000878872412855606984 : +cmd
    C_0000805445092693960994 o-- C_0000097997269969007432 : +resp
    C_0002284678707176077737 o-- C_0000670833890524833589 : +ops
    C_0000670833890524833589 o-- C_0000717973320564030964 : +cmd
    C_0000670833890524833589 o-- C_0000762850336916542996 : +resp
    C_0001374871399838956880 o-- C_0001122960614137050736 : +act
    C_0000671534863105366802 o-- C_0000524252410451613784 : +checker_cfg
    C_0001719016935694721831 o-- C_0000723190358377124030 : +entry_key_invert
    C_0001140907951463493263 o-- C_0002007707289993927552 : +ops
    C_0002007707289993927552 o-- C_0000925325025746572022 : +cmd
    C_0002007707289993927552 o-- C_0001664143734908178948 : +resp
    C_0000538511555412866347 o-- C_0002060161685651051043 : +info
    C_0000832098374064757100 o-- C_0000538511555412866347 : +txqs
    C_0000711948805006185322 o-- C_0001331138359020243678 : +txqs
    C_0001587796072750013281 o-- C_0000987481839169840665 : +ver
    C_0000810722980673432767 o-- C_0001587796072750013281 : +pkg_info
    C_0000837505537509249610 o-- C_0001672511740435776701 : +params
    C_0001672511740435776701 o-- C_0002287250972576166321 : +generic
    C_0001672511740435776701 o-- C_0000314817348807645668 : +get_ver
    C_0001672511740435776701 o-- C_0000309926970658879668 : +driver_ver
    C_0001672511740435776701 o-- C_0000342192919065844270 : +q_shutdown
    C_0001672511740435776701 o-- C_0001713748098388800917 : +res_owner
    C_0001672511740435776701 o-- C_0001669350540904719337 : +mac_read
    C_0001672511740435776701 o-- C_0001469824092728790979 : +mac_write
    C_0001672511740435776701 o-- C_0000667703455452831501 : +clear_pxe
    C_0001672511740435776701 o-- C_0000607616060092764657 : +no_drop
    C_0001672511740435776701 o-- C_0000406152828596164224 : +add_update_rule
    C_0001672511740435776701 o-- C_0001951036612336078759 : +del_rule
    C_0001672511740435776701 o-- C_0001452916833580269893 : +get_cap
    C_0001672511740435776701 o-- C_0000380207018493817928 : +get_phy
    C_0001672511740435776701 o-- C_0001256810131852194274 : +set_phy
    C_0001672511740435776701 o-- C_0000776031452957092178 : +restart_an
    C_0001672511740435776701 o-- C_0000982395163253517306 : +get_sensor_reading
    C_0001672511740435776701 o-- C_0002014097182555820095 : +get_sensor_reading_resp
    C_0001672511740435776701 o-- C_0000564450638141319274 : +read_write_i2c
    C_0001672511740435776701 o-- C_0001986556586558944855 : +read_i2c_resp
    C_0001672511740435776701 o-- C_0001372595319051124635 : +read_write_gpio
    C_0001672511740435776701 o-- C_0000778463165134874605 : +sw_read_write_gpio
    C_0001672511740435776701 o-- C_0001329386316693551673 : +read_write_sff_param
    C_0001672511740435776701 o-- C_0000689461400031646562 : +set_port_id_led
    C_0001672511740435776701 o-- C_0000312330331548289516 : +get_sw_conf
    C_0001672511740435776701 o-- C_0000899013211696124763 : +set_port_params
    C_0001672511740435776701 o-- C_0000001916360036929984 : +sw_rules
    C_0001672511740435776701 o-- C_0000488555716331576814 : +storm_conf
    C_0001672511740435776701 o-- C_0002231438544005623167 : +add_get_recipe
    C_0001672511740435776701 o-- C_0001609227735031620545 : +recipe_to_profile
    C_0001672511740435776701 o-- C_0000957759368797660616 : +get_topo
    C_0001672511740435776701 o-- C_0000804565173532412630 : +sched_elem_cmd
    C_0001672511740435776701 o-- C_0000667586516272620646 : +query_sched_res
    C_0001672511740435776701 o-- C_0000081501090991960448 : +query_node_to_root
    C_0001672511740435776701 o-- C_0001044467417491768878 : +cfg_l2_node_cgd
    C_0001672511740435776701 o-- C_0000758273177393442129 : +port_ets
    C_0001672511740435776701 o-- C_0000235690175321922727 : +rl_profile
    C_0001672511740435776701 o-- C_0002175919031858010885 : +node_attr
    C_0001672511740435776701 o-- C_0000961144124654987638 : +nvm
    C_0001672511740435776701 o-- C_0000158865123535795994 : +nvm_cfg
    C_0001672511740435776701 o-- C_0000489713437365612640 : +nvm_checksum
    C_0001672511740435776701 o-- C_0001762283158441462086 : +pfc_ignore
    C_0001672511740435776701 o-- C_0002304984124119941609 : +set_query_pfc_mode
    C_0001672511740435776701 o-- C_0000932792148370720823 : +set_dcb_params
    C_0001672511740435776701 o-- C_0002094116947858945502 : +lldp_get_mib
    C_0001672511740435776701 o-- C_0000544092576415590632 : +lldp_set_event
    C_0001672511740435776701 o-- C_0001926452115374966372 : +lldp_add_delete_tlv
    C_0001672511740435776701 o-- C_0000002225667804994834 : +lldp_update_tlv
    C_0001672511740435776701 o-- C_0001376986363226169851 : +lldp_stop
    C_0001672511740435776701 o-- C_0000124140503419444347 : +lldp_start
    C_0001672511740435776701 o-- C_0001094273401797479739 : +lldp_set_mib
    C_0001672511740435776701 o-- C_0000898330535214550549 : +lldp_agent_ctrl
    C_0001672511740435776701 o-- C_0001544293570526604875 : +lldp_filter_ctrl
    C_0001672511740435776701 o-- C_0002239607001293507997 : +get_set_rss_lut
    C_0001672511740435776701 o-- C_0000991830853383800691 : +get_set_rss_key
    C_0001672511740435776701 o-- C_0001119537329161405374 : +clear_fd_table
    C_0001672511740435776701 o-- C_0002203940286422125467 : +alloc_table
    C_0001672511740435776701 o-- C_0001472758869122538834 : +tbl_actpair
    C_0001672511740435776701 o-- C_0001285120340143528431 : +alloc_scen
    C_0001672511740435776701 o-- C_0001318206950398443731 : +dealloc_scen
    C_0001672511740435776701 o-- C_0000283184836745210416 : +update_query_scen
    C_0001672511740435776701 o-- C_0002284678707176077737 : +alloc_counters
    C_0001672511740435776701 o-- C_0000067128881066557546 : +dealloc_counters
    C_0001672511740435776701 o-- C_0001976854487006548341 : +dealloc_res
    C_0001672511740435776701 o-- C_0001829258968792997712 : +program_query_entry
    C_0001672511740435776701 o-- C_0001783244637447686535 : +program_query_actpair
    C_0001672511740435776701 o-- C_0001463082541834025523 : +profile
    C_0001672511740435776701 o-- C_0001140907951463493263 : +query_counter
    C_0001672511740435776701 o-- C_0001969158154163680003 : +add_txqs
    C_0001672511740435776701 o-- C_0000520533129376965192 : +dis_txqs
    C_0001672511740435776701 o-- C_0002213993515645678836 : +move_txqs
    C_0001672511740435776701 o-- C_0000696305688869607292 : +txqs_cleanup
    C_0001672511740435776701 o-- C_0000906806467095429409 : +vsi_cmd
    C_0001672511740435776701 o-- C_0001856040527192873502 : +add_update_free_vsi_res
    C_0001672511740435776701 o-- C_0001647430448641521412 : +get_vsi_resp
    C_0001672511740435776701 o-- C_0001778156713936183424 : +download_pkg
    C_0001672511740435776701 o-- C_0000705237981217513047 : +get_pkg_info_list
    C_0001672511740435776701 o-- C_0000292275995904268009 : +drv_shared_params
    C_0001672511740435776701 o-- C_0001067242344425495219 : +debug_dump
    C_0001672511740435776701 o-- C_0000483486760847363818 : +set_mac_lb
    C_0001672511740435776701 o-- C_0001828477542406407879 : +sw_res_ctrl
    C_0001672511740435776701 o-- C_0001392177968483806059 : +get_res
    C_0001672511740435776701 o-- C_0002179682289754134202 : +get_res_desc
    C_0001672511740435776701 o-- C_0000618315841771642590 : +set_mac_cfg
    C_0001672511740435776701 o-- C_0002101654440241790821 : +set_event_mask
    C_0001672511740435776701 o-- C_0000176513984476680468 : +get_link_status
    C_0001672511740435776701 o-- C_0001860381588283948802 : +lan_overflow
    C_0001672511740435776701 o-- C_0001229144266258463828 : +get_link_topo
    C_0001672511740435776701 o-- C_0001793925264011711246 : +get_link_topo_pin
    C_0001672511740435776701 o-- C_0000953404312188910941 : +set_health_status_config
    C_0001672511740435776701 o-- C_0000064321976177397399 : +get_supported_health_status_codes
    C_0001672511740435776701 o-- C_0000352750897690745665 : +get_health_status
    C_0001672511740435776701 o-- C_0000733038429238191345 : +clear_health_status
    C_0001672511740435776701 o-- C_0000416045874464898367 : +prog_topo_dev_nvm
    C_0001672511740435776701 o-- C_0001061282955805854141 : +read_topo_dev_nvm
    C_0001672511740435776701 o-- C_0000142695437153087456 : +get_set_tx_topo
    C_0001745033153510019745 o-- C_0000251867724569510436 : +desc_buf
    C_0001745033153510019745 o-- C_0001045308011870969253 : +r
    C_0001045308011870969253 --> C_0000251867724569510436 : +sq_bi
    C_0001045308011870969253 --> C_0000251867724569510436 : +rq_bi
    C_0001922500386180043073 --> C_0000837505537509249610 : +wb_desc
    C_0002079458742238232412 o-- C_0000837505537509249610 : +desc
    C_0001350571435028425590 o-- C_0001085865809772923107 : +qtype
    C_0001350571435028425590 o-- C_0001745033153510019745 : +rq
    C_0001350571435028425590 o-- C_0001745033153510019745 : +sq
    C_0001350571435028425590 o-- C_0001134468512271578436 : +sq_last_status
    C_0001350571435028425590 o-- C_0000452892914980952429 : +sq_lock
    C_0001350571435028425590 o-- C_0000452892914980952429 : +rq_lock
    C_0001501876278696897167 o-- C_0001552071090937885291 : +ew
    C_0001747027849038446768 o-- C_0001048035135329578005 : +attrib
    C_0000520146531176787444 o-- C_0000987481839169840665 : +ver
    C_0000562368777311829636 o-- C_0001613025291997167429 : +fields
    C_0001613025291997167429 o-- C_0000636780724480368728 : +ip_fields
    C_0001613025291997167429 o-- C_0001434904764078756147 : +tcp_udp_fields
    C_0001613025291997167429 o-- C_0000473036493645127395 : +ip_tcp_udp_fields
    C_0001613025291997167429 o-- C_0001917527128790227432 : +ip_esp_fields
    C_0001613025291997167429 o-- C_0001189867610720814162 : +off_len
    C_0001008380346097910187 o-- C_0000052441715659998327 : +label
    C_0001102929685105717021 o-- C_0001501876278696897167 : +fv
    C_0000563087935621572466 o-- C_0000930616479852782940 : +list_entry
    C_0000563087935621572466 --> C_0001501876278696897167 : +fv_ptr
    C_0000162536812958425424 o-- C_0002258386457499461137 : +key
    C_0000162536812958425424 o-- C_0002258386457499461137 : +key2
    C_0000308623317186399630 o-- C_0000162536812958425424 : +key
    C_0000140730384458663782 o-- C_0000308623317186399630 : +tcam
    C_0002062310818622107524 o-- C_0001110953560139328867 : +type
    C_0001706445130833403705 o-- C_0001110953560139328867 : +type
    C_0001706445130833403705 --> C_0000308623317186399630 : +boost_entry
    C_0000458426285106765104 o-- C_0001706445130833403705 : +tbl
    C_0000978877213684829911 --> C_0000308623317186399630 : +boost_entry
    C_0000896834373044125335 o-- C_0000978877213684829911 : +tbl
    C_0000805828440624336011 o-- C_0001552071090937885291 : +es
    C_0000707723908259595510 o-- C_0001940655310072034798 : +prof_map
    C_0000707723908259595510 --> C_0001552071090937885291 : +t
    C_0000707723908259595510 o-- C_0000452892914980952429 : +prof_map_lock
    C_0000494573114591275462 --> C_0000720717683319598376 : +first_ptype
    C_0000720717683319598376 --> C_0000720717683319598376 : +next_ptype
    C_0002113728467873590745 o-- C_0000930616479852782940 : +list
    C_0002113728467873590745 o-- C_0000225755754155496043 : +attr
    C_0002151001104616388438 o-- C_0000225755754155496043 : +attr
    C_0001415402388743785843 o-- C_0000930616479852782940 : +list
    C_0001415402388743785843 o-- C_0002151001104616388438 : +tcam
    C_0000162518421733237520 o-- C_0001940655310072034798 : +prop_lst
    C_0000162518421733237520 --> C_0000991097963124817482 : +first_vsi
    C_0000991097963124817482 --> C_0000991097963124817482 : +next_vsi
    C_0001561931426976974171 --> C_0000494573114591275462 : +ptg_tbl
    C_0001561931426976974171 --> C_0000720717683319598376 : +ptypes
    C_0000809580227472554973 --> C_0000162518421733237520 : +vsig_tbl
    C_0000809580227472554973 --> C_0000991097963124817482 : +vsis
    C_0001210599891186674006 o-- C_0001327787503920104481 : +fld
    C_0000252595196071433112 o-- C_0001210599891186674006 : +list
    C_0001173095417146487946 o-- C_0001683085557098340786 : +entry
    C_0000743645402890787426 --> C_0001683085557098340786 : +t
    C_0001145875220891575345 o-- C_0000452892914980952429 : +lock
    C_0001145875220891575345 o-- C_0001512638844172460512 : +masks
    C_0000482356008694636994 o-- C_0001561931426976974171 : +xlt1
    C_0000482356008694636994 o-- C_0000809580227472554973 : +xlt2
    C_0000482356008694636994 o-- C_0000743645402890787426 : +prof
    C_0000482356008694636994 o-- C_0001579954174441356891 : +prof_redir
    C_0000482356008694636994 o-- C_0000707723908259595510 : +es
    C_0000482356008694636994 o-- C_0001145875220891575345 : +masks
    C_0001924587489140858253 o-- C_0000930616479852782940 : +list_entry
    C_0001924587489140858253 o-- C_0001498994998371303961 : +type
    C_0001924587489140858253 o-- C_0000225755754155496043 : +attr
    C_0000143001579783973578 o-- C_0002103062666387169957 : +entry
    C_0002011706385503574833 o-- C_0000490921518477078806 : +type
    C_0001009377942448853760 o-- C_0002171464739434325250 : +u
    C_0002171464739434325250 o-- C_0000514408216689103009 : +fld
    C_0001329467029463487324 o-- C_0000105415669811337885 : +esp
    C_0001918831572641611009 o-- C_0001469875938688426951 : +eth_hdr
    C_0001918831572641611009 o-- C_0000314088049068327767 : +ethertype
    C_0001918831572641611009 o-- C_0001920076458541073773 : +vlan_hdr
    C_0001918831572641611009 o-- C_0000372687981154215229 : +ipv4_hdr
    C_0001918831572641611009 o-- C_0001508540722645843044 : +ipv6_hdr
    C_0001918831572641611009 o-- C_0002226914443625857914 : +l4_hdr
    C_0001918831572641611009 o-- C_0000280829963304068315 : +sctp_hdr
    C_0001918831572641611009 o-- C_0000496186566801174132 : +tnl_hdr
    C_0001918831572641611009 o-- C_0001057938000600064933 : +nvgre_hdr
    C_0001918831572641611009 o-- C_0001342839943273105740 : +gtp_hdr
    C_0001918831572641611009 o-- C_0000399807619658455891 : +pppoe_hdr
    C_0001918831572641611009 o-- C_0000362949010556287864 : +pfcp_hdr
    C_0001918831572641611009 o-- C_0000875002030300312869 : +l2tpv3_sess_hdr
    C_0001918831572641611009 o-- C_0000105415669811337885 : +esp_hdr
    C_0001918831572641611009 o-- C_0000371602219696992539 : +ah_hdr
    C_0001918831572641611009 o-- C_0001329467029463487324 : +nat_t_hdr
    C_0001652461563305369075 o-- C_0000490921518477078806 : +prot_type
    C_0000136692962366931840 o-- C_0001552071090937885291 : +fv_words
    C_0000503839221999308333 o-- C_0001552071090937885291 : +pairs
    C_0000682121030976777906 o-- C_0000930616479852782940 : +l_entry
    C_0000682121030976777906 o-- C_0000503839221999308333 : +r_group
    C_0001996206161387653088 o-- C_0000987481839169840665 : +pkg_format_ver
    C_0000026114305900518322 o-- C_0000987481839169840665 : +seg_format_ver
    C_0000438233786391012564 o-- C_0000381436644418628133 : +dev_vend_id
    C_0001926809750797956107 o-- C_0000438233786391012564 : +device
    C_0001926809750797956107 o-- C_0000438233786391012564 : +sub_device
    C_0001958863135224115380 o-- C_0000026114305900518322 : +hdr
    C_0001958863135224115380 o-- C_0001926809750797956107 : +device_table
    C_0000254311594563705859 o-- C_0000050742693144826348 : +buf_array
    C_0000064931048871639528 o-- C_0000026114305900518322 : +hdr
    C_0000064931048871639528 o-- C_0000254311594563705859 : +buf_table
    C_0001230108315837430547 o-- C_0000026114305900518322 : +hdr
    C_0001230108315837430547 o-- C_0000987481839169840665 : +pkg_ver
    C_0002101254820269321423 o-- C_0000026114305900518322 : +hdr
    C_0002101254820269321423 o-- C_0000254311594563705859 : +buf_tbl
    C_0000740810691412527935 o-- C_0000779829182325722279 : +section_entry
    C_0001285465827452887694 o-- C_0000050742693144826348 : +buf
    C_0001404415766677836337 --> C_0000254311594563705859 : +buf_table
    C_0001404415766677836337 --> C_0000740810691412527935 : +buf
    C_0002217688503419598368 o-- C_0001351480288706746360 : +tcam
    C_0000287526081336885101 o-- C_0001140525884048415596 : +param0
    C_0000727754670876910237 o-- C_0001201066400092768005 : +data
    C_0001201066400092768005 o-- C_0000554460958074653255 : +curr_user_fec_req
    C_0001201066400092768005 o-- C_0000567768004452853283 : +curr_user_fc_req
    C_0001000999996738715023 o-- C_0002181383676913692472 : +link_info
    C_0001000999996738715023 o-- C_0002181383676913692472 : +link_info_old
    C_0001000999996738715023 o-- C_0002249362770334809425 : +media_type
    C_0001000999996738715023 o-- C_0000554460958074653255 : +curr_user_fec_req
    C_0001000999996738715023 o-- C_0000567768004452853283 : +curr_user_fc_req
    C_0001000999996738715023 o-- C_0000769731253418827330 : +curr_user_phy_cfg
    C_0000104230914688759497 --> C_0000436487055137639850 : +fdir_seg
    C_0000650152741015425388 o-- C_0000575469144749478540 : +time_ref
    C_0001346561187796805085 o-- C_0002284648742083467292 : +common_cap
    C_0001346561187796805085 o-- C_0000650152741015425388 : +ts_func_info
    C_0002148943721631630197 o-- C_0002284648742083467292 : +common_cap
    C_0002148943721631630197 o-- C_0000178596274141727347 : +ts_dev_info
    C_0002148943721631630197 o-- C_0001003920907213298905 : +nac_topo
    C_0002045407076844752281 o-- C_0000662567224151810531 : +speed
    C_0002045407076844752281 o-- C_0000229516559494415105 : +width
    C_0002045407076844752281 o-- C_0002063192812523230547 : +type
    C_0001405105148349605169 o-- C_0000567768004452853283 : +current_mode
    C_0001405105148349605169 o-- C_0000567768004452853283 : +req_mode
    C_0000981710452142298696 o-- C_0001637199757685027254 : +nvm_bank
    C_0000981710452142298696 o-- C_0001637199757685027254 : +orom_bank
    C_0000981710452142298696 o-- C_0001637199757685027254 : +netlist_bank
    C_0002121435847638805823 o-- C_0001160989438694715911 : +orom
    C_0002121435847638805823 o-- C_0000212439257126452644 : +nvm
    C_0002121435847638805823 o-- C_0000981710452142298696 : +banks
    C_0001371605256924612875 --> C_0001371605256924612875 : +parent
    C_0001371605256924612875 --> C_0001371605256924612875 : +sibling
    C_0001371605256924612875 --> C_0001371605256924612875 : +children
    C_0001371605256924612875 o-- C_0002044840564613690736 : +info
    C_0000356671488157507768 o-- C_0001048770669296594506 : +info
    C_0000688500114358859696 o-- C_0000882475068817845056 : +cir_bw
    C_0000688500114358859696 o-- C_0000882475068817845056 : +eir_bw
    C_0001256193544915942705 o-- C_0000688500114358859696 : +bw_t_info
    C_0000566786042305606274 --> C_0001371605256924612875 : +vsi_node
    C_0000566786042305606274 --> C_0001371605256924612875 : +ag_node
    C_0000566786042305606274 o-- C_0000688500114358859696 : +bw_t_info
    C_0001227369711714694990 o-- C_0001775698493367911322 : +etscfg
    C_0001227369711714694990 o-- C_0001775698493367911322 : +etsrec
    C_0001227369711714694990 o-- C_0002275259446498566593 : +pfc
    C_0001227369711714694990 o-- C_0000650339553784341936 : +app
    C_0000642441368835001592 o-- C_0001227369711714694990 : +local_dcbx_cfg
    C_0000642441368835001592 o-- C_0001227369711714694990 : +desired_dcbx_cfg
    C_0000642441368835001592 o-- C_0001227369711714694990 : +remote_dcbx_cfg
    C_0000460636434837917179 --> C_0001371605256924612875 : +root
    C_0000460636434837917179 --> C_0001703357551909971877 : +hw
    C_0000460636434837917179 o-- C_0001405105148349605169 : +fc
    C_0000460636434837917179 o-- C_0000998593380862859789 : +mac
    C_0000460636434837917179 o-- C_0001000999996738715023 : +phy
    C_0000460636434837917179 o-- C_0000452892914980952429 : +sched_lock
    C_0000460636434837917179 --> C_0001371605256924612875 : +sib_head
    C_0000460636434837917179 o-- C_0000688500114358859696 : +root_node_bw_t_info
    C_0000460636434837917179 o-- C_0000688500114358859696 : +tc_node_bw_t_info
    C_0000460636434837917179 o-- C_0000642441368835001592 : +qos_cfg
    C_0002206679181875995141 o-- C_0001940655310072034798 : +vsi_list_map_head
    C_0002206679181875995141 --> C_0001384520551938695810 : +recp_list
    C_0001703357551909971877 --> C_0002130185704550222564 : +layer_info
    C_0001703357551909971877 --> C_0000460636434837917179 : +port_info
    C_0001703357551909971877 --> C_0000356671488157507768 : +cir_profiles
    C_0001703357551909971877 --> C_0000356671488157507768 : +eir_profiles
    C_0001703357551909971877 --> C_0000356671488157507768 : +srl_profiles
    C_0001703357551909971877 o-- C_0002304989870091785577 : +mac_type
    C_0001703357551909971877 o-- C_0000203938855600660924 : +phy_cfg
    C_0001703357551909971877 o-- C_0001940655310072034798 : +agg_list
    C_0001703357551909971877 o-- C_0001940655310072034798 : +rl_prof_list
    C_0001703357551909971877 --> C_0000725168168684726943 : +vsi_ctx
    C_0001703357551909971877 o-- C_0002045407076844752281 : +bus
    C_0001703357551909971877 o-- C_0002121435847638805823 : +flash
    C_0001703357551909971877 o-- C_0002148943721631630197 : +dev_caps
    C_0001703357551909971877 o-- C_0001346561187796805085 : +func_caps
    C_0001703357551909971877 --> C_0002206679181875995141 : +switch_info
    C_0001703357551909971877 o-- C_0001350571435028425590 : +adminq
    C_0001703357551909971877 o-- C_0001350571435028425590 : +sbq
    C_0001703357551909971877 o-- C_0001350571435028425590 : +mailboxq
    C_0001703357551909971877 o-- C_0000987481839169840665 : +active_pkg_ver
    C_0001703357551909971877 o-- C_0001134468512271578436 : +pkg_dwnld_status
    C_0001703357551909971877 o-- C_0000987481839169840665 : +pkg_ver
    C_0001703357551909971877 o-- C_0000987481839169840665 : +ice_seg_fmt_ver
    C_0001703357551909971877 --> C_0001958863135224115380 : +seg
    C_0001703357551909971877 o-- C_0000452892914980952429 : +tnl_lock
    C_0001703357551909971877 o-- C_0000458426285106765104 : +tnl
    C_0001703357551909971877 o-- C_0000896834373044125335 : +dvm_upd
    C_0001703357551909971877 --> C_0001540434081082808760 : +acl_tbl
    C_0001703357551909971877 --> C_0000104230914688759497 : +acl_prof
    C_0001703357551909971877 o-- C_0000482356008694636994 : +blk
    C_0001703357551909971877 o-- C_0000452892914980952429 : +fl_profs_locks
    C_0001703357551909971877 o-- C_0001940655310072034798 : +fl_profs
    C_0001703357551909971877 o-- C_0000452892914980952429 : +fdir_fltr_lock
    C_0001703357551909971877 o-- C_0001940655310072034798 : +fdir_list_head
    C_0001703357551909971877 --> C_0000104230914688759497 : +fdir_prof
    C_0001703357551909971877 o-- C_0000452892914980952429 : +rss_locks
    C_0001703357551909971877 o-- C_0001940655310072034798 : +rss_list_head
    C_0000317949341137842629 o-- C_0002130692969668617523 : +eth
    C_0001878551739810376760 <|-- C_0000386084317123652512
    C_0001920574941481658413 <|-- C_0000289207247874986057
    C_0001003942791255495555 o-- C_0000159384585232022465 : #label
    C_0001003942791255495555 --> C_0000180188389609317599 : #runner
    C_0001003942791255495555 o-- C_0001056523052346532531 : #ss
    C_0001597795355930436873 <|-- C_0001003942791255495555
    C_0000919830575773330865 o-- C_0000159384585232022465 : +qname
    C_0000919830575773330865 o-- C_0001003942791255495555 : +log
    C_0000919830575773330865 --> C_0000379814251055047434 : #dev
    C_0000919830575773330865 ()-- C_0001241611728661794294 : 
    C_0001241611728661794294 --> C_0000919830575773330865 : #queue
    C_0001241611728661794294 <.. C_0000919830575773330865 : +[friend]
    C_0001241611728661794294 ()-- C_0000745729693198478003 : 
    C_0000919830575773330865 ()-- C_0000611941175840043508 : 
    C_0000611941175840043508 --> C_0000919830575773330865 : #queue
    C_0000386084317123652512 <|-- C_0000611941175840043508
    C_0000919830575773330865 ()-- C_0001192002937225533140 : 
    C_0001192002937225533140 --> C_0000919830575773330865 : #queue
    C_0000386084317123652512 <|-- C_0001192002937225533140
    C_0000919830575773330865 ()-- C_0000775142547048794812 : 
    C_0000386084317123652512 <|-- C_0000775142547048794812
    C_0000919830575773330865 ()-- C_0002024357221638127978 : 
    C_0000386084317123652512 <|-- C_0002024357221638127978
    C_0002003870449232317281 ..> C_0000379814251055047434 : 
    C_0000919830575773330865 <|-- C_0002003870449232317281
    C_0002003870449232317281 ()-- C_0000526151086617649148 : 
    C_0000526151086617649148 --> C_0002003870449232317281 : #aq
    C_0000526151086617649148 --> C_0000379814251055047434 : #dev
    C_0000526151086617649148 --> C_0000837505537509249610 : #d
    C_0000530677309574264448 ..> C_0000379814251055047434 : 
    C_0000919830575773330865 <|-- C_0000530677309574264448
    C_0000530677309574264448 ()-- C_0000924227832482089144 : 
    C_0000924227832482089144 --> C_0000530677309574264448 : #aq
    C_0000924227832482089144 --> C_0000379814251055047434 : #dev
    C_0000530677309574264448 ()-- C_0000289190385320360042 : 
    C_0000386084317123652512 <|-- C_0000289190385320360042
    C_0000530677309574264448 ()-- C_0001497667813054379307 : 
    C_0001497667813054379307 --> C_0000530677309574264448 : #cq_
    C_0000386084317123652512 <|-- C_0001497667813054379307
    C_0000530677309574264448 ()-- C_0001103294864601894106 : 
    C_0001103294864601894106 --> C_0000530677309574264448 : #cq_
    C_0001103294864601894106 <.. C_0000530677309574264448 : +[friend]
    C_0000386084317123652512 <|-- C_0001103294864601894106
    C_0000195475260203211066 ..> C_0000379814251055047434 : 
    C_0000919830575773330865 <|-- C_0000195475260203211066
    C_0000195475260203211066 ()-- C_0000803425317550470696 : 
    C_0000803425317550470696 --> C_0000195475260203211066 : #aq
    C_0000803425317550470696 --> C_0000379814251055047434 : #dev
    C_0000195475260203211066 ()-- C_0000232736345182519158 : 
    C_0000386084317123652512 <|-- C_0000232736345182519158
    C_0000195475260203211066 ()-- C_0001792372639563177743 : 
    C_0001792372639563177743 --> C_0000195475260203211066 : #cqp_
    C_0000386084317123652512 <|-- C_0001792372639563177743
    C_0000195475260203211066 ()-- C_0000960597573376293968 : 
    C_0000960597573376293968 --> C_0000195475260203211066 : #cqp_
    C_0000960597573376293968 <.. C_0000195475260203211066 : +[friend]
    C_0000386084317123652512 <|-- C_0000960597573376293968
    C_0001335912639478337919 ..> C_0000379814251055047434 : 
    C_0000919830575773330865 <|-- C_0001335912639478337919
    C_0001335912639478337919 ()-- C_0001075818780252436545 : 
    C_0001075818780252436545 --> C_0001335912639478337919 : #ceq
    C_0000386084317123652512 <|-- C_0001075818780252436545
    C_0002230002073081656889 --> C_0000379814251055047434 : #dev
    C_0002230002073081656889 ()-- C_0002077940046411990756 : 
    C_0002230002073081656889 ()-- C_0001504307703237712490 : 
    C_0000386084317123652512 <|-- C_0001504307703237712490
    C_0000353990412923195528 ..> C_0000159384585232022465 : 
    C_0000353990412923195528 --> C_0000612576104166672940 : #lanmgr
    C_0000919830575773330865 <|-- C_0000353990412923195528
    C_0000353990412923195528 ()-- C_0001647595505869839315 : 
    C_0001647595505869839315 --> C_0000353990412923195528 : +lq
    C_0000752485586291469764 ..> C_0000612576104166672940 : 
    C_0000752485586291469764 o-- C_0001152728642082295449 : #ready_segments
    C_0000353990412923195528 <|-- C_0000752485586291469764
    C_0000752485586291469764 ()-- C_0001458958468719460719 : 
    C_0001458958468719460719 --> C_0000752485586291469764 : #tq
    C_0001458958468719460719 --> C_0001388344718234982487 : +d
    C_0000752485586291469764 ()-- C_0001823594872019141099 : 
    C_0001823594872019141099 --> C_0000752485586291469764 : #queue
    C_0000386084317123652512 <|-- C_0001823594872019141099
    C_0001319659230247428865 ..> C_0000612576104166672940 : 
    C_0001319659230247428865 o-- C_0002209745950383118489 : #dcache
    C_0000353990412923195528 <|-- C_0001319659230247428865
    C_0001319659230247428865 ()-- C_0001178457511524015063 : 
    C_0001178457511524015063 --> C_0001319659230247428865 : #rq
    C_0000612576104166672940 --> C_0000379814251055047434 : #dev
    C_0000612576104166672940 o-- C_0001003942791255495555 : #log
    C_0000612576104166672940 o-- C_0000991480968877122627 : #rss_kc
    C_0000612576104166672940 --> C_0001319659230247428865 : #rxqs
    C_0000612576104166672940 --> C_0000752485586291469764 : #txqs
    C_0000612576104166672940 <.. C_0001319659230247428865 : +[friend]
    C_0000612576104166672940 <.. C_0000752485586291469764 : +[friend]
    C_0000612576104166672940 <.. C_0000353990412923195528 : +[friend]
    C_0001242961382728679267 --> C_0000379814251055047434 : #dev
    C_0001242961382728679267 o-- C_0001003942791255495555 : #log
    C_0001242961382728679267 --> C_0001335912639478337919 : +ceqs
    C_0001242961382728679267 <.. C_0001335912639478337919 : +[friend]
    C_0002062517402874902700 --> C_0000379814251055047434 : #dev
    C_0002062517402874902700 o-- C_0001003942791255495555 : #log
    C_0001686106494396747874 ..> C_0001975231843487837618 : 
    C_0001686106494396747874 o-- C_0001252055227692559378 : -mac_rules
    C_0001686106494396747874 --> C_0000379814251055047434 : -dev
    C_0000379814251055047434 ..> C_0000296937369614603999 : 
    C_0000379814251055047434 ..> C_0001878551739810376760 : 
    C_0000379814251055047434 ..> C_0000537172775809735998 : 
    C_0000379814251055047434 ..> C_0001920574941481658413 : 
    C_0000379814251055047434 o-- C_0001003942791255495555 : #log
    C_0000379814251055047434 o-- C_0002003870449232317281 : #pf_atq
    C_0000379814251055047434 o-- C_0002003870449232317281 : #pf_mbx_atq
    C_0000379814251055047434 o-- C_0002230002073081656889 : #hmc
    C_0000379814251055047434 o-- C_0000195475260203211066 : #cqp
    C_0000379814251055047434 o-- C_0002062517402874902700 : #shram
    C_0000379814251055047434 o-- C_0000612576104166672940 : #lanmgr
    C_0000379814251055047434 o-- C_0001242961382728679267 : #cem
    C_0000379814251055047434 o-- C_0001686106494396747874 : #bcam
    C_0000379814251055047434 o-- C_0000137788463817956023 : #sched_nodes
    C_0000379814251055047434 o-- C_0002012808611615821688 : #topo_elem
    C_0000379814251055047434 o-- C_0000289207247874986057 : #intevs
    C_0000379814251055047434 <.. C_0002062517402874902700 : +[friend]
    C_0000379814251055047434 <.. C_0000752485586291469764 : +[friend]
    C_0000379814251055047434 <.. C_0001319659230247428865 : +[friend]
    C_0000379814251055047434 <.. C_0000353990412923195528 : +[friend]
    C_0000379814251055047434 <.. C_0001242961382728679267 : +[friend]
    C_0000379814251055047434 <.. C_0000612576104166672940 : +[friend]
    C_0000379814251055047434 <.. C_0001335912639478337919 : +[friend]
    C_0000379814251055047434 <.. C_0000195475260203211066 : +[friend]
    C_0000379814251055047434 <.. C_0002230002073081656889 : +[friend]
    C_0000379814251055047434 <.. C_0002003870449232317281 : +[friend]
    C_0000379814251055047434 ()-- C_0001538886357076207462 : 
    C_0000791033687829459498 ..> C_0001369743509675477039 : 
    C_0000791033687829459498 ..> C_0000693417947851076852 : 
    C_0000791033687829459498 ..> C_0000176159867599115275 : 
    C_0000791033687829459498 ..> C_0000101772139743444757 : 
    C_0000791033687829459498 ..> C_0001971126231936469896 : 
    C_0000791033687829459498 ..> C_0000718620442673026706 : 
    C_0000791033687829459498 --> C_0001667427656144715961 : +vfu
    C_0000791033687829459498 --> C_0001166363642678166101 : +vfu
    C_0000791033687829459498 --> C_0001852164528390828229 : +device
    C_0000791033687829459498 --> C_0001262495404562165711 : +device
    C_0000791033687829459498 --> C_0001179212740132725149 : +caps
    C_0000791033687829459498 --> C_0001278703414782760618 : +caps
    C_0000791033687829459498 o-- C_0000657457251919219668 : +state
    C_0000791033687829459498 o-- C_0000538562716212317677 : +running
    C_0000791033687829459498 o-- C_0000159384585232022465 : +socket
    C_0000791033687829459498 o-- C_0000159384585232022465 : +termination_error
    C_0000791033687829459498 ()-- C_0000033081942517560523 : 
    C_0001441512775685395922 ..> C_0001598371225436193130 : 
    C_0001441512775685395922 ..> C_0001021367579141565458 : 
    C_0001441512775685395922 o-- C_0000538562716212317677 : +is_deferred
    C_0001441512775685395922 o-- C_0000911527249059602515 : +timer_callback
    C_0001441512775685395922 --> C_0001667427656144715961 : +vfuServer
    C_0001441512775685395922 --> C_0001166363642678166101 : +vfuServer
    C_0001772413391237938865 <|-- C_0001441512775685395922
    C_0000090504835839559348 ..> C_0001598371225436193130 : 
    C_0000090504835839559348 ..> C_0001021367579141565458 : 
    C_0000090504835839559348 o-- C_0000538562716212317677 : -is_deferred
    C_0000090504835839559348 o-- C_0000911527249059602515 : -timer_callback
    C_0001772413391237938865 <|-- C_0000090504835839559348
    C_0000994914293763049211 ..> C_0000502874287095223506 : 
    C_0000994914293763049211 ..> C_0000837666778161234265 : 
    C_0000994914293763049211 ..> C_0001598371225436193130 : 
    C_0000994914293763049211 ..> C_0001021367579141565458 : 
    C_0000994914293763049211 ..> C_0001166363642678166101 : 
    C_0000994914293763049211 ..> C_0001667427656144715961 : 
    C_0000994914293763049211 ..> C_0000101772139743444757 : 
    C_0000994914293763049211 ..> C_0001892230395131685611 : 
    C_0000994914293763049211 ..> C_0000603863169292284121 : 
    C_0000994914293763049211 --> C_0001510582512972220886 : -e1000
    C_0000994914293763049211 --> C_0001799867395199291609 : -irqThrottle
    C_0000994914293763049211 --> C_0001723090859744784304 : -irqThrottle
    C_0000994914293763049211 o-- C_0000911527249059602515 : -tapCallback
    C_0001852164528390828229 <|-- C_0000994914293763049211
    C_0001904152156171249337 ..> C_0000502874287095223506 : 
    C_0001904152156171249337 ..> C_0000837666778161234265 : 
    C_0001904152156171249337 ..> C_0001598371225436193130 : 
    C_0001904152156171249337 ..> C_0001021367579141565458 : 
    C_0001904152156171249337 ..> C_0001166363642678166101 : 
    C_0001904152156171249337 ..> C_0001667427656144715961 : 
    C_0001904152156171249337 ..> C_0000101772139743444757 : 
    C_0001904152156171249337 ..> C_0001892230395131685611 : 
    C_0001904152156171249337 ..> C_0000603863169292284121 : 
    C_0001904152156171249337 --> C_0001648059833109594900 : -callbacks
    C_0001904152156171249337 o-- C_0000296937369614603999 : -deviceIntro
    C_0001904152156171249337 o-- C_0000911527249059602515 : -tapCallback
    C_0001904152156171249337 o-- C_0000465012928585661657 : -irqThrottle
    C_0001904152156171249337 --> C_0000379814251055047434 : +model
    C_0001904152156171249337 --> C_0000839121551068282508 : +model
    C_0001852164528390828229 <|-- C_0001904152156171249337
    C_0001492703530391184707 <|-- C_0001904152156171249337
    C_0000671319619940290584 ..> C_0001971126231936469896 : 
    C_0000671319619940290584 ..> C_0000718620442673026706 : 
    C_0000671319619940290584 ..> C_0000159384585232022465 : 
    C_0000671319619940290584 ..> C_0001166363642678166101 : 
    C_0000671319619940290584 ..> C_0001667427656144715961 : 
    C_0001852164528390828229 <|-- C_0000671319619940290584
    C_0000837666778161234265 <|-- C_0000551166128640177691
    C_0000101772139743444757 --> C_0002223056131685589513 : +dma
    C_0000101772139743444757 o-- C_0000005046596373671222 : +pci
    C_0000101772139743444757 --> C_0001215876488460941945 : +tran
    C_0000101772139743444757 o-- C_0000735380303938825759 : +pending
    C_0000101772139743444757 o-- C_0000938968864825005395 : +in_cb
    C_0000101772139743444757 --> C_0001066592121327941628 : +migration
    C_0000437600575994845645 o-- C_0002055032446611580327 : 
    C_0001609136868428846094 o-- C_0000955096108681586365 : 
    C_0002213334569047999371 o-- C_0001310226396389542880 : 
    C_0001310226396389542880 o-- C_0001316970566572619351 : +mem
    C_0001310226396389542880 o-- C_0000875568599650355560 : +io
    C_0001624865461390139702 o-- C_0000964940637499869262 : 
    C_0000571249859945942639 o-- C_0000285303035737969897 : 
    C_0000000219605791623204 o-- C_0000556936535522162917 : 
    C_0000068026855969123636 o-- C_0001857979298417013757 : 
    C_0001009408635686061711 o-- C_0000879004560023838747 : 
    C_0001260147442676065140 o-- C_0002065580543912101256 : 
    C_0002065580543912101256 o-- C_0002213334569047999371 : +bars
    C_0002252776187892980298 o-- C_0000724503784896193520 : 
    C_0001026265406073214326 o-- C_0001351324277023028998 : 
    C_0002027487898351993136 o-- C_0000689348665294676783 : 
    C_0001775053153970110284 o-- C_0000798748517201541367 : 
    C_0000798748517201541367 o-- C_0000281466079495533354 : +mem
    C_0000798748517201541367 o-- C_0002190719668329921561 : +io
    C_0000067062132320900599 o-- C_0002097470307992372342 : 
    C_0000962813614173819274 o-- C_0001939035163927293114 : 
    C_0001002620906782148803 o-- C_0001754687028751726234 : 
    C_0001469430540947275542 o-- C_0000600648903894090924 : 
    C_0000179655088201290560 o-- C_0001928512523602108106 : 
    C_0001716596171044264167 o-- C_0001916586236756653340 : 
    C_0001916586236756653340 o-- C_0001775053153970110284 : +bars
    C_0000401896412252949059 o-- C_0001768691411873337062 : 
    C_0001576776105022034997 o-- C_0001729634178927462590 : +hdr
    C_0001576776105022034997 o-- C_0002003044744197757253 : +out
    C_0000386359578582595915 o-- C_0001257821561157065077 : +subregions
    C_0001257821561157065077 --> C_0001743015267569840357 : +lh_first
    C_0000005046596373671222 o-- C_0000976664936919228646 : +caps
    C_0000005046596373671222 o-- C_0000976664936919228646 : +ext_caps
    C_0000735380303938825759 o-- C_0000065734781435037153 : +state
    C_0000735380303938825759 --> C_0001576776105022034997 : +msg
    C_0001743015267569840357 o-- C_0002230911214346068155 : +entry
    C_0002230911214346068155 --> C_0001743015267569840357 : +le_next
    C_0002230911214346068155 --> C_0001743015267569840357 : +le_prev

%% Generated with clang-uml, version 0.0.0-unknown
%% LLVM version clang version 17.0.6
