============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Tue Sep 10 15:30:56 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 734 instances
RUN-0007 : 370 luts, 248 seqs, 64 mslices, 36 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 966 nets
RUN-1001 : 652 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     248     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   1   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 732 instances, 370 luts, 248 seqs, 100 slices, 9 macros(100 instances: 64 mslices 36 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3675, tnet num: 964, tinst num: 732, tnode num: 4485, tedge num: 6136.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.107884s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 302875
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 732.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 221443, overlap = 0
PHY-3002 : Step(2): len = 173753, overlap = 0
PHY-3002 : Step(3): len = 150244, overlap = 0
PHY-3002 : Step(4): len = 132842, overlap = 0
PHY-3002 : Step(5): len = 113948, overlap = 0
PHY-3002 : Step(6): len = 97718.7, overlap = 0
PHY-3002 : Step(7): len = 84792.7, overlap = 0
PHY-3002 : Step(8): len = 71310.2, overlap = 0
PHY-3002 : Step(9): len = 58917.4, overlap = 0
PHY-3002 : Step(10): len = 48899.4, overlap = 0
PHY-3002 : Step(11): len = 40308.4, overlap = 0
PHY-3002 : Step(12): len = 32560.3, overlap = 0
PHY-3002 : Step(13): len = 28264.2, overlap = 0
PHY-3002 : Step(14): len = 24762.6, overlap = 0
PHY-3002 : Step(15): len = 22020.2, overlap = 0.3125
PHY-3002 : Step(16): len = 19357, overlap = 0.75
PHY-3002 : Step(17): len = 18024.4, overlap = 1.03125
PHY-3002 : Step(18): len = 16617.8, overlap = 2.4375
PHY-3002 : Step(19): len = 15145.2, overlap = 2.625
PHY-3002 : Step(20): len = 13616.2, overlap = 3.25
PHY-3002 : Step(21): len = 11791.7, overlap = 5.125
PHY-3002 : Step(22): len = 10988.2, overlap = 5.34375
PHY-3002 : Step(23): len = 10739.4, overlap = 5.84375
PHY-3002 : Step(24): len = 10304.7, overlap = 6.09375
PHY-3002 : Step(25): len = 10226.3, overlap = 5.84375
PHY-3002 : Step(26): len = 10068.2, overlap = 5.78125
PHY-3002 : Step(27): len = 9815.2, overlap = 6.34375
PHY-3002 : Step(28): len = 9710.3, overlap = 7.84375
PHY-3002 : Step(29): len = 9521.6, overlap = 10.25
PHY-3002 : Step(30): len = 9521.6, overlap = 10.25
PHY-3002 : Step(31): len = 9130.2, overlap = 10.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (394.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194483
PHY-3002 : Step(32): len = 8559.2, overlap = 17.9688
PHY-3002 : Step(33): len = 8514.1, overlap = 17.6875
PHY-3002 : Step(34): len = 8285.6, overlap = 16.375
PHY-3002 : Step(35): len = 8287.3, overlap = 16.125
PHY-3002 : Step(36): len = 8276.2, overlap = 15.7188
PHY-3002 : Step(37): len = 8061, overlap = 15.7188
PHY-3002 : Step(38): len = 8066.2, overlap = 15.5312
PHY-3002 : Step(39): len = 8091.2, overlap = 14.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388966
PHY-3002 : Step(40): len = 7886.5, overlap = 14.5625
PHY-3002 : Step(41): len = 7876.4, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000777932
PHY-3002 : Step(42): len = 7929, overlap = 14.3125
PHY-3002 : Step(43): len = 7929, overlap = 14.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022025s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69455e-05
PHY-3002 : Step(44): len = 8288.2, overlap = 21.5
PHY-3002 : Step(45): len = 8407.4, overlap = 21.2188
PHY-3002 : Step(46): len = 8731.5, overlap = 19.4062
PHY-3002 : Step(47): len = 9037.9, overlap = 18.5312
PHY-3002 : Step(48): len = 9359.4, overlap = 16.625
PHY-3002 : Step(49): len = 8822.6, overlap = 16.4688
PHY-3002 : Step(50): len = 8784.2, overlap = 16.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3891e-05
PHY-3002 : Step(51): len = 8643.6, overlap = 17
PHY-3002 : Step(52): len = 8626.2, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187782
PHY-3002 : Step(53): len = 8770.6, overlap = 15.4688
PHY-3002 : Step(54): len = 8868.1, overlap = 15.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3675, tnet num: 964, tinst num: 732, tnode num: 4485, tedge num: 6136.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 45.47 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/966.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 9912, over cnt = 53(0%), over = 190, worst = 16
PHY-1001 : End global iterations;  0.040115s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (194.8%)

PHY-1001 : Congestion index: top1 = 19.61, top5 = 7.28, top10 = 3.82, top15 = 2.55.
PHY-1001 : End incremental global routing;  0.090358s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (155.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025044s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 716 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 738 instances, 370 luts, 254 seqs, 100 slices, 9 macros(100 instances: 64 mslices 36 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 9191
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3699, tnet num: 970, tinst num: 738, tnode num: 4527, tedge num: 6172.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.114460s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(55): len = 9204.4, overlap = 1.5
PHY-3002 : Step(56): len = 9167.7, overlap = 1.5
PHY-3002 : Step(57): len = 9133.2, overlap = 1.5
PHY-3002 : Step(58): len = 9133, overlap = 1.5
PHY-3002 : Step(59): len = 9131.3, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(60): len = 9134.8, overlap = 15.2188
PHY-3002 : Step(61): len = 9134.8, overlap = 15.2188
PHY-3001 : Final: Len = 9134.8, Over = 15.2188
PHY-3001 : End incremental placement;  0.284222s wall, 0.281250s user + 0.296875s system = 0.578125s CPU (203.4%)

OPT-1001 : Total overflow 45.59 peak overflow 3.88
OPT-1001 : End high-fanout net optimization;  0.422550s wall, 0.437500s user + 0.328125s system = 0.765625s CPU (181.2%)

OPT-1001 : Current memory(MB): used = 154, reserve = 128, peak = 154.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 472/972.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 10168, over cnt = 55(0%), over = 182, worst = 15
PHY-1002 : len = 12104, over cnt = 35(0%), over = 63, worst = 9
PHY-1002 : len = 12808, over cnt = 10(0%), over = 13, worst = 3
PHY-1002 : len = 13040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026639s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

PHY-1001 : Congestion index: top1 = 19.70, top5 = 8.74, top10 = 4.73, top15 = 3.16.
OPT-1001 : End congestion update;  0.066775s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 970 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.0%)

OPT-0007 : Start: WNS 875 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 975 TNS 0 NUM_FEPS 0 with 9 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 975 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.090316s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

OPT-1001 : Current memory(MB): used = 152, reserve = 127, peak = 154.
OPT-1001 : End physical optimization;  0.621258s wall, 0.640625s user + 0.328125s system = 0.968750s CPU (155.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 370 LUT to BLE ...
SYN-4008 : Packed 370 LUT and 242 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 123 single LUT's are left
SYN-4006 : 5 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 375/491 primitive instances ...
PHY-3001 : End packing;  0.026415s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 335 instances
RUN-1001 : 160 mslices, 159 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 737 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 333 instances, 319 slices, 9 macros(100 instances: 64 mslices 36 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 8707, Over = 23.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3254, tnet num: 735, tinst num: 333, tnode num: 3934, tedge num: 5855.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.124896s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.76862e-05
PHY-3002 : Step(62): len = 8415.3, overlap = 25
PHY-3002 : Step(63): len = 8575.8, overlap = 24.75
PHY-3002 : Step(64): len = 8568.7, overlap = 24.75
PHY-3002 : Step(65): len = 8595.5, overlap = 23
PHY-3002 : Step(66): len = 8516.4, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.53723e-05
PHY-3002 : Step(67): len = 8610, overlap = 22.25
PHY-3002 : Step(68): len = 8738.7, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190745
PHY-3002 : Step(69): len = 9090.6, overlap = 20.5
PHY-3002 : Step(70): len = 9567.3, overlap = 18.75
PHY-3002 : Step(71): len = 9987.8, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086482s wall, 0.078125s user + 0.281250s system = 0.359375s CPU (415.5%)

PHY-3001 : Trial Legalized: Len = 18841.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0850536
PHY-3002 : Step(72): len = 18167.5, overlap = 0.5
PHY-3002 : Step(73): len = 18004.3, overlap = 0.25
PHY-3002 : Step(74): len = 16735.7, overlap = 1.75
PHY-3002 : Step(75): len = 16461.6, overlap = 1.5
PHY-3002 : Step(76): len = 15772.5, overlap = 1.5
PHY-3002 : Step(77): len = 15678.5, overlap = 2.25
PHY-3002 : Step(78): len = 15671.1, overlap = 2.25
PHY-3002 : Step(79): len = 15441.7, overlap = 2.25
PHY-3002 : Step(80): len = 14679.4, overlap = 3
PHY-3002 : Step(81): len = 14511.9, overlap = 3.25
PHY-3002 : Step(82): len = 14495.2, overlap = 3.25
PHY-3002 : Step(83): len = 14370.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16352.1, Over = 0
PHY-3001 : End spreading;  0.003548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 16352.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3254, tnet num: 735, tinst num: 333, tnode num: 3934, tedge num: 5855.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 21/737.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19872, over cnt = 54(0%), over = 67, worst = 2
PHY-1002 : len = 20048, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 20296, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 20408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094213s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 20.67, top5 = 13.60, top10 = 7.92, top15 = 5.29.
PHY-1001 : End incremental global routing;  0.139557s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (100.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023349s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.177756s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (96.7%)

OPT-1001 : Current memory(MB): used = 155, reserve = 129, peak = 155.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 643/737.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.67, top5 = 13.60, top10 = 7.92, top15 = 5.29.
OPT-1001 : End congestion update;  0.035343s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.1%)

OPT-0007 : Start: WNS 1029 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 319 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 333 instances, 319 slices, 9 macros(100 instances: 64 mslices 36 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 16405, Over = 0
PHY-3001 : End spreading;  0.003500s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (446.5%)

PHY-3001 : Final: Len = 16405, Over = 0
PHY-3001 : End incremental legalization;  0.020679s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (151.1%)

OPT-0007 : Iter 1: improved WNS 1079 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 1079 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.076003s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.8%)

OPT-1001 : Current memory(MB): used = 159, reserve = 133, peak = 159.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 635/737.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.78, top5 = 13.64, top10 = 7.94, top15 = 5.30.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1079 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1079ps with logic level 3 and starts from PAD
OPT-1001 : End physical optimization;  0.465005s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (97.4%)

RUN-1003 : finish command "place" in  3.413209s wall, 3.921875s user + 4.171875s system = 8.093750s CPU (237.1%)

RUN-1004 : used memory is 136 MB, reserved memory is 111 MB, peak memory is 159 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 160 mslices, 159 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 737 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 310 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3254, tnet num: 735, tinst num: 333, tnode num: 3934, tedge num: 5855.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 160 mslices, 159 lslices, 11 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19416, over cnt = 57(0%), over = 69, worst = 2
PHY-1002 : len = 19768, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 19952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088017s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 20.82, top5 = 13.54, top10 = 7.78, top15 = 5.19.
PHY-1001 : End global routing;  0.132166s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 176, reserve = 150, peak = 192.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 444, reserve = 422, peak = 444.
PHY-1001 : End build detailed router design. 3.511705s wall, 3.484375s user + 0.031250s system = 3.515625s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.543186s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.8%)

PHY-1001 : Current memory(MB): used = 476, reserve = 456, peak = 476.
PHY-1001 : End phase 1; 0.549187s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 107944, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 476, reserve = 456, peak = 476.
PHY-1001 : End initial routed; 0.414990s wall, 0.578125s user + 0.171875s system = 0.750000s CPU (180.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/633(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.292   |   0.000   |   0   
RUN-1001 :   Hold   |   0.323   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.123383s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.3%)

PHY-1001 : Current memory(MB): used = 477, reserve = 457, peak = 477.
PHY-1001 : End phase 2; 0.538431s wall, 0.703125s user + 0.171875s system = 0.875000s CPU (162.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 107944, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.006294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 107904, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.019938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 107904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.015168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/633(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.292   |   0.000   |   0   
RUN-1001 :   Hold   |   0.323   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.139728s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.063312s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 489, reserve = 468, peak = 489.
PHY-1001 : End phase 3; 0.339220s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.7%)

PHY-1003 : Routed, final wirelength = 107904
PHY-1001 : Current memory(MB): used = 489, reserve = 469, peak = 489.
PHY-1001 : End export database. 0.006161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.085338s wall, 5.187500s user + 0.234375s system = 5.421875s CPU (106.6%)

RUN-1003 : finish command "route" in  5.398039s wall, 5.484375s user + 0.234375s system = 5.718750s CPU (105.9%)

RUN-1004 : used memory is 438 MB, reserved memory is 419 MB, peak memory is 489 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      615   out of  19600    3.14%
#reg                      273   out of  19600    1.39%
#le                       620
  #lut only               347   out of    620   55.97%
  #reg only                 5   out of    620    0.81%
  #lut&reg                268   out of    620   43.23%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        U1_pll/clk0_buf      GCLK               pll                U1_pll/pll_inst.clkc0    159
#2        sys_clk_dup_1        GCLK               io                 sys_clk_syn_2.di         33
#3        U2_control/clk_5M    GCLK               pll                U1_pll/pll_inst.clkc1    9


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------+
|Instance     |Module       |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------+
|top          |biss_test    |620    |515     |100     |280     |0       |0       |
|  U1_pll     |mypll        |0      |0       |0       |0       |0       |0       |
|  U2_control |biss_control |532    |444     |83      |237     |0       |0       |
|  U3_led     |led          |88     |71      |17      |36      |0       |0       |
+--------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       363   
    #2          2        81   
    #3          3       214   
    #4          4        15   
    #5        5-10       26   
    #6        11-50      20   
    #7       51-100      1    
    #8       101-500     1    
  Average     3.20            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3254, tnet num: 735, tinst num: 333, tnode num: 3934, tedge num: 5855.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 735 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 3 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 737, pip num: 7331
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 934 valid insts, and 20447 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  1.494443s wall, 9.828125s user + 0.109375s system = 9.937500s CPU (665.0%)

RUN-1004 : used memory is 454 MB, reserved memory is 433 MB, peak memory is 635 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240910_153056.log"
