
Rotary_Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007348  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  08007458  08007458  00008458  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079cc  080079cc  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079cc  080079cc  000089cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079d4  080079d4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079d4  080079d4  000089d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079d8  080079d8  000089d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080079dc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  200001d4  08007bb0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08007bb0  000093e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4a7  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aab  00000000  00000000  000146a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  00016150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098b  00000000  00000000  00016d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185a6  00000000  00000000  00017713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf81  00000000  00000000  0002fcb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c1a8  00000000  00000000  0003cc3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8de2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048ac  00000000  00000000  000c8e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000cd6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007440 	.word	0x08007440

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007440 	.word	0x08007440

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <__io_putchar>:
* @brief Retargets the C library printf function to the USART.
* @param None
* @retval None
*/
PUTCHAR_PROTOTYPE
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  if (ch == '\n')
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b0a      	cmp	r3, #10
 8000be0:	d106      	bne.n	8000bf0 <__io_putchar+0x1c>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, 0xFFFF);
 8000be2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be6:	2201      	movs	r2, #1
 8000be8:	4907      	ldr	r1, [pc, #28]	@ (8000c08 <__io_putchar+0x34>)
 8000bea:	4808      	ldr	r0, [pc, #32]	@ (8000c0c <__io_putchar+0x38>)
 8000bec:	f001 fe8a 	bl	8002904 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8000bf0:	1d39      	adds	r1, r7, #4
 8000bf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <__io_putchar+0x38>)
 8000bfa:	f001 fe83 	bl	8002904 <HAL_UART_Transmit>

  return ch;
 8000bfe:	687b      	ldr	r3, [r7, #4]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	08007458 	.word	0x08007458
 8000c0c:	20000238 	.word	0x20000238

08000c10 <Encoder_Init>:

/**
 * @brief 로터리 인코더 초기화 (그레이 코드 방식)
 */
void Encoder_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
  // 초기 상태 읽기
  uint8_t clk = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000c16:	2101      	movs	r1, #1
 8000c18:	480e      	ldr	r0, [pc, #56]	@ (8000c54 <Encoder_Init+0x44>)
 8000c1a:	f000 ff07 	bl	8001a2c <HAL_GPIO_ReadPin>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
  uint8_t dt = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8000c22:	2102      	movs	r1, #2
 8000c24:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <Encoder_Init+0x44>)
 8000c26:	f000 ff01 	bl	8001a2c <HAL_GPIO_ReadPin>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71bb      	strb	r3, [r7, #6]
  encoder_last_encoded = (clk << 1) | dt;
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	b25a      	sxtb	r2, r3
 8000c36:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	b25b      	sxtb	r3, r3
 8000c3e:	b2da      	uxtb	r2, r3
 8000c40:	4b05      	ldr	r3, [pc, #20]	@ (8000c58 <Encoder_Init+0x48>)
 8000c42:	701a      	strb	r2, [r3, #0]
  encoder_count = 0;
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <Encoder_Init+0x4c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40010800 	.word	0x40010800
 8000c58:	20000284 	.word	0x20000284
 8000c5c:	20000280 	.word	0x20000280

08000c60 <HAL_GPIO_EXTI_Callback>:
/**
 * @brief GPIO 외부 인터럽트 콜백 함수 (그레이 코드 방식)
 * 안정적인 로터리 인코더 감지
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	80fb      	strh	r3, [r7, #6]
  uint32_t current_time = HAL_GetTick();
 8000c6a:	f000 fc1f 	bl	80014ac <HAL_GetTick>
 8000c6e:	60f8      	str	r0, [r7, #12]

  // 디바운스 처리
  if (current_time - last_interrupt_time < DEBOUNCE_DELAY) {
 8000c70:	4b2c      	ldr	r3, [pc, #176]	@ (8000d24 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	68fa      	ldr	r2, [r7, #12]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	2b04      	cmp	r3, #4
 8000c7a:	d94e      	bls.n	8000d1a <HAL_GPIO_EXTI_Callback+0xba>
    return;
  }
  last_interrupt_time = current_time;
 8000c7c:	4a29      	ldr	r2, [pc, #164]	@ (8000d24 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6013      	str	r3, [r2, #0]

  // 인코더 핀들 처리 (PA0, PA1)
  if (GPIO_Pin == GPIO_PIN_0 || GPIO_Pin == GPIO_PIN_1)
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d002      	beq.n	8000c8e <HAL_GPIO_EXTI_Callback+0x2e>
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d146      	bne.n	8000d1c <HAL_GPIO_EXTI_Callback+0xbc>
  {
    // 현재 상태 읽기
    uint8_t clk = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000c8e:	2101      	movs	r1, #1
 8000c90:	4825      	ldr	r0, [pc, #148]	@ (8000d28 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000c92:	f000 fecb 	bl	8001a2c <HAL_GPIO_ReadPin>
 8000c96:	4603      	mov	r3, r0
 8000c98:	72fb      	strb	r3, [r7, #11]
    uint8_t dt = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8000c9a:	2102      	movs	r1, #2
 8000c9c:	4822      	ldr	r0, [pc, #136]	@ (8000d28 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000c9e:	f000 fec5 	bl	8001a2c <HAL_GPIO_ReadPin>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	72bb      	strb	r3, [r7, #10]
    uint8_t encoded = (clk << 1) | dt;  // 2비트 상태 생성
 8000ca6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	b25a      	sxtb	r2, r3
 8000cae:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	b25b      	sxtb	r3, r3
 8000cb6:	727b      	strb	r3, [r7, #9]

    uint8_t sum = (encoder_last_encoded << 2) | encoded;  // 이전 상태와 현재 상태 결합
 8000cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d2c <HAL_GPIO_EXTI_Callback+0xcc>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	b25a      	sxtb	r2, r3
 8000cc4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	723b      	strb	r3, [r7, #8]

    // 회전 방향 결정 (그레이 코드 기반)
    if(sum == 0b1101 || sum == 0b0100 || sum == 0b0010 || sum == 0b1011) {
 8000cce:	7a3b      	ldrb	r3, [r7, #8]
 8000cd0:	2b0d      	cmp	r3, #13
 8000cd2:	d008      	beq.n	8000ce6 <HAL_GPIO_EXTI_Callback+0x86>
 8000cd4:	7a3b      	ldrb	r3, [r7, #8]
 8000cd6:	2b04      	cmp	r3, #4
 8000cd8:	d005      	beq.n	8000ce6 <HAL_GPIO_EXTI_Callback+0x86>
 8000cda:	7a3b      	ldrb	r3, [r7, #8]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d002      	beq.n	8000ce6 <HAL_GPIO_EXTI_Callback+0x86>
 8000ce0:	7a3b      	ldrb	r3, [r7, #8]
 8000ce2:	2b0b      	cmp	r3, #11
 8000ce4:	d104      	bne.n	8000cf0 <HAL_GPIO_EXTI_Callback+0x90>
      encoder_count++;  // 시계방향
 8000ce6:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	4a10      	ldr	r2, [pc, #64]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000cee:	6013      	str	r3, [r2, #0]
    }
    if(sum == 0b1110 || sum == 0b0111 || sum == 0b0001 || sum == 0b1000) {
 8000cf0:	7a3b      	ldrb	r3, [r7, #8]
 8000cf2:	2b0e      	cmp	r3, #14
 8000cf4:	d008      	beq.n	8000d08 <HAL_GPIO_EXTI_Callback+0xa8>
 8000cf6:	7a3b      	ldrb	r3, [r7, #8]
 8000cf8:	2b07      	cmp	r3, #7
 8000cfa:	d005      	beq.n	8000d08 <HAL_GPIO_EXTI_Callback+0xa8>
 8000cfc:	7a3b      	ldrb	r3, [r7, #8]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d002      	beq.n	8000d08 <HAL_GPIO_EXTI_Callback+0xa8>
 8000d02:	7a3b      	ldrb	r3, [r7, #8]
 8000d04:	2b08      	cmp	r3, #8
 8000d06:	d104      	bne.n	8000d12 <HAL_GPIO_EXTI_Callback+0xb2>
      encoder_count--;  // 반시계방향
 8000d08:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	3b01      	subs	r3, #1
 8000d0e:	4a08      	ldr	r2, [pc, #32]	@ (8000d30 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000d10:	6013      	str	r3, [r2, #0]
    }

    encoder_last_encoded = encoded;
 8000d12:	4a06      	ldr	r2, [pc, #24]	@ (8000d2c <HAL_GPIO_EXTI_Callback+0xcc>)
 8000d14:	7a7b      	ldrb	r3, [r7, #9]
 8000d16:	7013      	strb	r3, [r2, #0]
 8000d18:	e000      	b.n	8000d1c <HAL_GPIO_EXTI_Callback+0xbc>
    return;
 8000d1a:	bf00      	nop
  }
}
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000288 	.word	0x20000288
 8000d28:	40010800 	.word	0x40010800
 8000d2c:	20000284 	.word	0x20000284
 8000d30:	20000280 	.word	0x20000280

08000d34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int32_t last_encoder_count = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3e:	f000 fb5d 	bl	80013fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d42:	f000 f855 	bl	8000df0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d46:	f000 f90d 	bl	8000f64 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d4a:	f000 f8e1 	bl	8000f10 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d4e:	f000 f891 	bl	8000e74 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	// 로터리 인코더 초기화
	Encoder_Init();
 8000d52:	f7ff ff5d 	bl	8000c10 <Encoder_Init>

	// 타이머 시작 (시간 측정용)
	HAL_TIM_Base_Start(&htim2);
 8000d56:	481b      	ldr	r0, [pc, #108]	@ (8000dc4 <main+0x90>)
 8000d58:	f001 fb10 	bl	800237c <HAL_TIM_Base_Start>

	printf("=============================\r\n");
 8000d5c:	481a      	ldr	r0, [pc, #104]	@ (8000dc8 <main+0x94>)
 8000d5e:	f002 ff33 	bl	8003bc8 <puts>
	printf("STM32F103 로터리 인코더 테스트 시작\r\n");
 8000d62:	481a      	ldr	r0, [pc, #104]	@ (8000dcc <main+0x98>)
 8000d64:	f002 ff30 	bl	8003bc8 <puts>
	printf("시스템 클록: %lu Hz\r\n", SystemCoreClock);
 8000d68:	4b19      	ldr	r3, [pc, #100]	@ (8000dd0 <main+0x9c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4819      	ldr	r0, [pc, #100]	@ (8000dd4 <main+0xa0>)
 8000d70:	f002 fec2 	bl	8003af8 <iprintf>
	printf("그레이 코드 기반 안정적 감지 방식 적용\r\n");
 8000d74:	4818      	ldr	r0, [pc, #96]	@ (8000dd8 <main+0xa4>)
 8000d76:	f002 ff27 	bl	8003bc8 <puts>
	printf("인코더 카운트 변화를 모니터링합니다...\r\n");
 8000d7a:	4818      	ldr	r0, [pc, #96]	@ (8000ddc <main+0xa8>)
 8000d7c:	f002 ff24 	bl	8003bc8 <puts>
	printf("=============================\r\n");
 8000d80:	4811      	ldr	r0, [pc, #68]	@ (8000dc8 <main+0x94>)
 8000d82:	f002 ff21 	bl	8003bc8 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 인코더 값 변화 감지 및 출력
	 	    if (encoder_count != last_encoder_count) {
 8000d86:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <main+0xac>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	687a      	ldr	r2, [r7, #4]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d014      	beq.n	8000dba <main+0x86>
	 	      printf("인코더 카운트: %ld", encoder_count);
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <main+0xac>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	4813      	ldr	r0, [pc, #76]	@ (8000de4 <main+0xb0>)
 8000d98:	f002 feae 	bl	8003af8 <iprintf>

	 	      if (encoder_count > last_encoder_count) {
 8000d9c:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <main+0xac>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	da03      	bge.n	8000dae <main+0x7a>
	 	        printf(" (시계방향)\r\n");
 8000da6:	4810      	ldr	r0, [pc, #64]	@ (8000de8 <main+0xb4>)
 8000da8:	f002 ff0e 	bl	8003bc8 <puts>
 8000dac:	e002      	b.n	8000db4 <main+0x80>
	 	      } else {
	 	        printf(" (반시계방향)\r\n");
 8000dae:	480f      	ldr	r0, [pc, #60]	@ (8000dec <main+0xb8>)
 8000db0:	f002 ff0a 	bl	8003bc8 <puts>
	 	      }

	 	      last_encoder_count = encoder_count;
 8000db4:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <main+0xac>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	607b      	str	r3, [r7, #4]
	 	    }

	 	    HAL_Delay(1);  // CPU 부하 감소
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f000 fb80 	bl	80014c0 <HAL_Delay>
	 	    if (encoder_count != last_encoder_count) {
 8000dc0:	e7e1      	b.n	8000d86 <main+0x52>
 8000dc2:	bf00      	nop
 8000dc4:	200001f0 	.word	0x200001f0
 8000dc8:	0800745c 	.word	0x0800745c
 8000dcc:	0800747c 	.word	0x0800747c
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	080074ac 	.word	0x080074ac
 8000dd8:	080074c8 	.word	0x080074c8
 8000ddc:	08007500 	.word	0x08007500
 8000de0:	20000280 	.word	0x20000280
 8000de4:	08007538 	.word	0x08007538
 8000de8:	08007554 	.word	0x08007554
 8000dec:	08007568 	.word	0x08007568

08000df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b090      	sub	sp, #64	@ 0x40
 8000df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df6:	f107 0318 	add.w	r3, r7, #24
 8000dfa:	2228      	movs	r2, #40	@ 0x28
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f002 ffe4 	bl	8003dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e12:	2302      	movs	r3, #2
 8000e14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e16:	2301      	movs	r3, #1
 8000e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e1a:	2310      	movs	r3, #16
 8000e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000e22:	2300      	movs	r3, #0
 8000e24:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000e26:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e2c:	f107 0318 	add.w	r3, r7, #24
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 fe43 	bl	8001abc <HAL_RCC_OscConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e3c:	f000 f91c 	bl	8001078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e40:	230f      	movs	r3, #15
 8000e42:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e44:	2302      	movs	r3, #2
 8000e46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e56:	1d3b      	adds	r3, r7, #4
 8000e58:	2102      	movs	r1, #2
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f001 f8b0 	bl	8001fc0 <HAL_RCC_ClockConfig>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000e66:	f000 f907 	bl	8001078 <Error_Handler>
  }
}
 8000e6a:	bf00      	nop
 8000e6c:	3740      	adds	r7, #64	@ 0x40
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e7a:	f107 0308 	add.w	r3, r7, #8
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e88:	463b      	mov	r3, r7
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e90:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000e92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 8000e98:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000e9a:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8000e9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000ea6:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000ea8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000eac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eba:	4814      	ldr	r0, [pc, #80]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000ebc:	f001 fa0e 	bl	80022dc <HAL_TIM_Base_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ec6:	f000 f8d7 	bl	8001078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ece:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ed0:	f107 0308 	add.w	r3, r7, #8
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	480d      	ldr	r0, [pc, #52]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000ed8:	f001 fa9a 	bl	8002410 <HAL_TIM_ConfigClockSource>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ee2:	f000 f8c9 	bl	8001078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000eee:	463b      	mov	r3, r7
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4806      	ldr	r0, [pc, #24]	@ (8000f0c <MX_TIM2_Init+0x98>)
 8000ef4:	f001 fc58 	bl	80027a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000efe:	f000 f8bb 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f02:	bf00      	nop
 8000f04:	3718      	adds	r7, #24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200001f0 	.word	0x200001f0

08000f10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <MX_USART2_UART_Init+0x50>)
 8000f18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f36:	220c      	movs	r2, #12
 8000f38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f48:	f001 fc8c 	bl	8002864 <HAL_UART_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f52:	f000 f891 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000238 	.word	0x20000238
 8000f60:	40004400 	.word	0x40004400

08000f64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6a:	f107 0310 	add.w	r3, r7, #16
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
 8000f72:	605a      	str	r2, [r3, #4]
 8000f74:	609a      	str	r2, [r3, #8]
 8000f76:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f78:	4b3b      	ldr	r3, [pc, #236]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	4a3a      	ldr	r2, [pc, #232]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f7e:	f043 0310 	orr.w	r3, r3, #16
 8000f82:	6193      	str	r3, [r2, #24]
 8000f84:	4b38      	ldr	r3, [pc, #224]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	f003 0310 	and.w	r3, r3, #16
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f90:	4b35      	ldr	r3, [pc, #212]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	4a34      	ldr	r2, [pc, #208]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f96:	f043 0320 	orr.w	r3, r3, #32
 8000f9a:	6193      	str	r3, [r2, #24]
 8000f9c:	4b32      	ldr	r3, [pc, #200]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	f003 0320 	and.w	r3, r3, #32
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a2e      	ldr	r2, [pc, #184]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000fae:	f043 0304 	orr.w	r3, r3, #4
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	607b      	str	r3, [r7, #4]
 8000fbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a28      	ldr	r2, [pc, #160]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000fc6:	f043 0308 	orr.w	r3, r3, #8
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <MX_GPIO_Init+0x104>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2120      	movs	r1, #32
 8000fdc:	4823      	ldr	r0, [pc, #140]	@ (800106c <MX_GPIO_Init+0x108>)
 8000fde:	f000 fd3c 	bl	8001a5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fe2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe8:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <MX_GPIO_Init+0x10c>)
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	f107 0310 	add.w	r3, r7, #16
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	481f      	ldr	r0, [pc, #124]	@ (8001074 <MX_GPIO_Init+0x110>)
 8000ff8:	f000 fb94 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_Pin_Pin DT_Pin_Pin */
  GPIO_InitStruct.Pin = CLK_Pin_Pin|DT_Pin_Pin;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001000:	4b1b      	ldr	r3, [pc, #108]	@ (8001070 <MX_GPIO_Init+0x10c>)
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001004:	2301      	movs	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001008:	f107 0310 	add.w	r3, r7, #16
 800100c:	4619      	mov	r1, r3
 800100e:	4817      	ldr	r0, [pc, #92]	@ (800106c <MX_GPIO_Init+0x108>)
 8001010:	f000 fb88 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001014:	2320      	movs	r3, #32
 8001016:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001018:	2301      	movs	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2302      	movs	r3, #2
 8001022:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001024:	f107 0310 	add.w	r3, r7, #16
 8001028:	4619      	mov	r1, r3
 800102a:	4810      	ldr	r0, [pc, #64]	@ (800106c <MX_GPIO_Init+0x108>)
 800102c:	f000 fb7a 	bl	8001724 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	2101      	movs	r1, #1
 8001034:	2006      	movs	r0, #6
 8001036:	f000 fb3e 	bl	80016b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800103a:	2006      	movs	r0, #6
 800103c:	f000 fb57 	bl	80016ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8001040:	2200      	movs	r2, #0
 8001042:	2101      	movs	r1, #1
 8001044:	2007      	movs	r0, #7
 8001046:	f000 fb36 	bl	80016b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800104a:	2007      	movs	r0, #7
 800104c:	f000 fb4f 	bl	80016ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2102      	movs	r1, #2
 8001054:	2028      	movs	r0, #40	@ 0x28
 8001056:	f000 fb2e 	bl	80016b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800105a:	2028      	movs	r0, #40	@ 0x28
 800105c:	f000 fb47 	bl	80016ee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001060:	bf00      	nop
 8001062:	3720      	adds	r7, #32
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40021000 	.word	0x40021000
 800106c:	40010800 	.word	0x40010800
 8001070:	10110000 	.word	0x10110000
 8001074:	40011000 	.word	0x40011000

08001078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107c:	b672      	cpsid	i
}
 800107e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <Error_Handler+0x8>

08001084 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <HAL_MspInit+0x5c>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	4a14      	ldr	r2, [pc, #80]	@ (80010e0 <HAL_MspInit+0x5c>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6193      	str	r3, [r2, #24]
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <HAL_MspInit+0x5c>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <HAL_MspInit+0x5c>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a0e      	ldr	r2, [pc, #56]	@ (80010e0 <HAL_MspInit+0x5c>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <HAL_MspInit+0x5c>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010ba:	4b0a      	ldr	r3, [pc, #40]	@ (80010e4 <HAL_MspInit+0x60>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	4a04      	ldr	r2, [pc, #16]	@ (80010e4 <HAL_MspInit+0x60>)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40010000 	.word	0x40010000

080010e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010f8:	d10b      	bne.n	8001112 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010fa:	4b08      	ldr	r3, [pc, #32]	@ (800111c <HAL_TIM_Base_MspInit+0x34>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	4a07      	ldr	r2, [pc, #28]	@ (800111c <HAL_TIM_Base_MspInit+0x34>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	61d3      	str	r3, [r2, #28]
 8001106:	4b05      	ldr	r3, [pc, #20]	@ (800111c <HAL_TIM_Base_MspInit+0x34>)
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40021000 	.word	0x40021000

08001120 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b088      	sub	sp, #32
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a15      	ldr	r2, [pc, #84]	@ (8001190 <HAL_UART_MspInit+0x70>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d123      	bne.n	8001188 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001140:	4b14      	ldr	r3, [pc, #80]	@ (8001194 <HAL_UART_MspInit+0x74>)
 8001142:	69db      	ldr	r3, [r3, #28]
 8001144:	4a13      	ldr	r2, [pc, #76]	@ (8001194 <HAL_UART_MspInit+0x74>)
 8001146:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800114a:	61d3      	str	r3, [r2, #28]
 800114c:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <HAL_UART_MspInit+0x74>)
 800114e:	69db      	ldr	r3, [r3, #28]
 8001150:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001158:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <HAL_UART_MspInit+0x74>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <HAL_UART_MspInit+0x74>)
 800115e:	f043 0304 	orr.w	r3, r3, #4
 8001162:	6193      	str	r3, [r2, #24]
 8001164:	4b0b      	ldr	r3, [pc, #44]	@ (8001194 <HAL_UART_MspInit+0x74>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	f003 0304 	and.w	r3, r3, #4
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001170:	230c      	movs	r3, #12
 8001172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2302      	movs	r3, #2
 800117a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 0310 	add.w	r3, r7, #16
 8001180:	4619      	mov	r1, r3
 8001182:	4805      	ldr	r0, [pc, #20]	@ (8001198 <HAL_UART_MspInit+0x78>)
 8001184:	f000 face 	bl	8001724 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001188:	bf00      	nop
 800118a:	3720      	adds	r7, #32
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40004400 	.word	0x40004400
 8001194:	40021000 	.word	0x40021000
 8001198:	40010800 	.word	0x40010800

0800119c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <NMI_Handler+0x4>

080011a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <MemManage_Handler+0x4>

080011b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <BusFault_Handler+0x4>

080011bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <UsageFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ec:	f000 f94c 	bl	8001488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLK_Pin_Pin);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f000 fc47 	bl	8001a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}

08001202 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DT_Pin_Pin);
 8001206:	2002      	movs	r0, #2
 8001208:	f000 fc40 	bl	8001a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}

08001210 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001214:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001218:	f000 fc38 	bl	8001a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}

08001220 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return 1;
 8001224:	2301      	movs	r3, #1
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr

0800122e <_kill>:

int _kill(int pid, int sig)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
 8001236:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001238:	f002 fe1a 	bl	8003e70 <__errno>
 800123c:	4603      	mov	r3, r0
 800123e:	2216      	movs	r2, #22
 8001240:	601a      	str	r2, [r3, #0]
  return -1;
 8001242:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <_exit>:

void _exit (int status)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001256:	f04f 31ff 	mov.w	r1, #4294967295
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ffe7 	bl	800122e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <_exit+0x12>

08001264 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	e00a      	b.n	800128c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001276:	f3af 8000 	nop.w
 800127a:	4601      	mov	r1, r0
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	60ba      	str	r2, [r7, #8]
 8001282:	b2ca      	uxtb	r2, r1
 8001284:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	dbf0      	blt.n	8001276 <_read+0x12>
  }

  return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b086      	sub	sp, #24
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	60f8      	str	r0, [r7, #12]
 80012a6:	60b9      	str	r1, [r7, #8]
 80012a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	e009      	b.n	80012c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	60ba      	str	r2, [r7, #8]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fc8b 	bl	8000bd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	3301      	adds	r3, #1
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	697a      	ldr	r2, [r7, #20]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	dbf1      	blt.n	80012b0 <_write+0x12>
  }
  return len;
 80012cc:	687b      	ldr	r3, [r7, #4]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <_close>:

int _close(int file)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr

080012ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012fc:	605a      	str	r2, [r3, #4]
  return 0;
 80012fe:	2300      	movs	r3, #0
}
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <_isatty>:

int _isatty(int file)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001312:	2301      	movs	r3, #1
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr

0800131e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800131e:	b480      	push	{r7}
 8001320:	b085      	sub	sp, #20
 8001322:	af00      	add	r7, sp, #0
 8001324:	60f8      	str	r0, [r7, #12]
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	bc80      	pop	{r7}
 8001334:	4770      	bx	lr
	...

08001338 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001340:	4a14      	ldr	r2, [pc, #80]	@ (8001394 <_sbrk+0x5c>)
 8001342:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <_sbrk+0x60>)
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800134c:	4b13      	ldr	r3, [pc, #76]	@ (800139c <_sbrk+0x64>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d102      	bne.n	800135a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <_sbrk+0x64>)
 8001356:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <_sbrk+0x68>)
 8001358:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	429a      	cmp	r2, r3
 8001366:	d207      	bcs.n	8001378 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001368:	f002 fd82 	bl	8003e70 <__errno>
 800136c:	4603      	mov	r3, r0
 800136e:	220c      	movs	r2, #12
 8001370:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001372:	f04f 33ff 	mov.w	r3, #4294967295
 8001376:	e009      	b.n	800138c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <_sbrk+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800137e:	4b07      	ldr	r3, [pc, #28]	@ (800139c <_sbrk+0x64>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	4a05      	ldr	r2, [pc, #20]	@ (800139c <_sbrk+0x64>)
 8001388:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800138a:	68fb      	ldr	r3, [r7, #12]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20005000 	.word	0x20005000
 8001398:	00000400 	.word	0x00000400
 800139c:	2000028c 	.word	0x2000028c
 80013a0:	200003e0 	.word	0x200003e0

080013a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013b0:	f7ff fff8 	bl	80013a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013b4:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013b6:	490c      	ldr	r1, [pc, #48]	@ (80013e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013b8:	4a0c      	ldr	r2, [pc, #48]	@ (80013ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013bc:	e002      	b.n	80013c4 <LoopCopyDataInit>

080013be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c2:	3304      	adds	r3, #4

080013c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c8:	d3f9      	bcc.n	80013be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ca:	4a09      	ldr	r2, [pc, #36]	@ (80013f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013cc:	4c09      	ldr	r4, [pc, #36]	@ (80013f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d0:	e001      	b.n	80013d6 <LoopFillZerobss>

080013d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d4:	3204      	adds	r2, #4

080013d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d8:	d3fb      	bcc.n	80013d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013da:	f002 fd4f 	bl	8003e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013de:	f7ff fca9 	bl	8000d34 <main>
  bx lr
 80013e2:	4770      	bx	lr
  ldr r0, =_sdata
 80013e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80013ec:	080079dc 	.word	0x080079dc
  ldr r2, =_sbss
 80013f0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80013f4:	200003e0 	.word	0x200003e0

080013f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013f8:	e7fe      	b.n	80013f8 <ADC1_2_IRQHandler>
	...

080013fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001400:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <HAL_Init+0x28>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a07      	ldr	r2, [pc, #28]	@ (8001424 <HAL_Init+0x28>)
 8001406:	f043 0310 	orr.w	r3, r3, #16
 800140a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800140c:	2003      	movs	r0, #3
 800140e:	f000 f947 	bl	80016a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f808 	bl	8001428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001418:	f7ff fe34 	bl	8001084 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40022000 	.word	0x40022000

08001428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001430:	4b12      	ldr	r3, [pc, #72]	@ (800147c <HAL_InitTick+0x54>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <HAL_InitTick+0x58>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4619      	mov	r1, r3
 800143a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800143e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001442:	fbb2 f3f3 	udiv	r3, r2, r3
 8001446:	4618      	mov	r0, r3
 8001448:	f000 f95f 	bl	800170a <HAL_SYSTICK_Config>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e00e      	b.n	8001474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b0f      	cmp	r3, #15
 800145a:	d80a      	bhi.n	8001472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800145c:	2200      	movs	r2, #0
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	f04f 30ff 	mov.w	r0, #4294967295
 8001464:	f000 f927 	bl	80016b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001468:	4a06      	ldr	r2, [pc, #24]	@ (8001484 <HAL_InitTick+0x5c>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800146e:	2300      	movs	r3, #0
 8001470:	e000      	b.n	8001474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
}
 8001474:	4618      	mov	r0, r3
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000000 	.word	0x20000000
 8001480:	20000008 	.word	0x20000008
 8001484:	20000004 	.word	0x20000004

08001488 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <HAL_IncTick+0x1c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	461a      	mov	r2, r3
 8001492:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_IncTick+0x20>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4413      	add	r3, r2
 8001498:	4a03      	ldr	r2, [pc, #12]	@ (80014a8 <HAL_IncTick+0x20>)
 800149a:	6013      	str	r3, [r2, #0]
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr
 80014a4:	20000008 	.word	0x20000008
 80014a8:	20000290 	.word	0x20000290

080014ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return uwTick;
 80014b0:	4b02      	ldr	r3, [pc, #8]	@ (80014bc <HAL_GetTick+0x10>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	20000290 	.word	0x20000290

080014c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014c8:	f7ff fff0 	bl	80014ac <HAL_GetTick>
 80014cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d8:	d005      	beq.n	80014e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_Delay+0x44>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4413      	add	r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014e6:	bf00      	nop
 80014e8:	f7ff ffe0 	bl	80014ac <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d8f7      	bhi.n	80014e8 <HAL_Delay+0x28>
  {
  }
}
 80014f8:	bf00      	nop
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000008 	.word	0x20000008

08001508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f003 0307 	and.w	r3, r3, #7
 8001516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001518:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <__NVIC_SetPriorityGrouping+0x44>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001524:	4013      	ands	r3, r2
 8001526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001530:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800153a:	4a04      	ldr	r2, [pc, #16]	@ (800154c <__NVIC_SetPriorityGrouping+0x44>)
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	60d3      	str	r3, [r2, #12]
}
 8001540:	bf00      	nop
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001554:	4b04      	ldr	r3, [pc, #16]	@ (8001568 <__NVIC_GetPriorityGrouping+0x18>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	0a1b      	lsrs	r3, r3, #8
 800155a:	f003 0307 	and.w	r3, r3, #7
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157a:	2b00      	cmp	r3, #0
 800157c:	db0b      	blt.n	8001596 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	f003 021f 	and.w	r2, r3, #31
 8001584:	4906      	ldr	r1, [pc, #24]	@ (80015a0 <__NVIC_EnableIRQ+0x34>)
 8001586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158a:	095b      	lsrs	r3, r3, #5
 800158c:	2001      	movs	r0, #1
 800158e:	fa00 f202 	lsl.w	r2, r0, r2
 8001592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	e000e100 	.word	0xe000e100

080015a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	6039      	str	r1, [r7, #0]
 80015ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	db0a      	blt.n	80015ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	490c      	ldr	r1, [pc, #48]	@ (80015f0 <__NVIC_SetPriority+0x4c>)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	0112      	lsls	r2, r2, #4
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	440b      	add	r3, r1
 80015c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015cc:	e00a      	b.n	80015e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	4908      	ldr	r1, [pc, #32]	@ (80015f4 <__NVIC_SetPriority+0x50>)
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	3b04      	subs	r3, #4
 80015dc:	0112      	lsls	r2, r2, #4
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	440b      	add	r3, r1
 80015e2:	761a      	strb	r2, [r3, #24]
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000e100 	.word	0xe000e100
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b089      	sub	sp, #36	@ 0x24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	f1c3 0307 	rsb	r3, r3, #7
 8001612:	2b04      	cmp	r3, #4
 8001614:	bf28      	it	cs
 8001616:	2304      	movcs	r3, #4
 8001618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3304      	adds	r3, #4
 800161e:	2b06      	cmp	r3, #6
 8001620:	d902      	bls.n	8001628 <NVIC_EncodePriority+0x30>
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3b03      	subs	r3, #3
 8001626:	e000      	b.n	800162a <NVIC_EncodePriority+0x32>
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800162c:	f04f 32ff 	mov.w	r2, #4294967295
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43da      	mvns	r2, r3
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	401a      	ands	r2, r3
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001640:	f04f 31ff 	mov.w	r1, #4294967295
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	fa01 f303 	lsl.w	r3, r1, r3
 800164a:	43d9      	mvns	r1, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	4313      	orrs	r3, r2
         );
}
 8001652:	4618      	mov	r0, r3
 8001654:	3724      	adds	r7, #36	@ 0x24
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3b01      	subs	r3, #1
 8001668:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800166c:	d301      	bcc.n	8001672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800166e:	2301      	movs	r3, #1
 8001670:	e00f      	b.n	8001692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001672:	4a0a      	ldr	r2, [pc, #40]	@ (800169c <SysTick_Config+0x40>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3b01      	subs	r3, #1
 8001678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800167a:	210f      	movs	r1, #15
 800167c:	f04f 30ff 	mov.w	r0, #4294967295
 8001680:	f7ff ff90 	bl	80015a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001684:	4b05      	ldr	r3, [pc, #20]	@ (800169c <SysTick_Config+0x40>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800168a:	4b04      	ldr	r3, [pc, #16]	@ (800169c <SysTick_Config+0x40>)
 800168c:	2207      	movs	r2, #7
 800168e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	e000e010 	.word	0xe000e010

080016a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ff2d 	bl	8001508 <__NVIC_SetPriorityGrouping>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b086      	sub	sp, #24
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	4603      	mov	r3, r0
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607a      	str	r2, [r7, #4]
 80016c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c8:	f7ff ff42 	bl	8001550 <__NVIC_GetPriorityGrouping>
 80016cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	68b9      	ldr	r1, [r7, #8]
 80016d2:	6978      	ldr	r0, [r7, #20]
 80016d4:	f7ff ff90 	bl	80015f8 <NVIC_EncodePriority>
 80016d8:	4602      	mov	r2, r0
 80016da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016de:	4611      	mov	r1, r2
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff5f 	bl	80015a4 <__NVIC_SetPriority>
}
 80016e6:	bf00      	nop
 80016e8:	3718      	adds	r7, #24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	4603      	mov	r3, r0
 80016f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff35 	bl	800156c <__NVIC_EnableIRQ>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff ffa2 	bl	800165c <SysTick_Config>
 8001718:	4603      	mov	r3, r0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
	...

08001724 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001724:	b480      	push	{r7}
 8001726:	b08b      	sub	sp, #44	@ 0x2c
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800172e:	2300      	movs	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001732:	2300      	movs	r3, #0
 8001734:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001736:	e169      	b.n	8001a0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001738:	2201      	movs	r2, #1
 800173a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	69fa      	ldr	r2, [r7, #28]
 8001748:	4013      	ands	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	429a      	cmp	r2, r3
 8001752:	f040 8158 	bne.w	8001a06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	4a9a      	ldr	r2, [pc, #616]	@ (80019c4 <HAL_GPIO_Init+0x2a0>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d05e      	beq.n	800181e <HAL_GPIO_Init+0xfa>
 8001760:	4a98      	ldr	r2, [pc, #608]	@ (80019c4 <HAL_GPIO_Init+0x2a0>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d875      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 8001766:	4a98      	ldr	r2, [pc, #608]	@ (80019c8 <HAL_GPIO_Init+0x2a4>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d058      	beq.n	800181e <HAL_GPIO_Init+0xfa>
 800176c:	4a96      	ldr	r2, [pc, #600]	@ (80019c8 <HAL_GPIO_Init+0x2a4>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d86f      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 8001772:	4a96      	ldr	r2, [pc, #600]	@ (80019cc <HAL_GPIO_Init+0x2a8>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d052      	beq.n	800181e <HAL_GPIO_Init+0xfa>
 8001778:	4a94      	ldr	r2, [pc, #592]	@ (80019cc <HAL_GPIO_Init+0x2a8>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d869      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 800177e:	4a94      	ldr	r2, [pc, #592]	@ (80019d0 <HAL_GPIO_Init+0x2ac>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d04c      	beq.n	800181e <HAL_GPIO_Init+0xfa>
 8001784:	4a92      	ldr	r2, [pc, #584]	@ (80019d0 <HAL_GPIO_Init+0x2ac>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d863      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 800178a:	4a92      	ldr	r2, [pc, #584]	@ (80019d4 <HAL_GPIO_Init+0x2b0>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d046      	beq.n	800181e <HAL_GPIO_Init+0xfa>
 8001790:	4a90      	ldr	r2, [pc, #576]	@ (80019d4 <HAL_GPIO_Init+0x2b0>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d85d      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 8001796:	2b12      	cmp	r3, #18
 8001798:	d82a      	bhi.n	80017f0 <HAL_GPIO_Init+0xcc>
 800179a:	2b12      	cmp	r3, #18
 800179c:	d859      	bhi.n	8001852 <HAL_GPIO_Init+0x12e>
 800179e:	a201      	add	r2, pc, #4	@ (adr r2, 80017a4 <HAL_GPIO_Init+0x80>)
 80017a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a4:	0800181f 	.word	0x0800181f
 80017a8:	080017f9 	.word	0x080017f9
 80017ac:	0800180b 	.word	0x0800180b
 80017b0:	0800184d 	.word	0x0800184d
 80017b4:	08001853 	.word	0x08001853
 80017b8:	08001853 	.word	0x08001853
 80017bc:	08001853 	.word	0x08001853
 80017c0:	08001853 	.word	0x08001853
 80017c4:	08001853 	.word	0x08001853
 80017c8:	08001853 	.word	0x08001853
 80017cc:	08001853 	.word	0x08001853
 80017d0:	08001853 	.word	0x08001853
 80017d4:	08001853 	.word	0x08001853
 80017d8:	08001853 	.word	0x08001853
 80017dc:	08001853 	.word	0x08001853
 80017e0:	08001853 	.word	0x08001853
 80017e4:	08001853 	.word	0x08001853
 80017e8:	08001801 	.word	0x08001801
 80017ec:	08001815 	.word	0x08001815
 80017f0:	4a79      	ldr	r2, [pc, #484]	@ (80019d8 <HAL_GPIO_Init+0x2b4>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d013      	beq.n	800181e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017f6:	e02c      	b.n	8001852 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	623b      	str	r3, [r7, #32]
          break;
 80017fe:	e029      	b.n	8001854 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	3304      	adds	r3, #4
 8001806:	623b      	str	r3, [r7, #32]
          break;
 8001808:	e024      	b.n	8001854 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	3308      	adds	r3, #8
 8001810:	623b      	str	r3, [r7, #32]
          break;
 8001812:	e01f      	b.n	8001854 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	330c      	adds	r3, #12
 800181a:	623b      	str	r3, [r7, #32]
          break;
 800181c:	e01a      	b.n	8001854 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d102      	bne.n	800182c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001826:	2304      	movs	r3, #4
 8001828:	623b      	str	r3, [r7, #32]
          break;
 800182a:	e013      	b.n	8001854 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d105      	bne.n	8001840 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001834:	2308      	movs	r3, #8
 8001836:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69fa      	ldr	r2, [r7, #28]
 800183c:	611a      	str	r2, [r3, #16]
          break;
 800183e:	e009      	b.n	8001854 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001840:	2308      	movs	r3, #8
 8001842:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69fa      	ldr	r2, [r7, #28]
 8001848:	615a      	str	r2, [r3, #20]
          break;
 800184a:	e003      	b.n	8001854 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
          break;
 8001850:	e000      	b.n	8001854 <HAL_GPIO_Init+0x130>
          break;
 8001852:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2bff      	cmp	r3, #255	@ 0xff
 8001858:	d801      	bhi.n	800185e <HAL_GPIO_Init+0x13a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	e001      	b.n	8001862 <HAL_GPIO_Init+0x13e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3304      	adds	r3, #4
 8001862:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	2bff      	cmp	r3, #255	@ 0xff
 8001868:	d802      	bhi.n	8001870 <HAL_GPIO_Init+0x14c>
 800186a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	e002      	b.n	8001876 <HAL_GPIO_Init+0x152>
 8001870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001872:	3b08      	subs	r3, #8
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	210f      	movs	r1, #15
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	fa01 f303 	lsl.w	r3, r1, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	401a      	ands	r2, r3
 8001888:	6a39      	ldr	r1, [r7, #32]
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	fa01 f303 	lsl.w	r3, r1, r3
 8001890:	431a      	orrs	r2, r3
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 80b1 	beq.w	8001a06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018a4:	4b4d      	ldr	r3, [pc, #308]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	4a4c      	ldr	r2, [pc, #304]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	6193      	str	r3, [r2, #24]
 80018b0:	4b4a      	ldr	r3, [pc, #296]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018bc:	4a48      	ldr	r2, [pc, #288]	@ (80019e0 <HAL_GPIO_Init+0x2bc>)
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	3302      	adds	r3, #2
 80018c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	220f      	movs	r2, #15
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	4013      	ands	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a40      	ldr	r2, [pc, #256]	@ (80019e4 <HAL_GPIO_Init+0x2c0>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d013      	beq.n	8001910 <HAL_GPIO_Init+0x1ec>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a3f      	ldr	r2, [pc, #252]	@ (80019e8 <HAL_GPIO_Init+0x2c4>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d00d      	beq.n	800190c <HAL_GPIO_Init+0x1e8>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a3e      	ldr	r2, [pc, #248]	@ (80019ec <HAL_GPIO_Init+0x2c8>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d007      	beq.n	8001908 <HAL_GPIO_Init+0x1e4>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a3d      	ldr	r2, [pc, #244]	@ (80019f0 <HAL_GPIO_Init+0x2cc>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d101      	bne.n	8001904 <HAL_GPIO_Init+0x1e0>
 8001900:	2303      	movs	r3, #3
 8001902:	e006      	b.n	8001912 <HAL_GPIO_Init+0x1ee>
 8001904:	2304      	movs	r3, #4
 8001906:	e004      	b.n	8001912 <HAL_GPIO_Init+0x1ee>
 8001908:	2302      	movs	r3, #2
 800190a:	e002      	b.n	8001912 <HAL_GPIO_Init+0x1ee>
 800190c:	2301      	movs	r3, #1
 800190e:	e000      	b.n	8001912 <HAL_GPIO_Init+0x1ee>
 8001910:	2300      	movs	r3, #0
 8001912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001914:	f002 0203 	and.w	r2, r2, #3
 8001918:	0092      	lsls	r2, r2, #2
 800191a:	4093      	lsls	r3, r2
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	4313      	orrs	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001922:	492f      	ldr	r1, [pc, #188]	@ (80019e0 <HAL_GPIO_Init+0x2bc>)
 8001924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001926:	089b      	lsrs	r3, r3, #2
 8001928:	3302      	adds	r3, #2
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d006      	beq.n	800194a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800193c:	4b2d      	ldr	r3, [pc, #180]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800193e:	689a      	ldr	r2, [r3, #8]
 8001940:	492c      	ldr	r1, [pc, #176]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	608b      	str	r3, [r1, #8]
 8001948:	e006      	b.n	8001958 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800194a:	4b2a      	ldr	r3, [pc, #168]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800194c:	689a      	ldr	r2, [r3, #8]
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	43db      	mvns	r3, r3
 8001952:	4928      	ldr	r1, [pc, #160]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 8001954:	4013      	ands	r3, r2
 8001956:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d006      	beq.n	8001972 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001964:	4b23      	ldr	r3, [pc, #140]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 8001966:	68da      	ldr	r2, [r3, #12]
 8001968:	4922      	ldr	r1, [pc, #136]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	60cb      	str	r3, [r1, #12]
 8001970:	e006      	b.n	8001980 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001972:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	43db      	mvns	r3, r3
 800197a:	491e      	ldr	r1, [pc, #120]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800197c:	4013      	ands	r3, r2
 800197e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d006      	beq.n	800199a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800198c:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	4918      	ldr	r1, [pc, #96]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	4313      	orrs	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
 8001998:	e006      	b.n	80019a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	43db      	mvns	r3, r3
 80019a2:	4914      	ldr	r1, [pc, #80]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 80019a4:	4013      	ands	r3, r2
 80019a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d021      	beq.n	80019f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019b4:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	490e      	ldr	r1, [pc, #56]	@ (80019f4 <HAL_GPIO_Init+0x2d0>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]
 80019c0:	e021      	b.n	8001a06 <HAL_GPIO_Init+0x2e2>
 80019c2:	bf00      	nop
 80019c4:	10320000 	.word	0x10320000
 80019c8:	10310000 	.word	0x10310000
 80019cc:	10220000 	.word	0x10220000
 80019d0:	10210000 	.word	0x10210000
 80019d4:	10120000 	.word	0x10120000
 80019d8:	10110000 	.word	0x10110000
 80019dc:	40021000 	.word	0x40021000
 80019e0:	40010000 	.word	0x40010000
 80019e4:	40010800 	.word	0x40010800
 80019e8:	40010c00 	.word	0x40010c00
 80019ec:	40011000 	.word	0x40011000
 80019f0:	40011400 	.word	0x40011400
 80019f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_GPIO_Init+0x304>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	43db      	mvns	r3, r3
 8001a00:	4909      	ldr	r1, [pc, #36]	@ (8001a28 <HAL_GPIO_Init+0x304>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	3301      	adds	r3, #1
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a12:	fa22 f303 	lsr.w	r3, r2, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f47f ae8e 	bne.w	8001738 <HAL_GPIO_Init+0x14>
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	372c      	adds	r7, #44	@ 0x2c
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr
 8001a28:	40010400 	.word	0x40010400

08001a2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689a      	ldr	r2, [r3, #8]
 8001a3c:	887b      	ldrh	r3, [r7, #2]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d002      	beq.n	8001a4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e001      	b.n	8001a4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr

08001a5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	460b      	mov	r3, r1
 8001a64:	807b      	strh	r3, [r7, #2]
 8001a66:	4613      	mov	r3, r2
 8001a68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a6a:	787b      	ldrb	r3, [r7, #1]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a70:	887a      	ldrh	r2, [r7, #2]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a76:	e003      	b.n	8001a80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	041a      	lsls	r2, r3, #16
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	611a      	str	r2, [r3, #16]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
	...

08001a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a96:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a98:	695a      	ldr	r2, [r3, #20]
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d006      	beq.n	8001ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001aa2:	4a05      	ldr	r2, [pc, #20]	@ (8001ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001aa8:	88fb      	ldrh	r3, [r7, #6]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff f8d8 	bl	8000c60 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40010400 	.word	0x40010400

08001abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e272      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 8087 	beq.w	8001bea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001adc:	4b92      	ldr	r3, [pc, #584]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b04      	cmp	r3, #4
 8001ae6:	d00c      	beq.n	8001b02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ae8:	4b8f      	ldr	r3, [pc, #572]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 030c 	and.w	r3, r3, #12
 8001af0:	2b08      	cmp	r3, #8
 8001af2:	d112      	bne.n	8001b1a <HAL_RCC_OscConfig+0x5e>
 8001af4:	4b8c      	ldr	r3, [pc, #560]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b00:	d10b      	bne.n	8001b1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b02:	4b89      	ldr	r3, [pc, #548]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d06c      	beq.n	8001be8 <HAL_RCC_OscConfig+0x12c>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d168      	bne.n	8001be8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e24c      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b22:	d106      	bne.n	8001b32 <HAL_RCC_OscConfig+0x76>
 8001b24:	4b80      	ldr	r3, [pc, #512]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a7f      	ldr	r2, [pc, #508]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	e02e      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x98>
 8001b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a7a      	ldr	r2, [pc, #488]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b78      	ldr	r3, [pc, #480]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a77      	ldr	r2, [pc, #476]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	e01d      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b5c:	d10c      	bne.n	8001b78 <HAL_RCC_OscConfig+0xbc>
 8001b5e:	4b72      	ldr	r3, [pc, #456]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a71      	ldr	r2, [pc, #452]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	e00b      	b.n	8001b90 <HAL_RCC_OscConfig+0xd4>
 8001b78:	4b6b      	ldr	r3, [pc, #428]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a6a      	ldr	r2, [pc, #424]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	4b68      	ldr	r3, [pc, #416]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a67      	ldr	r2, [pc, #412]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d013      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f7ff fc88 	bl	80014ac <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba0:	f7ff fc84 	bl	80014ac <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b64      	cmp	r3, #100	@ 0x64
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e200      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xe4>
 8001bbe:	e014      	b.n	8001bea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fc74 	bl	80014ac <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc8:	f7ff fc70 	bl	80014ac <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b64      	cmp	r3, #100	@ 0x64
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e1ec      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bda:	4b53      	ldr	r3, [pc, #332]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x10c>
 8001be6:	e000      	b.n	8001bea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d063      	beq.n	8001cbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bf6:	4b4c      	ldr	r3, [pc, #304]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00b      	beq.n	8001c1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c02:	4b49      	ldr	r3, [pc, #292]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d11c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x18c>
 8001c0e:	4b46      	ldr	r3, [pc, #280]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d116      	bne.n	8001c48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c1a:	4b43      	ldr	r3, [pc, #268]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d005      	beq.n	8001c32 <HAL_RCC_OscConfig+0x176>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d001      	beq.n	8001c32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e1c0      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c32:	4b3d      	ldr	r3, [pc, #244]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	4939      	ldr	r1, [pc, #228]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c46:	e03a      	b.n	8001cbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d020      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c50:	4b36      	ldr	r3, [pc, #216]	@ (8001d2c <HAL_RCC_OscConfig+0x270>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c56:	f7ff fc29 	bl	80014ac <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5e:	f7ff fc25 	bl	80014ac <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e1a1      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c70:	4b2d      	ldr	r3, [pc, #180]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4927      	ldr	r1, [pc, #156]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	600b      	str	r3, [r1, #0]
 8001c90:	e015      	b.n	8001cbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c92:	4b26      	ldr	r3, [pc, #152]	@ (8001d2c <HAL_RCC_OscConfig+0x270>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c98:	f7ff fc08 	bl	80014ac <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fc04 	bl	80014ac <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e180      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03a      	beq.n	8001d40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d019      	beq.n	8001d06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cd2:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <HAL_RCC_OscConfig+0x274>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd8:	f7ff fbe8 	bl	80014ac <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ce0:	f7ff fbe4 	bl	80014ac <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e160      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001d28 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f000 face 	bl	80022a0 <RCC_Delay>
 8001d04:	e01c      	b.n	8001d40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d06:	4b0a      	ldr	r3, [pc, #40]	@ (8001d30 <HAL_RCC_OscConfig+0x274>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fbce 	bl	80014ac <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d12:	e00f      	b.n	8001d34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff fbca 	bl	80014ac <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d908      	bls.n	8001d34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e146      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	42420000 	.word	0x42420000
 8001d30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d34:	4b92      	ldr	r3, [pc, #584]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e9      	bne.n	8001d14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f000 80a6 	beq.w	8001e9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d52:	4b8b      	ldr	r3, [pc, #556]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10d      	bne.n	8001d7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d5e:	4b88      	ldr	r3, [pc, #544]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	4a87      	ldr	r2, [pc, #540]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d68:	61d3      	str	r3, [r2, #28]
 8001d6a:	4b85      	ldr	r3, [pc, #532]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d72:	60bb      	str	r3, [r7, #8]
 8001d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d76:	2301      	movs	r3, #1
 8001d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d7a:	4b82      	ldr	r3, [pc, #520]	@ (8001f84 <HAL_RCC_OscConfig+0x4c8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d118      	bne.n	8001db8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d86:	4b7f      	ldr	r3, [pc, #508]	@ (8001f84 <HAL_RCC_OscConfig+0x4c8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f84 <HAL_RCC_OscConfig+0x4c8>)
 8001d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fb8b 	bl	80014ac <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d9a:	f7ff fb87 	bl	80014ac <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b64      	cmp	r3, #100	@ 0x64
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e103      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dac:	4b75      	ldr	r3, [pc, #468]	@ (8001f84 <HAL_RCC_OscConfig+0x4c8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f0      	beq.n	8001d9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x312>
 8001dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	4a6e      	ldr	r2, [pc, #440]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6213      	str	r3, [r2, #32]
 8001dcc:	e02d      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x334>
 8001dd6:	4b6a      	ldr	r3, [pc, #424]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4a69      	ldr	r2, [pc, #420]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001ddc:	f023 0301 	bic.w	r3, r3, #1
 8001de0:	6213      	str	r3, [r2, #32]
 8001de2:	4b67      	ldr	r3, [pc, #412]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001de4:	6a1b      	ldr	r3, [r3, #32]
 8001de6:	4a66      	ldr	r2, [pc, #408]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	f023 0304 	bic.w	r3, r3, #4
 8001dec:	6213      	str	r3, [r2, #32]
 8001dee:	e01c      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2b05      	cmp	r3, #5
 8001df6:	d10c      	bne.n	8001e12 <HAL_RCC_OscConfig+0x356>
 8001df8:	4b61      	ldr	r3, [pc, #388]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4a60      	ldr	r2, [pc, #384]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001dfe:	f043 0304 	orr.w	r3, r3, #4
 8001e02:	6213      	str	r3, [r2, #32]
 8001e04:	4b5e      	ldr	r3, [pc, #376]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	4a5d      	ldr	r2, [pc, #372]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	6213      	str	r3, [r2, #32]
 8001e10:	e00b      	b.n	8001e2a <HAL_RCC_OscConfig+0x36e>
 8001e12:	4b5b      	ldr	r3, [pc, #364]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a5a      	ldr	r2, [pc, #360]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b58      	ldr	r3, [pc, #352]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a57      	ldr	r2, [pc, #348]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	f023 0304 	bic.w	r3, r3, #4
 8001e28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d015      	beq.n	8001e5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e32:	f7ff fb3b 	bl	80014ac <HAL_GetTick>
 8001e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e38:	e00a      	b.n	8001e50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3a:	f7ff fb37 	bl	80014ac <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e0b1      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e50:	4b4b      	ldr	r3, [pc, #300]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0ee      	beq.n	8001e3a <HAL_RCC_OscConfig+0x37e>
 8001e5c:	e014      	b.n	8001e88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5e:	f7ff fb25 	bl	80014ac <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e64:	e00a      	b.n	8001e7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e66:	f7ff fb21 	bl	80014ac <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e09b      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e7c:	4b40      	ldr	r3, [pc, #256]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1ee      	bne.n	8001e66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e88:	7dfb      	ldrb	r3, [r7, #23]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d105      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	4a3b      	ldr	r2, [pc, #236]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f000 8087 	beq.w	8001fb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea4:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b08      	cmp	r3, #8
 8001eae:	d061      	beq.n	8001f74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d146      	bne.n	8001f46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb8:	4b33      	ldr	r3, [pc, #204]	@ (8001f88 <HAL_RCC_OscConfig+0x4cc>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7ff faf5 	bl	80014ac <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec6:	f7ff faf1 	bl	80014ac <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e06d      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed8:	4b29      	ldr	r3, [pc, #164]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1f0      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eec:	d108      	bne.n	8001f00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001eee:	4b24      	ldr	r3, [pc, #144]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	4921      	ldr	r1, [pc, #132]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f00:	4b1f      	ldr	r3, [pc, #124]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a19      	ldr	r1, [r3, #32]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	430b      	orrs	r3, r1
 8001f12:	491b      	ldr	r1, [pc, #108]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f18:	4b1b      	ldr	r3, [pc, #108]	@ (8001f88 <HAL_RCC_OscConfig+0x4cc>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1e:	f7ff fac5 	bl	80014ac <HAL_GetTick>
 8001f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f24:	e008      	b.n	8001f38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f26:	f7ff fac1 	bl	80014ac <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e03d      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0f0      	beq.n	8001f26 <HAL_RCC_OscConfig+0x46a>
 8001f44:	e035      	b.n	8001fb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <HAL_RCC_OscConfig+0x4cc>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff faae 	bl	80014ac <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f54:	f7ff faaa 	bl	80014ac <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e026      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f66:	4b06      	ldr	r3, [pc, #24]	@ (8001f80 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d1f0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x498>
 8001f72:	e01e      	b.n	8001fb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d107      	bne.n	8001f8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e019      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40007000 	.word	0x40007000
 8001f88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_RCC_OscConfig+0x500>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d106      	bne.n	8001fae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d001      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e000      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40021000 	.word	0x40021000

08001fc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d101      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e0d0      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d910      	bls.n	8002004 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe2:	4b67      	ldr	r3, [pc, #412]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f023 0207 	bic.w	r2, r3, #7
 8001fea:	4965      	ldr	r1, [pc, #404]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff2:	4b63      	ldr	r3, [pc, #396]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0b8      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d020      	beq.n	8002052 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800201c:	4b59      	ldr	r3, [pc, #356]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	4a58      	ldr	r2, [pc, #352]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002022:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002026:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	2b00      	cmp	r3, #0
 8002032:	d005      	beq.n	8002040 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002034:	4b53      	ldr	r3, [pc, #332]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	4a52      	ldr	r2, [pc, #328]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800203a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800203e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002040:	4b50      	ldr	r3, [pc, #320]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	494d      	ldr	r1, [pc, #308]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	4313      	orrs	r3, r2
 8002050:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d040      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d107      	bne.n	8002076 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002066:	4b47      	ldr	r3, [pc, #284]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d115      	bne.n	800209e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e07f      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d107      	bne.n	800208e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207e:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d109      	bne.n	800209e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e073      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208e:	4b3d      	ldr	r3, [pc, #244]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e06b      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800209e:	4b39      	ldr	r3, [pc, #228]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f023 0203 	bic.w	r2, r3, #3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	4936      	ldr	r1, [pc, #216]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020b0:	f7ff f9fc 	bl	80014ac <HAL_GetTick>
 80020b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b6:	e00a      	b.n	80020ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b8:	f7ff f9f8 	bl	80014ac <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e053      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 020c 	and.w	r2, r3, #12
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	429a      	cmp	r2, r3
 80020de:	d1eb      	bne.n	80020b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020e0:	4b27      	ldr	r3, [pc, #156]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d210      	bcs.n	8002110 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ee:	4b24      	ldr	r3, [pc, #144]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 0207 	bic.w	r2, r3, #7
 80020f6:	4922      	ldr	r1, [pc, #136]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <HAL_RCC_ClockConfig+0x1c0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0307 	and.w	r3, r3, #7
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e032      	b.n	8002176 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0304 	and.w	r3, r3, #4
 8002118:	2b00      	cmp	r3, #0
 800211a:	d008      	beq.n	800212e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800211c:	4b19      	ldr	r3, [pc, #100]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	4916      	ldr	r1, [pc, #88]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	4313      	orrs	r3, r2
 800212c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d009      	beq.n	800214e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800213a:	4b12      	ldr	r3, [pc, #72]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	490e      	ldr	r1, [pc, #56]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	4313      	orrs	r3, r2
 800214c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800214e:	f000 f821 	bl	8002194 <HAL_RCC_GetSysClockFreq>
 8002152:	4602      	mov	r2, r0
 8002154:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	091b      	lsrs	r3, r3, #4
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	490a      	ldr	r1, [pc, #40]	@ (8002188 <HAL_RCC_ClockConfig+0x1c8>)
 8002160:	5ccb      	ldrb	r3, [r1, r3]
 8002162:	fa22 f303 	lsr.w	r3, r2, r3
 8002166:	4a09      	ldr	r2, [pc, #36]	@ (800218c <HAL_RCC_ClockConfig+0x1cc>)
 8002168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800216a:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <HAL_RCC_ClockConfig+0x1d0>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff f95a 	bl	8001428 <HAL_InitTick>

  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40022000 	.word	0x40022000
 8002184:	40021000 	.word	0x40021000
 8002188:	0800757c 	.word	0x0800757c
 800218c:	20000000 	.word	0x20000000
 8002190:	20000004 	.word	0x20000004

08002194 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x94>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 030c 	and.w	r3, r3, #12
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d002      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x30>
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d003      	beq.n	80021ca <HAL_RCC_GetSysClockFreq+0x36>
 80021c2:	e027      	b.n	8002214 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021c4:	4b19      	ldr	r3, [pc, #100]	@ (800222c <HAL_RCC_GetSysClockFreq+0x98>)
 80021c6:	613b      	str	r3, [r7, #16]
      break;
 80021c8:	e027      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	4a17      	ldr	r2, [pc, #92]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021d4:	5cd3      	ldrb	r3, [r2, r3]
 80021d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d010      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021e2:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x94>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	0c5b      	lsrs	r3, r3, #17
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	4a11      	ldr	r2, [pc, #68]	@ (8002234 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021ee:	5cd3      	ldrb	r3, [r2, r3]
 80021f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <HAL_RCC_GetSysClockFreq+0x98>)
 80021f6:	fb03 f202 	mul.w	r2, r3, r2
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	e004      	b.n	800220e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a0c      	ldr	r2, [pc, #48]	@ (8002238 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002208:	fb02 f303 	mul.w	r3, r2, r3
 800220c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	613b      	str	r3, [r7, #16]
      break;
 8002212:	e002      	b.n	800221a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002214:	4b05      	ldr	r3, [pc, #20]	@ (800222c <HAL_RCC_GetSysClockFreq+0x98>)
 8002216:	613b      	str	r3, [r7, #16]
      break;
 8002218:	bf00      	nop
    }
  }
  return sysclockfreq;
 800221a:	693b      	ldr	r3, [r7, #16]
}
 800221c:	4618      	mov	r0, r3
 800221e:	371c      	adds	r7, #28
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	007a1200 	.word	0x007a1200
 8002230:	08007594 	.word	0x08007594
 8002234:	080075a4 	.word	0x080075a4
 8002238:	003d0900 	.word	0x003d0900

0800223c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002240:	4b02      	ldr	r3, [pc, #8]	@ (800224c <HAL_RCC_GetHCLKFreq+0x10>)
 8002242:	681b      	ldr	r3, [r3, #0]
}
 8002244:	4618      	mov	r0, r3
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	20000000 	.word	0x20000000

08002250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002254:	f7ff fff2 	bl	800223c <HAL_RCC_GetHCLKFreq>
 8002258:	4602      	mov	r2, r0
 800225a:	4b05      	ldr	r3, [pc, #20]	@ (8002270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	0a1b      	lsrs	r3, r3, #8
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	4903      	ldr	r1, [pc, #12]	@ (8002274 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002266:	5ccb      	ldrb	r3, [r1, r3]
 8002268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800226c:	4618      	mov	r0, r3
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40021000 	.word	0x40021000
 8002274:	0800758c 	.word	0x0800758c

08002278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800227c:	f7ff ffde 	bl	800223c <HAL_RCC_GetHCLKFreq>
 8002280:	4602      	mov	r2, r0
 8002282:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	0adb      	lsrs	r3, r3, #11
 8002288:	f003 0307 	and.w	r3, r3, #7
 800228c:	4903      	ldr	r1, [pc, #12]	@ (800229c <HAL_RCC_GetPCLK2Freq+0x24>)
 800228e:	5ccb      	ldrb	r3, [r1, r3]
 8002290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	0800758c 	.word	0x0800758c

080022a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022a8:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <RCC_Delay+0x34>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0a      	ldr	r2, [pc, #40]	@ (80022d8 <RCC_Delay+0x38>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0a5b      	lsrs	r3, r3, #9
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
 80022ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022bc:	bf00      	nop
  }
  while (Delay --);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1e5a      	subs	r2, r3, #1
 80022c2:	60fa      	str	r2, [r7, #12]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f9      	bne.n	80022bc <RCC_Delay+0x1c>
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	20000000 	.word	0x20000000
 80022d8:	10624dd3 	.word	0x10624dd3

080022dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e041      	b.n	8002372 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d106      	bne.n	8002308 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7fe fef0 	bl	80010e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2202      	movs	r2, #2
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	4619      	mov	r1, r3
 800231a:	4610      	mov	r0, r2
 800231c:	f000 f940 	bl	80025a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b01      	cmp	r3, #1
 800238e:	d001      	beq.n	8002394 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e032      	b.n	80023fa <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2202      	movs	r2, #2
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a18      	ldr	r2, [pc, #96]	@ (8002404 <HAL_TIM_Base_Start+0x88>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00e      	beq.n	80023c4 <HAL_TIM_Base_Start+0x48>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ae:	d009      	beq.n	80023c4 <HAL_TIM_Base_Start+0x48>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a14      	ldr	r2, [pc, #80]	@ (8002408 <HAL_TIM_Base_Start+0x8c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d004      	beq.n	80023c4 <HAL_TIM_Base_Start+0x48>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a13      	ldr	r2, [pc, #76]	@ (800240c <HAL_TIM_Base_Start+0x90>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d111      	bne.n	80023e8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b06      	cmp	r3, #6
 80023d4:	d010      	beq.n	80023f8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e6:	e007      	b.n	80023f8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40012c00 	.word	0x40012c00
 8002408:	40000400 	.word	0x40000400
 800240c:	40000800 	.word	0x40000800

08002410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <HAL_TIM_ConfigClockSource+0x1c>
 8002428:	2302      	movs	r3, #2
 800242a:	e0b4      	b.n	8002596 <HAL_TIM_ConfigClockSource+0x186>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800244a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002464:	d03e      	beq.n	80024e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800246a:	f200 8087 	bhi.w	800257c <HAL_TIM_ConfigClockSource+0x16c>
 800246e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002472:	f000 8086 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x172>
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800247a:	d87f      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 800247c:	2b70      	cmp	r3, #112	@ 0x70
 800247e:	d01a      	beq.n	80024b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002480:	2b70      	cmp	r3, #112	@ 0x70
 8002482:	d87b      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 8002484:	2b60      	cmp	r3, #96	@ 0x60
 8002486:	d050      	beq.n	800252a <HAL_TIM_ConfigClockSource+0x11a>
 8002488:	2b60      	cmp	r3, #96	@ 0x60
 800248a:	d877      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 800248c:	2b50      	cmp	r3, #80	@ 0x50
 800248e:	d03c      	beq.n	800250a <HAL_TIM_ConfigClockSource+0xfa>
 8002490:	2b50      	cmp	r3, #80	@ 0x50
 8002492:	d873      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 8002494:	2b40      	cmp	r3, #64	@ 0x40
 8002496:	d058      	beq.n	800254a <HAL_TIM_ConfigClockSource+0x13a>
 8002498:	2b40      	cmp	r3, #64	@ 0x40
 800249a:	d86f      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 800249c:	2b30      	cmp	r3, #48	@ 0x30
 800249e:	d064      	beq.n	800256a <HAL_TIM_ConfigClockSource+0x15a>
 80024a0:	2b30      	cmp	r3, #48	@ 0x30
 80024a2:	d86b      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 80024a4:	2b20      	cmp	r3, #32
 80024a6:	d060      	beq.n	800256a <HAL_TIM_ConfigClockSource+0x15a>
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d867      	bhi.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d05c      	beq.n	800256a <HAL_TIM_ConfigClockSource+0x15a>
 80024b0:	2b10      	cmp	r3, #16
 80024b2:	d05a      	beq.n	800256a <HAL_TIM_ConfigClockSource+0x15a>
 80024b4:	e062      	b.n	800257c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024c6:	f000 f950 	bl	800276a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80024d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	609a      	str	r2, [r3, #8]
      break;
 80024e2:	e04f      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024f4:	f000 f939 	bl	800276a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002506:	609a      	str	r2, [r3, #8]
      break;
 8002508:	e03c      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002516:	461a      	mov	r2, r3
 8002518:	f000 f8b0 	bl	800267c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2150      	movs	r1, #80	@ 0x50
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f907 	bl	8002736 <TIM_ITRx_SetConfig>
      break;
 8002528:	e02c      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002536:	461a      	mov	r2, r3
 8002538:	f000 f8ce 	bl	80026d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2160      	movs	r1, #96	@ 0x60
 8002542:	4618      	mov	r0, r3
 8002544:	f000 f8f7 	bl	8002736 <TIM_ITRx_SetConfig>
      break;
 8002548:	e01c      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002556:	461a      	mov	r2, r3
 8002558:	f000 f890 	bl	800267c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2140      	movs	r1, #64	@ 0x40
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f8e7 	bl	8002736 <TIM_ITRx_SetConfig>
      break;
 8002568:	e00c      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4619      	mov	r1, r3
 8002574:	4610      	mov	r0, r2
 8002576:	f000 f8de 	bl	8002736 <TIM_ITRx_SetConfig>
      break;
 800257a:	e003      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
      break;
 8002580:	e000      	b.n	8002584 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a2f      	ldr	r2, [pc, #188]	@ (8002670 <TIM_Base_SetConfig+0xd0>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d00b      	beq.n	80025d0 <TIM_Base_SetConfig+0x30>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025be:	d007      	beq.n	80025d0 <TIM_Base_SetConfig+0x30>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a2c      	ldr	r2, [pc, #176]	@ (8002674 <TIM_Base_SetConfig+0xd4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d003      	beq.n	80025d0 <TIM_Base_SetConfig+0x30>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a2b      	ldr	r2, [pc, #172]	@ (8002678 <TIM_Base_SetConfig+0xd8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d108      	bne.n	80025e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a22      	ldr	r2, [pc, #136]	@ (8002670 <TIM_Base_SetConfig+0xd0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00b      	beq.n	8002602 <TIM_Base_SetConfig+0x62>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f0:	d007      	beq.n	8002602 <TIM_Base_SetConfig+0x62>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002674 <TIM_Base_SetConfig+0xd4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d003      	beq.n	8002602 <TIM_Base_SetConfig+0x62>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002678 <TIM_Base_SetConfig+0xd8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d108      	bne.n	8002614 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	4313      	orrs	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	4313      	orrs	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <TIM_Base_SetConfig+0xd0>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d103      	bne.n	8002648 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b00      	cmp	r3, #0
 8002658:	d005      	beq.n	8002666 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f023 0201 	bic.w	r2, r3, #1
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	611a      	str	r2, [r3, #16]
  }
}
 8002666:	bf00      	nop
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	40012c00 	.word	0x40012c00
 8002674:	40000400 	.word	0x40000400
 8002678:	40000800 	.word	0x40000800

0800267c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	f023 0201 	bic.w	r2, r3, #1
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80026a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f023 030a 	bic.w	r3, r3, #10
 80026b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	4313      	orrs	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	621a      	str	r2, [r3, #32]
}
 80026ce:	bf00      	nop
 80026d0:	371c      	adds	r7, #28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026d8:	b480      	push	{r7}
 80026da:	b087      	sub	sp, #28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	f023 0210 	bic.w	r2, r3, #16
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	031b      	lsls	r3, r3, #12
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002714:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	621a      	str	r2, [r3, #32]
}
 800272c:	bf00      	nop
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002736:	b480      	push	{r7}
 8002738:	b085      	sub	sp, #20
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
 800273e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800274c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	f043 0307 	orr.w	r3, r3, #7
 8002758:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	609a      	str	r2, [r3, #8]
}
 8002760:	bf00      	nop
 8002762:	3714      	adds	r7, #20
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800276a:	b480      	push	{r7}
 800276c:	b087      	sub	sp, #28
 800276e:	af00      	add	r7, sp, #0
 8002770:	60f8      	str	r0, [r7, #12]
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	607a      	str	r2, [r7, #4]
 8002776:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002784:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	021a      	lsls	r2, r3, #8
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	431a      	orrs	r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	4313      	orrs	r3, r2
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	609a      	str	r2, [r3, #8]
}
 800279e:	bf00      	nop
 80027a0:	371c      	adds	r7, #28
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027bc:	2302      	movs	r3, #2
 80027be:	e046      	b.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a16      	ldr	r2, [pc, #88]	@ (8002858 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00e      	beq.n	8002822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280c:	d009      	beq.n	8002822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d004      	beq.n	8002822 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a10      	ldr	r2, [pc, #64]	@ (8002860 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10c      	bne.n	800283c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002828:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	4313      	orrs	r3, r2
 8002832:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40000400 	.word	0x40000400
 8002860:	40000800 	.word	0x40000800

08002864 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e042      	b.n	80028fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d106      	bne.n	8002890 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7fe fc48 	bl	8001120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2224      	movs	r2, #36	@ 0x24
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 f971 	bl	8002b90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68da      	ldr	r2, [r3, #12]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2220      	movs	r2, #32
 80028f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	@ 0x28
 8002908:	af02      	add	r7, sp, #8
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	4613      	mov	r3, r2
 8002912:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b20      	cmp	r3, #32
 8002922:	d175      	bne.n	8002a10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d002      	beq.n	8002930 <HAL_UART_Transmit+0x2c>
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e06e      	b.n	8002a12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2221      	movs	r2, #33	@ 0x21
 800293e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002942:	f7fe fdb3 	bl	80014ac <HAL_GetTick>
 8002946:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	88fa      	ldrh	r2, [r7, #6]
 8002952:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800295c:	d108      	bne.n	8002970 <HAL_UART_Transmit+0x6c>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d104      	bne.n	8002970 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	61bb      	str	r3, [r7, #24]
 800296e:	e003      	b.n	8002978 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002978:	e02e      	b.n	80029d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	2200      	movs	r2, #0
 8002982:	2180      	movs	r1, #128	@ 0x80
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f848 	bl	8002a1a <UART_WaitOnFlagUntilTimeout>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e03a      	b.n	8002a12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10b      	bne.n	80029ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	3302      	adds	r3, #2
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	e007      	b.n	80029ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	3301      	adds	r3, #1
 80029c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029dc:	b29b      	uxth	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1cb      	bne.n	800297a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2200      	movs	r2, #0
 80029ea:	2140      	movs	r1, #64	@ 0x40
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f814 	bl	8002a1a <UART_WaitOnFlagUntilTimeout>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e006      	b.n	8002a12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2220      	movs	r2, #32
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e000      	b.n	8002a12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a10:	2302      	movs	r3, #2
  }
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3720      	adds	r7, #32
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	603b      	str	r3, [r7, #0]
 8002a26:	4613      	mov	r3, r2
 8002a28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a2a:	e03b      	b.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a32:	d037      	beq.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a34:	f7fe fd3a 	bl	80014ac <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d302      	bcc.n	8002a4a <UART_WaitOnFlagUntilTimeout+0x30>
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e03a      	b.n	8002ac4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d023      	beq.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b80      	cmp	r3, #128	@ 0x80
 8002a60:	d020      	beq.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b40      	cmp	r3, #64	@ 0x40
 8002a66:	d01d      	beq.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d116      	bne.n	8002aa4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f000 f81d 	bl	8002acc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2208      	movs	r2, #8
 8002a96:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e00f      	b.n	8002ac4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	4013      	ands	r3, r2
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	bf0c      	ite	eq
 8002ab4:	2301      	moveq	r3, #1
 8002ab6:	2300      	movne	r3, #0
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	461a      	mov	r2, r3
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d0b4      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b095      	sub	sp, #84	@ 0x54
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ade:	e853 3f00 	ldrex	r3, [r3]
 8002ae2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	330c      	adds	r3, #12
 8002af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002af4:	643a      	str	r2, [r7, #64]	@ 0x40
 8002af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002afa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002afc:	e841 2300 	strex	r3, r2, [r1]
 8002b00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1e5      	bne.n	8002ad4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	3314      	adds	r3, #20
 8002b0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	e853 3f00 	ldrex	r3, [r3]
 8002b16:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	3314      	adds	r3, #20
 8002b26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b30:	e841 2300 	strex	r3, r2, [r1]
 8002b34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1e5      	bne.n	8002b08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d119      	bne.n	8002b78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	330c      	adds	r3, #12
 8002b4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	e853 3f00 	ldrex	r3, [r3]
 8002b52:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	f023 0310 	bic.w	r3, r3, #16
 8002b5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	330c      	adds	r3, #12
 8002b62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b64:	61ba      	str	r2, [r7, #24]
 8002b66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b68:	6979      	ldr	r1, [r7, #20]
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	e841 2300 	strex	r3, r2, [r1]
 8002b70:	613b      	str	r3, [r7, #16]
   return(result);
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1e5      	bne.n	8002b44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b86:	bf00      	nop
 8002b88:	3754      	adds	r7, #84	@ 0x54
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002bca:	f023 030c 	bic.w	r3, r3, #12
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	68b9      	ldr	r1, [r7, #8]
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699a      	ldr	r2, [r3, #24]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8002ca4 <UART_SetConfig+0x114>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d103      	bne.n	8002c00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002bf8:	f7ff fb3e 	bl	8002278 <HAL_RCC_GetPCLK2Freq>
 8002bfc:	60f8      	str	r0, [r7, #12]
 8002bfe:	e002      	b.n	8002c06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c00:	f7ff fb26 	bl	8002250 <HAL_RCC_GetPCLK1Freq>
 8002c04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	009a      	lsls	r2, r3, #2
 8002c10:	441a      	add	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1c:	4a22      	ldr	r2, [pc, #136]	@ (8002ca8 <UART_SetConfig+0x118>)
 8002c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	0119      	lsls	r1, r3, #4
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca8 <UART_SetConfig+0x118>)
 8002c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2064      	movs	r0, #100	@ 0x64
 8002c46:	fb00 f303 	mul.w	r3, r0, r3
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	@ 0x32
 8002c50:	4a15      	ldr	r2, [pc, #84]	@ (8002ca8 <UART_SetConfig+0x118>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c5c:	4419      	add	r1, r3
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	009a      	lsls	r2, r3, #2
 8002c68:	441a      	add	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <UART_SetConfig+0x118>)
 8002c76:	fba3 0302 	umull	r0, r3, r3, r2
 8002c7a:	095b      	lsrs	r3, r3, #5
 8002c7c:	2064      	movs	r0, #100	@ 0x64
 8002c7e:	fb00 f303 	mul.w	r3, r0, r3
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	3332      	adds	r3, #50	@ 0x32
 8002c88:	4a07      	ldr	r2, [pc, #28]	@ (8002ca8 <UART_SetConfig+0x118>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	f003 020f 	and.w	r2, r3, #15
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	440a      	add	r2, r1
 8002c9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c9c:	bf00      	nop
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40013800 	.word	0x40013800
 8002ca8:	51eb851f 	.word	0x51eb851f

08002cac <__cvt>:
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cb2:	461d      	mov	r5, r3
 8002cb4:	bfbb      	ittet	lt
 8002cb6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002cba:	461d      	movlt	r5, r3
 8002cbc:	2300      	movge	r3, #0
 8002cbe:	232d      	movlt	r3, #45	@ 0x2d
 8002cc0:	b088      	sub	sp, #32
 8002cc2:	4614      	mov	r4, r2
 8002cc4:	bfb8      	it	lt
 8002cc6:	4614      	movlt	r4, r2
 8002cc8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002cca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002ccc:	7013      	strb	r3, [r2, #0]
 8002cce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002cd0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002cd4:	f023 0820 	bic.w	r8, r3, #32
 8002cd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002cdc:	d005      	beq.n	8002cea <__cvt+0x3e>
 8002cde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002ce2:	d100      	bne.n	8002ce6 <__cvt+0x3a>
 8002ce4:	3601      	adds	r6, #1
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e000      	b.n	8002cec <__cvt+0x40>
 8002cea:	2303      	movs	r3, #3
 8002cec:	aa07      	add	r2, sp, #28
 8002cee:	9204      	str	r2, [sp, #16]
 8002cf0:	aa06      	add	r2, sp, #24
 8002cf2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002cf6:	e9cd 3600 	strd	r3, r6, [sp]
 8002cfa:	4622      	mov	r2, r4
 8002cfc:	462b      	mov	r3, r5
 8002cfe:	f001 f97f 	bl	8004000 <_dtoa_r>
 8002d02:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002d06:	4607      	mov	r7, r0
 8002d08:	d119      	bne.n	8002d3e <__cvt+0x92>
 8002d0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002d0c:	07db      	lsls	r3, r3, #31
 8002d0e:	d50e      	bpl.n	8002d2e <__cvt+0x82>
 8002d10:	eb00 0906 	add.w	r9, r0, r6
 8002d14:	2200      	movs	r2, #0
 8002d16:	2300      	movs	r3, #0
 8002d18:	4620      	mov	r0, r4
 8002d1a:	4629      	mov	r1, r5
 8002d1c:	f7fd fe44 	bl	80009a8 <__aeabi_dcmpeq>
 8002d20:	b108      	cbz	r0, 8002d26 <__cvt+0x7a>
 8002d22:	f8cd 901c 	str.w	r9, [sp, #28]
 8002d26:	2230      	movs	r2, #48	@ 0x30
 8002d28:	9b07      	ldr	r3, [sp, #28]
 8002d2a:	454b      	cmp	r3, r9
 8002d2c:	d31e      	bcc.n	8002d6c <__cvt+0xc0>
 8002d2e:	4638      	mov	r0, r7
 8002d30:	9b07      	ldr	r3, [sp, #28]
 8002d32:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002d34:	1bdb      	subs	r3, r3, r7
 8002d36:	6013      	str	r3, [r2, #0]
 8002d38:	b008      	add	sp, #32
 8002d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d3e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002d42:	eb00 0906 	add.w	r9, r0, r6
 8002d46:	d1e5      	bne.n	8002d14 <__cvt+0x68>
 8002d48:	7803      	ldrb	r3, [r0, #0]
 8002d4a:	2b30      	cmp	r3, #48	@ 0x30
 8002d4c:	d10a      	bne.n	8002d64 <__cvt+0xb8>
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2300      	movs	r3, #0
 8002d52:	4620      	mov	r0, r4
 8002d54:	4629      	mov	r1, r5
 8002d56:	f7fd fe27 	bl	80009a8 <__aeabi_dcmpeq>
 8002d5a:	b918      	cbnz	r0, 8002d64 <__cvt+0xb8>
 8002d5c:	f1c6 0601 	rsb	r6, r6, #1
 8002d60:	f8ca 6000 	str.w	r6, [sl]
 8002d64:	f8da 3000 	ldr.w	r3, [sl]
 8002d68:	4499      	add	r9, r3
 8002d6a:	e7d3      	b.n	8002d14 <__cvt+0x68>
 8002d6c:	1c59      	adds	r1, r3, #1
 8002d6e:	9107      	str	r1, [sp, #28]
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	e7d9      	b.n	8002d28 <__cvt+0x7c>

08002d74 <__exponent>:
 8002d74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d76:	2900      	cmp	r1, #0
 8002d78:	bfb6      	itet	lt
 8002d7a:	232d      	movlt	r3, #45	@ 0x2d
 8002d7c:	232b      	movge	r3, #43	@ 0x2b
 8002d7e:	4249      	neglt	r1, r1
 8002d80:	2909      	cmp	r1, #9
 8002d82:	7002      	strb	r2, [r0, #0]
 8002d84:	7043      	strb	r3, [r0, #1]
 8002d86:	dd29      	ble.n	8002ddc <__exponent+0x68>
 8002d88:	f10d 0307 	add.w	r3, sp, #7
 8002d8c:	461d      	mov	r5, r3
 8002d8e:	270a      	movs	r7, #10
 8002d90:	fbb1 f6f7 	udiv	r6, r1, r7
 8002d94:	461a      	mov	r2, r3
 8002d96:	fb07 1416 	mls	r4, r7, r6, r1
 8002d9a:	3430      	adds	r4, #48	@ 0x30
 8002d9c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002da0:	460c      	mov	r4, r1
 8002da2:	2c63      	cmp	r4, #99	@ 0x63
 8002da4:	4631      	mov	r1, r6
 8002da6:	f103 33ff 	add.w	r3, r3, #4294967295
 8002daa:	dcf1      	bgt.n	8002d90 <__exponent+0x1c>
 8002dac:	3130      	adds	r1, #48	@ 0x30
 8002dae:	1e94      	subs	r4, r2, #2
 8002db0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002db4:	4623      	mov	r3, r4
 8002db6:	1c41      	adds	r1, r0, #1
 8002db8:	42ab      	cmp	r3, r5
 8002dba:	d30a      	bcc.n	8002dd2 <__exponent+0x5e>
 8002dbc:	f10d 0309 	add.w	r3, sp, #9
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	42ac      	cmp	r4, r5
 8002dc4:	bf88      	it	hi
 8002dc6:	2300      	movhi	r3, #0
 8002dc8:	3302      	adds	r3, #2
 8002dca:	4403      	add	r3, r0
 8002dcc:	1a18      	subs	r0, r3, r0
 8002dce:	b003      	add	sp, #12
 8002dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dd2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002dd6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002dda:	e7ed      	b.n	8002db8 <__exponent+0x44>
 8002ddc:	2330      	movs	r3, #48	@ 0x30
 8002dde:	3130      	adds	r1, #48	@ 0x30
 8002de0:	7083      	strb	r3, [r0, #2]
 8002de2:	70c1      	strb	r1, [r0, #3]
 8002de4:	1d03      	adds	r3, r0, #4
 8002de6:	e7f1      	b.n	8002dcc <__exponent+0x58>

08002de8 <_printf_float>:
 8002de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dec:	b091      	sub	sp, #68	@ 0x44
 8002dee:	460c      	mov	r4, r1
 8002df0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002df4:	4616      	mov	r6, r2
 8002df6:	461f      	mov	r7, r3
 8002df8:	4605      	mov	r5, r0
 8002dfa:	f000 ffef 	bl	8003ddc <_localeconv_r>
 8002dfe:	6803      	ldr	r3, [r0, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	9308      	str	r3, [sp, #32]
 8002e04:	f7fd f9a4 	bl	8000150 <strlen>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	930e      	str	r3, [sp, #56]	@ 0x38
 8002e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8002e10:	9009      	str	r0, [sp, #36]	@ 0x24
 8002e12:	3307      	adds	r3, #7
 8002e14:	f023 0307 	bic.w	r3, r3, #7
 8002e18:	f103 0208 	add.w	r2, r3, #8
 8002e1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002e20:	f8d4 b000 	ldr.w	fp, [r4]
 8002e24:	f8c8 2000 	str.w	r2, [r8]
 8002e28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002e30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e32:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002e36:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002e42:	4b9c      	ldr	r3, [pc, #624]	@ (80030b4 <_printf_float+0x2cc>)
 8002e44:	f7fd fde2 	bl	8000a0c <__aeabi_dcmpun>
 8002e48:	bb70      	cbnz	r0, 8002ea8 <_printf_float+0xc0>
 8002e4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e52:	4b98      	ldr	r3, [pc, #608]	@ (80030b4 <_printf_float+0x2cc>)
 8002e54:	f7fd fdbc 	bl	80009d0 <__aeabi_dcmple>
 8002e58:	bb30      	cbnz	r0, 8002ea8 <_printf_float+0xc0>
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	4640      	mov	r0, r8
 8002e60:	4649      	mov	r1, r9
 8002e62:	f7fd fdab 	bl	80009bc <__aeabi_dcmplt>
 8002e66:	b110      	cbz	r0, 8002e6e <_printf_float+0x86>
 8002e68:	232d      	movs	r3, #45	@ 0x2d
 8002e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e6e:	4a92      	ldr	r2, [pc, #584]	@ (80030b8 <_printf_float+0x2d0>)
 8002e70:	4b92      	ldr	r3, [pc, #584]	@ (80030bc <_printf_float+0x2d4>)
 8002e72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002e76:	bf8c      	ite	hi
 8002e78:	4690      	movhi	r8, r2
 8002e7a:	4698      	movls	r8, r3
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	f04f 0900 	mov.w	r9, #0
 8002e82:	6123      	str	r3, [r4, #16]
 8002e84:	f02b 0304 	bic.w	r3, fp, #4
 8002e88:	6023      	str	r3, [r4, #0]
 8002e8a:	4633      	mov	r3, r6
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	4628      	mov	r0, r5
 8002e90:	9700      	str	r7, [sp, #0]
 8002e92:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002e94:	f000 f9d4 	bl	8003240 <_printf_common>
 8002e98:	3001      	adds	r0, #1
 8002e9a:	f040 8090 	bne.w	8002fbe <_printf_float+0x1d6>
 8002e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea2:	b011      	add	sp, #68	@ 0x44
 8002ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea8:	4642      	mov	r2, r8
 8002eaa:	464b      	mov	r3, r9
 8002eac:	4640      	mov	r0, r8
 8002eae:	4649      	mov	r1, r9
 8002eb0:	f7fd fdac 	bl	8000a0c <__aeabi_dcmpun>
 8002eb4:	b148      	cbz	r0, 8002eca <_printf_float+0xe2>
 8002eb6:	464b      	mov	r3, r9
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bfb8      	it	lt
 8002ebc:	232d      	movlt	r3, #45	@ 0x2d
 8002ebe:	4a80      	ldr	r2, [pc, #512]	@ (80030c0 <_printf_float+0x2d8>)
 8002ec0:	bfb8      	it	lt
 8002ec2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002ec6:	4b7f      	ldr	r3, [pc, #508]	@ (80030c4 <_printf_float+0x2dc>)
 8002ec8:	e7d3      	b.n	8002e72 <_printf_float+0x8a>
 8002eca:	6863      	ldr	r3, [r4, #4]
 8002ecc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	d13f      	bne.n	8002f54 <_printf_float+0x16c>
 8002ed4:	2306      	movs	r3, #6
 8002ed6:	6063      	str	r3, [r4, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002ede:	6023      	str	r3, [r4, #0]
 8002ee0:	9206      	str	r2, [sp, #24]
 8002ee2:	aa0e      	add	r2, sp, #56	@ 0x38
 8002ee4:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002ee8:	aa0d      	add	r2, sp, #52	@ 0x34
 8002eea:	9203      	str	r2, [sp, #12]
 8002eec:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002ef0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002ef4:	6863      	ldr	r3, [r4, #4]
 8002ef6:	4642      	mov	r2, r8
 8002ef8:	9300      	str	r3, [sp, #0]
 8002efa:	4628      	mov	r0, r5
 8002efc:	464b      	mov	r3, r9
 8002efe:	910a      	str	r1, [sp, #40]	@ 0x28
 8002f00:	f7ff fed4 	bl	8002cac <__cvt>
 8002f04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002f06:	4680      	mov	r8, r0
 8002f08:	2947      	cmp	r1, #71	@ 0x47
 8002f0a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002f0c:	d128      	bne.n	8002f60 <_printf_float+0x178>
 8002f0e:	1cc8      	adds	r0, r1, #3
 8002f10:	db02      	blt.n	8002f18 <_printf_float+0x130>
 8002f12:	6863      	ldr	r3, [r4, #4]
 8002f14:	4299      	cmp	r1, r3
 8002f16:	dd40      	ble.n	8002f9a <_printf_float+0x1b2>
 8002f18:	f1aa 0a02 	sub.w	sl, sl, #2
 8002f1c:	fa5f fa8a 	uxtb.w	sl, sl
 8002f20:	4652      	mov	r2, sl
 8002f22:	3901      	subs	r1, #1
 8002f24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002f28:	910d      	str	r1, [sp, #52]	@ 0x34
 8002f2a:	f7ff ff23 	bl	8002d74 <__exponent>
 8002f2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002f30:	4681      	mov	r9, r0
 8002f32:	1813      	adds	r3, r2, r0
 8002f34:	2a01      	cmp	r2, #1
 8002f36:	6123      	str	r3, [r4, #16]
 8002f38:	dc02      	bgt.n	8002f40 <_printf_float+0x158>
 8002f3a:	6822      	ldr	r2, [r4, #0]
 8002f3c:	07d2      	lsls	r2, r2, #31
 8002f3e:	d501      	bpl.n	8002f44 <_printf_float+0x15c>
 8002f40:	3301      	adds	r3, #1
 8002f42:	6123      	str	r3, [r4, #16]
 8002f44:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d09e      	beq.n	8002e8a <_printf_float+0xa2>
 8002f4c:	232d      	movs	r3, #45	@ 0x2d
 8002f4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f52:	e79a      	b.n	8002e8a <_printf_float+0xa2>
 8002f54:	2947      	cmp	r1, #71	@ 0x47
 8002f56:	d1bf      	bne.n	8002ed8 <_printf_float+0xf0>
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1bd      	bne.n	8002ed8 <_printf_float+0xf0>
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e7ba      	b.n	8002ed6 <_printf_float+0xee>
 8002f60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f64:	d9dc      	bls.n	8002f20 <_printf_float+0x138>
 8002f66:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002f6a:	d118      	bne.n	8002f9e <_printf_float+0x1b6>
 8002f6c:	2900      	cmp	r1, #0
 8002f6e:	6863      	ldr	r3, [r4, #4]
 8002f70:	dd0b      	ble.n	8002f8a <_printf_float+0x1a2>
 8002f72:	6121      	str	r1, [r4, #16]
 8002f74:	b913      	cbnz	r3, 8002f7c <_printf_float+0x194>
 8002f76:	6822      	ldr	r2, [r4, #0]
 8002f78:	07d0      	lsls	r0, r2, #31
 8002f7a:	d502      	bpl.n	8002f82 <_printf_float+0x19a>
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	440b      	add	r3, r1
 8002f80:	6123      	str	r3, [r4, #16]
 8002f82:	f04f 0900 	mov.w	r9, #0
 8002f86:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002f88:	e7dc      	b.n	8002f44 <_printf_float+0x15c>
 8002f8a:	b913      	cbnz	r3, 8002f92 <_printf_float+0x1aa>
 8002f8c:	6822      	ldr	r2, [r4, #0]
 8002f8e:	07d2      	lsls	r2, r2, #31
 8002f90:	d501      	bpl.n	8002f96 <_printf_float+0x1ae>
 8002f92:	3302      	adds	r3, #2
 8002f94:	e7f4      	b.n	8002f80 <_printf_float+0x198>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e7f2      	b.n	8002f80 <_printf_float+0x198>
 8002f9a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002f9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002fa0:	4299      	cmp	r1, r3
 8002fa2:	db05      	blt.n	8002fb0 <_printf_float+0x1c8>
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	6121      	str	r1, [r4, #16]
 8002fa8:	07d8      	lsls	r0, r3, #31
 8002faa:	d5ea      	bpl.n	8002f82 <_printf_float+0x19a>
 8002fac:	1c4b      	adds	r3, r1, #1
 8002fae:	e7e7      	b.n	8002f80 <_printf_float+0x198>
 8002fb0:	2900      	cmp	r1, #0
 8002fb2:	bfcc      	ite	gt
 8002fb4:	2201      	movgt	r2, #1
 8002fb6:	f1c1 0202 	rsble	r2, r1, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	e7e0      	b.n	8002f80 <_printf_float+0x198>
 8002fbe:	6823      	ldr	r3, [r4, #0]
 8002fc0:	055a      	lsls	r2, r3, #21
 8002fc2:	d407      	bmi.n	8002fd4 <_printf_float+0x1ec>
 8002fc4:	6923      	ldr	r3, [r4, #16]
 8002fc6:	4642      	mov	r2, r8
 8002fc8:	4631      	mov	r1, r6
 8002fca:	4628      	mov	r0, r5
 8002fcc:	47b8      	blx	r7
 8002fce:	3001      	adds	r0, #1
 8002fd0:	d12b      	bne.n	800302a <_printf_float+0x242>
 8002fd2:	e764      	b.n	8002e9e <_printf_float+0xb6>
 8002fd4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002fd8:	f240 80dc 	bls.w	8003194 <_printf_float+0x3ac>
 8002fdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f7fd fce0 	bl	80009a8 <__aeabi_dcmpeq>
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	d033      	beq.n	8003054 <_printf_float+0x26c>
 8002fec:	2301      	movs	r3, #1
 8002fee:	4631      	mov	r1, r6
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	4a35      	ldr	r2, [pc, #212]	@ (80030c8 <_printf_float+0x2e0>)
 8002ff4:	47b8      	blx	r7
 8002ff6:	3001      	adds	r0, #1
 8002ff8:	f43f af51 	beq.w	8002e9e <_printf_float+0xb6>
 8002ffc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003000:	4543      	cmp	r3, r8
 8003002:	db02      	blt.n	800300a <_printf_float+0x222>
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	07d8      	lsls	r0, r3, #31
 8003008:	d50f      	bpl.n	800302a <_printf_float+0x242>
 800300a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800300e:	4631      	mov	r1, r6
 8003010:	4628      	mov	r0, r5
 8003012:	47b8      	blx	r7
 8003014:	3001      	adds	r0, #1
 8003016:	f43f af42 	beq.w	8002e9e <_printf_float+0xb6>
 800301a:	f04f 0900 	mov.w	r9, #0
 800301e:	f108 38ff 	add.w	r8, r8, #4294967295
 8003022:	f104 0a1a 	add.w	sl, r4, #26
 8003026:	45c8      	cmp	r8, r9
 8003028:	dc09      	bgt.n	800303e <_printf_float+0x256>
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	079b      	lsls	r3, r3, #30
 800302e:	f100 8102 	bmi.w	8003236 <_printf_float+0x44e>
 8003032:	68e0      	ldr	r0, [r4, #12]
 8003034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003036:	4298      	cmp	r0, r3
 8003038:	bfb8      	it	lt
 800303a:	4618      	movlt	r0, r3
 800303c:	e731      	b.n	8002ea2 <_printf_float+0xba>
 800303e:	2301      	movs	r3, #1
 8003040:	4652      	mov	r2, sl
 8003042:	4631      	mov	r1, r6
 8003044:	4628      	mov	r0, r5
 8003046:	47b8      	blx	r7
 8003048:	3001      	adds	r0, #1
 800304a:	f43f af28 	beq.w	8002e9e <_printf_float+0xb6>
 800304e:	f109 0901 	add.w	r9, r9, #1
 8003052:	e7e8      	b.n	8003026 <_printf_float+0x23e>
 8003054:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003056:	2b00      	cmp	r3, #0
 8003058:	dc38      	bgt.n	80030cc <_printf_float+0x2e4>
 800305a:	2301      	movs	r3, #1
 800305c:	4631      	mov	r1, r6
 800305e:	4628      	mov	r0, r5
 8003060:	4a19      	ldr	r2, [pc, #100]	@ (80030c8 <_printf_float+0x2e0>)
 8003062:	47b8      	blx	r7
 8003064:	3001      	adds	r0, #1
 8003066:	f43f af1a 	beq.w	8002e9e <_printf_float+0xb6>
 800306a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800306e:	ea59 0303 	orrs.w	r3, r9, r3
 8003072:	d102      	bne.n	800307a <_printf_float+0x292>
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	07d9      	lsls	r1, r3, #31
 8003078:	d5d7      	bpl.n	800302a <_printf_float+0x242>
 800307a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800307e:	4631      	mov	r1, r6
 8003080:	4628      	mov	r0, r5
 8003082:	47b8      	blx	r7
 8003084:	3001      	adds	r0, #1
 8003086:	f43f af0a 	beq.w	8002e9e <_printf_float+0xb6>
 800308a:	f04f 0a00 	mov.w	sl, #0
 800308e:	f104 0b1a 	add.w	fp, r4, #26
 8003092:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003094:	425b      	negs	r3, r3
 8003096:	4553      	cmp	r3, sl
 8003098:	dc01      	bgt.n	800309e <_printf_float+0x2b6>
 800309a:	464b      	mov	r3, r9
 800309c:	e793      	b.n	8002fc6 <_printf_float+0x1de>
 800309e:	2301      	movs	r3, #1
 80030a0:	465a      	mov	r2, fp
 80030a2:	4631      	mov	r1, r6
 80030a4:	4628      	mov	r0, r5
 80030a6:	47b8      	blx	r7
 80030a8:	3001      	adds	r0, #1
 80030aa:	f43f aef8 	beq.w	8002e9e <_printf_float+0xb6>
 80030ae:	f10a 0a01 	add.w	sl, sl, #1
 80030b2:	e7ee      	b.n	8003092 <_printf_float+0x2aa>
 80030b4:	7fefffff 	.word	0x7fefffff
 80030b8:	080075aa 	.word	0x080075aa
 80030bc:	080075a6 	.word	0x080075a6
 80030c0:	080075b2 	.word	0x080075b2
 80030c4:	080075ae 	.word	0x080075ae
 80030c8:	080075b6 	.word	0x080075b6
 80030cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030ce:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80030d2:	4553      	cmp	r3, sl
 80030d4:	bfa8      	it	ge
 80030d6:	4653      	movge	r3, sl
 80030d8:	2b00      	cmp	r3, #0
 80030da:	4699      	mov	r9, r3
 80030dc:	dc36      	bgt.n	800314c <_printf_float+0x364>
 80030de:	f04f 0b00 	mov.w	fp, #0
 80030e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80030e6:	f104 021a 	add.w	r2, r4, #26
 80030ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80030ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80030ee:	eba3 0309 	sub.w	r3, r3, r9
 80030f2:	455b      	cmp	r3, fp
 80030f4:	dc31      	bgt.n	800315a <_printf_float+0x372>
 80030f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030f8:	459a      	cmp	sl, r3
 80030fa:	dc3a      	bgt.n	8003172 <_printf_float+0x38a>
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	07da      	lsls	r2, r3, #31
 8003100:	d437      	bmi.n	8003172 <_printf_float+0x38a>
 8003102:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003104:	ebaa 0903 	sub.w	r9, sl, r3
 8003108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800310a:	ebaa 0303 	sub.w	r3, sl, r3
 800310e:	4599      	cmp	r9, r3
 8003110:	bfa8      	it	ge
 8003112:	4699      	movge	r9, r3
 8003114:	f1b9 0f00 	cmp.w	r9, #0
 8003118:	dc33      	bgt.n	8003182 <_printf_float+0x39a>
 800311a:	f04f 0800 	mov.w	r8, #0
 800311e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003122:	f104 0b1a 	add.w	fp, r4, #26
 8003126:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003128:	ebaa 0303 	sub.w	r3, sl, r3
 800312c:	eba3 0309 	sub.w	r3, r3, r9
 8003130:	4543      	cmp	r3, r8
 8003132:	f77f af7a 	ble.w	800302a <_printf_float+0x242>
 8003136:	2301      	movs	r3, #1
 8003138:	465a      	mov	r2, fp
 800313a:	4631      	mov	r1, r6
 800313c:	4628      	mov	r0, r5
 800313e:	47b8      	blx	r7
 8003140:	3001      	adds	r0, #1
 8003142:	f43f aeac 	beq.w	8002e9e <_printf_float+0xb6>
 8003146:	f108 0801 	add.w	r8, r8, #1
 800314a:	e7ec      	b.n	8003126 <_printf_float+0x33e>
 800314c:	4642      	mov	r2, r8
 800314e:	4631      	mov	r1, r6
 8003150:	4628      	mov	r0, r5
 8003152:	47b8      	blx	r7
 8003154:	3001      	adds	r0, #1
 8003156:	d1c2      	bne.n	80030de <_printf_float+0x2f6>
 8003158:	e6a1      	b.n	8002e9e <_printf_float+0xb6>
 800315a:	2301      	movs	r3, #1
 800315c:	4631      	mov	r1, r6
 800315e:	4628      	mov	r0, r5
 8003160:	920a      	str	r2, [sp, #40]	@ 0x28
 8003162:	47b8      	blx	r7
 8003164:	3001      	adds	r0, #1
 8003166:	f43f ae9a 	beq.w	8002e9e <_printf_float+0xb6>
 800316a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800316c:	f10b 0b01 	add.w	fp, fp, #1
 8003170:	e7bb      	b.n	80030ea <_printf_float+0x302>
 8003172:	4631      	mov	r1, r6
 8003174:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003178:	4628      	mov	r0, r5
 800317a:	47b8      	blx	r7
 800317c:	3001      	adds	r0, #1
 800317e:	d1c0      	bne.n	8003102 <_printf_float+0x31a>
 8003180:	e68d      	b.n	8002e9e <_printf_float+0xb6>
 8003182:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003184:	464b      	mov	r3, r9
 8003186:	4631      	mov	r1, r6
 8003188:	4628      	mov	r0, r5
 800318a:	4442      	add	r2, r8
 800318c:	47b8      	blx	r7
 800318e:	3001      	adds	r0, #1
 8003190:	d1c3      	bne.n	800311a <_printf_float+0x332>
 8003192:	e684      	b.n	8002e9e <_printf_float+0xb6>
 8003194:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003198:	f1ba 0f01 	cmp.w	sl, #1
 800319c:	dc01      	bgt.n	80031a2 <_printf_float+0x3ba>
 800319e:	07db      	lsls	r3, r3, #31
 80031a0:	d536      	bpl.n	8003210 <_printf_float+0x428>
 80031a2:	2301      	movs	r3, #1
 80031a4:	4642      	mov	r2, r8
 80031a6:	4631      	mov	r1, r6
 80031a8:	4628      	mov	r0, r5
 80031aa:	47b8      	blx	r7
 80031ac:	3001      	adds	r0, #1
 80031ae:	f43f ae76 	beq.w	8002e9e <_printf_float+0xb6>
 80031b2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80031b6:	4631      	mov	r1, r6
 80031b8:	4628      	mov	r0, r5
 80031ba:	47b8      	blx	r7
 80031bc:	3001      	adds	r0, #1
 80031be:	f43f ae6e 	beq.w	8002e9e <_printf_float+0xb6>
 80031c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80031c6:	2200      	movs	r2, #0
 80031c8:	2300      	movs	r3, #0
 80031ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80031ce:	f7fd fbeb 	bl	80009a8 <__aeabi_dcmpeq>
 80031d2:	b9c0      	cbnz	r0, 8003206 <_printf_float+0x41e>
 80031d4:	4653      	mov	r3, sl
 80031d6:	f108 0201 	add.w	r2, r8, #1
 80031da:	4631      	mov	r1, r6
 80031dc:	4628      	mov	r0, r5
 80031de:	47b8      	blx	r7
 80031e0:	3001      	adds	r0, #1
 80031e2:	d10c      	bne.n	80031fe <_printf_float+0x416>
 80031e4:	e65b      	b.n	8002e9e <_printf_float+0xb6>
 80031e6:	2301      	movs	r3, #1
 80031e8:	465a      	mov	r2, fp
 80031ea:	4631      	mov	r1, r6
 80031ec:	4628      	mov	r0, r5
 80031ee:	47b8      	blx	r7
 80031f0:	3001      	adds	r0, #1
 80031f2:	f43f ae54 	beq.w	8002e9e <_printf_float+0xb6>
 80031f6:	f108 0801 	add.w	r8, r8, #1
 80031fa:	45d0      	cmp	r8, sl
 80031fc:	dbf3      	blt.n	80031e6 <_printf_float+0x3fe>
 80031fe:	464b      	mov	r3, r9
 8003200:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003204:	e6e0      	b.n	8002fc8 <_printf_float+0x1e0>
 8003206:	f04f 0800 	mov.w	r8, #0
 800320a:	f104 0b1a 	add.w	fp, r4, #26
 800320e:	e7f4      	b.n	80031fa <_printf_float+0x412>
 8003210:	2301      	movs	r3, #1
 8003212:	4642      	mov	r2, r8
 8003214:	e7e1      	b.n	80031da <_printf_float+0x3f2>
 8003216:	2301      	movs	r3, #1
 8003218:	464a      	mov	r2, r9
 800321a:	4631      	mov	r1, r6
 800321c:	4628      	mov	r0, r5
 800321e:	47b8      	blx	r7
 8003220:	3001      	adds	r0, #1
 8003222:	f43f ae3c 	beq.w	8002e9e <_printf_float+0xb6>
 8003226:	f108 0801 	add.w	r8, r8, #1
 800322a:	68e3      	ldr	r3, [r4, #12]
 800322c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800322e:	1a5b      	subs	r3, r3, r1
 8003230:	4543      	cmp	r3, r8
 8003232:	dcf0      	bgt.n	8003216 <_printf_float+0x42e>
 8003234:	e6fd      	b.n	8003032 <_printf_float+0x24a>
 8003236:	f04f 0800 	mov.w	r8, #0
 800323a:	f104 0919 	add.w	r9, r4, #25
 800323e:	e7f4      	b.n	800322a <_printf_float+0x442>

08003240 <_printf_common>:
 8003240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003244:	4616      	mov	r6, r2
 8003246:	4698      	mov	r8, r3
 8003248:	688a      	ldr	r2, [r1, #8]
 800324a:	690b      	ldr	r3, [r1, #16]
 800324c:	4607      	mov	r7, r0
 800324e:	4293      	cmp	r3, r2
 8003250:	bfb8      	it	lt
 8003252:	4613      	movlt	r3, r2
 8003254:	6033      	str	r3, [r6, #0]
 8003256:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800325a:	460c      	mov	r4, r1
 800325c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003260:	b10a      	cbz	r2, 8003266 <_printf_common+0x26>
 8003262:	3301      	adds	r3, #1
 8003264:	6033      	str	r3, [r6, #0]
 8003266:	6823      	ldr	r3, [r4, #0]
 8003268:	0699      	lsls	r1, r3, #26
 800326a:	bf42      	ittt	mi
 800326c:	6833      	ldrmi	r3, [r6, #0]
 800326e:	3302      	addmi	r3, #2
 8003270:	6033      	strmi	r3, [r6, #0]
 8003272:	6825      	ldr	r5, [r4, #0]
 8003274:	f015 0506 	ands.w	r5, r5, #6
 8003278:	d106      	bne.n	8003288 <_printf_common+0x48>
 800327a:	f104 0a19 	add.w	sl, r4, #25
 800327e:	68e3      	ldr	r3, [r4, #12]
 8003280:	6832      	ldr	r2, [r6, #0]
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	42ab      	cmp	r3, r5
 8003286:	dc2b      	bgt.n	80032e0 <_printf_common+0xa0>
 8003288:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800328c:	6822      	ldr	r2, [r4, #0]
 800328e:	3b00      	subs	r3, #0
 8003290:	bf18      	it	ne
 8003292:	2301      	movne	r3, #1
 8003294:	0692      	lsls	r2, r2, #26
 8003296:	d430      	bmi.n	80032fa <_printf_common+0xba>
 8003298:	4641      	mov	r1, r8
 800329a:	4638      	mov	r0, r7
 800329c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80032a0:	47c8      	blx	r9
 80032a2:	3001      	adds	r0, #1
 80032a4:	d023      	beq.n	80032ee <_printf_common+0xae>
 80032a6:	6823      	ldr	r3, [r4, #0]
 80032a8:	6922      	ldr	r2, [r4, #16]
 80032aa:	f003 0306 	and.w	r3, r3, #6
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	bf14      	ite	ne
 80032b2:	2500      	movne	r5, #0
 80032b4:	6833      	ldreq	r3, [r6, #0]
 80032b6:	f04f 0600 	mov.w	r6, #0
 80032ba:	bf08      	it	eq
 80032bc:	68e5      	ldreq	r5, [r4, #12]
 80032be:	f104 041a 	add.w	r4, r4, #26
 80032c2:	bf08      	it	eq
 80032c4:	1aed      	subeq	r5, r5, r3
 80032c6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80032ca:	bf08      	it	eq
 80032cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032d0:	4293      	cmp	r3, r2
 80032d2:	bfc4      	itt	gt
 80032d4:	1a9b      	subgt	r3, r3, r2
 80032d6:	18ed      	addgt	r5, r5, r3
 80032d8:	42b5      	cmp	r5, r6
 80032da:	d11a      	bne.n	8003312 <_printf_common+0xd2>
 80032dc:	2000      	movs	r0, #0
 80032de:	e008      	b.n	80032f2 <_printf_common+0xb2>
 80032e0:	2301      	movs	r3, #1
 80032e2:	4652      	mov	r2, sl
 80032e4:	4641      	mov	r1, r8
 80032e6:	4638      	mov	r0, r7
 80032e8:	47c8      	blx	r9
 80032ea:	3001      	adds	r0, #1
 80032ec:	d103      	bne.n	80032f6 <_printf_common+0xb6>
 80032ee:	f04f 30ff 	mov.w	r0, #4294967295
 80032f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032f6:	3501      	adds	r5, #1
 80032f8:	e7c1      	b.n	800327e <_printf_common+0x3e>
 80032fa:	2030      	movs	r0, #48	@ 0x30
 80032fc:	18e1      	adds	r1, r4, r3
 80032fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003308:	4422      	add	r2, r4
 800330a:	3302      	adds	r3, #2
 800330c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003310:	e7c2      	b.n	8003298 <_printf_common+0x58>
 8003312:	2301      	movs	r3, #1
 8003314:	4622      	mov	r2, r4
 8003316:	4641      	mov	r1, r8
 8003318:	4638      	mov	r0, r7
 800331a:	47c8      	blx	r9
 800331c:	3001      	adds	r0, #1
 800331e:	d0e6      	beq.n	80032ee <_printf_common+0xae>
 8003320:	3601      	adds	r6, #1
 8003322:	e7d9      	b.n	80032d8 <_printf_common+0x98>

08003324 <_printf_i>:
 8003324:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003328:	7e0f      	ldrb	r7, [r1, #24]
 800332a:	4691      	mov	r9, r2
 800332c:	2f78      	cmp	r7, #120	@ 0x78
 800332e:	4680      	mov	r8, r0
 8003330:	460c      	mov	r4, r1
 8003332:	469a      	mov	sl, r3
 8003334:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003336:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800333a:	d807      	bhi.n	800334c <_printf_i+0x28>
 800333c:	2f62      	cmp	r7, #98	@ 0x62
 800333e:	d80a      	bhi.n	8003356 <_printf_i+0x32>
 8003340:	2f00      	cmp	r7, #0
 8003342:	f000 80d1 	beq.w	80034e8 <_printf_i+0x1c4>
 8003346:	2f58      	cmp	r7, #88	@ 0x58
 8003348:	f000 80b8 	beq.w	80034bc <_printf_i+0x198>
 800334c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003350:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003354:	e03a      	b.n	80033cc <_printf_i+0xa8>
 8003356:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800335a:	2b15      	cmp	r3, #21
 800335c:	d8f6      	bhi.n	800334c <_printf_i+0x28>
 800335e:	a101      	add	r1, pc, #4	@ (adr r1, 8003364 <_printf_i+0x40>)
 8003360:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003364:	080033bd 	.word	0x080033bd
 8003368:	080033d1 	.word	0x080033d1
 800336c:	0800334d 	.word	0x0800334d
 8003370:	0800334d 	.word	0x0800334d
 8003374:	0800334d 	.word	0x0800334d
 8003378:	0800334d 	.word	0x0800334d
 800337c:	080033d1 	.word	0x080033d1
 8003380:	0800334d 	.word	0x0800334d
 8003384:	0800334d 	.word	0x0800334d
 8003388:	0800334d 	.word	0x0800334d
 800338c:	0800334d 	.word	0x0800334d
 8003390:	080034cf 	.word	0x080034cf
 8003394:	080033fb 	.word	0x080033fb
 8003398:	08003489 	.word	0x08003489
 800339c:	0800334d 	.word	0x0800334d
 80033a0:	0800334d 	.word	0x0800334d
 80033a4:	080034f1 	.word	0x080034f1
 80033a8:	0800334d 	.word	0x0800334d
 80033ac:	080033fb 	.word	0x080033fb
 80033b0:	0800334d 	.word	0x0800334d
 80033b4:	0800334d 	.word	0x0800334d
 80033b8:	08003491 	.word	0x08003491
 80033bc:	6833      	ldr	r3, [r6, #0]
 80033be:	1d1a      	adds	r2, r3, #4
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6032      	str	r2, [r6, #0]
 80033c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033cc:	2301      	movs	r3, #1
 80033ce:	e09c      	b.n	800350a <_printf_i+0x1e6>
 80033d0:	6833      	ldr	r3, [r6, #0]
 80033d2:	6820      	ldr	r0, [r4, #0]
 80033d4:	1d19      	adds	r1, r3, #4
 80033d6:	6031      	str	r1, [r6, #0]
 80033d8:	0606      	lsls	r6, r0, #24
 80033da:	d501      	bpl.n	80033e0 <_printf_i+0xbc>
 80033dc:	681d      	ldr	r5, [r3, #0]
 80033de:	e003      	b.n	80033e8 <_printf_i+0xc4>
 80033e0:	0645      	lsls	r5, r0, #25
 80033e2:	d5fb      	bpl.n	80033dc <_printf_i+0xb8>
 80033e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033e8:	2d00      	cmp	r5, #0
 80033ea:	da03      	bge.n	80033f4 <_printf_i+0xd0>
 80033ec:	232d      	movs	r3, #45	@ 0x2d
 80033ee:	426d      	negs	r5, r5
 80033f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033f4:	230a      	movs	r3, #10
 80033f6:	4858      	ldr	r0, [pc, #352]	@ (8003558 <_printf_i+0x234>)
 80033f8:	e011      	b.n	800341e <_printf_i+0xfa>
 80033fa:	6821      	ldr	r1, [r4, #0]
 80033fc:	6833      	ldr	r3, [r6, #0]
 80033fe:	0608      	lsls	r0, r1, #24
 8003400:	f853 5b04 	ldr.w	r5, [r3], #4
 8003404:	d402      	bmi.n	800340c <_printf_i+0xe8>
 8003406:	0649      	lsls	r1, r1, #25
 8003408:	bf48      	it	mi
 800340a:	b2ad      	uxthmi	r5, r5
 800340c:	2f6f      	cmp	r7, #111	@ 0x6f
 800340e:	6033      	str	r3, [r6, #0]
 8003410:	bf14      	ite	ne
 8003412:	230a      	movne	r3, #10
 8003414:	2308      	moveq	r3, #8
 8003416:	4850      	ldr	r0, [pc, #320]	@ (8003558 <_printf_i+0x234>)
 8003418:	2100      	movs	r1, #0
 800341a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800341e:	6866      	ldr	r6, [r4, #4]
 8003420:	2e00      	cmp	r6, #0
 8003422:	60a6      	str	r6, [r4, #8]
 8003424:	db05      	blt.n	8003432 <_printf_i+0x10e>
 8003426:	6821      	ldr	r1, [r4, #0]
 8003428:	432e      	orrs	r6, r5
 800342a:	f021 0104 	bic.w	r1, r1, #4
 800342e:	6021      	str	r1, [r4, #0]
 8003430:	d04b      	beq.n	80034ca <_printf_i+0x1a6>
 8003432:	4616      	mov	r6, r2
 8003434:	fbb5 f1f3 	udiv	r1, r5, r3
 8003438:	fb03 5711 	mls	r7, r3, r1, r5
 800343c:	5dc7      	ldrb	r7, [r0, r7]
 800343e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003442:	462f      	mov	r7, r5
 8003444:	42bb      	cmp	r3, r7
 8003446:	460d      	mov	r5, r1
 8003448:	d9f4      	bls.n	8003434 <_printf_i+0x110>
 800344a:	2b08      	cmp	r3, #8
 800344c:	d10b      	bne.n	8003466 <_printf_i+0x142>
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	07df      	lsls	r7, r3, #31
 8003452:	d508      	bpl.n	8003466 <_printf_i+0x142>
 8003454:	6923      	ldr	r3, [r4, #16]
 8003456:	6861      	ldr	r1, [r4, #4]
 8003458:	4299      	cmp	r1, r3
 800345a:	bfde      	ittt	le
 800345c:	2330      	movle	r3, #48	@ 0x30
 800345e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003462:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003466:	1b92      	subs	r2, r2, r6
 8003468:	6122      	str	r2, [r4, #16]
 800346a:	464b      	mov	r3, r9
 800346c:	4621      	mov	r1, r4
 800346e:	4640      	mov	r0, r8
 8003470:	f8cd a000 	str.w	sl, [sp]
 8003474:	aa03      	add	r2, sp, #12
 8003476:	f7ff fee3 	bl	8003240 <_printf_common>
 800347a:	3001      	adds	r0, #1
 800347c:	d14a      	bne.n	8003514 <_printf_i+0x1f0>
 800347e:	f04f 30ff 	mov.w	r0, #4294967295
 8003482:	b004      	add	sp, #16
 8003484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	f043 0320 	orr.w	r3, r3, #32
 800348e:	6023      	str	r3, [r4, #0]
 8003490:	2778      	movs	r7, #120	@ 0x78
 8003492:	4832      	ldr	r0, [pc, #200]	@ (800355c <_printf_i+0x238>)
 8003494:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003498:	6823      	ldr	r3, [r4, #0]
 800349a:	6831      	ldr	r1, [r6, #0]
 800349c:	061f      	lsls	r7, r3, #24
 800349e:	f851 5b04 	ldr.w	r5, [r1], #4
 80034a2:	d402      	bmi.n	80034aa <_printf_i+0x186>
 80034a4:	065f      	lsls	r7, r3, #25
 80034a6:	bf48      	it	mi
 80034a8:	b2ad      	uxthmi	r5, r5
 80034aa:	6031      	str	r1, [r6, #0]
 80034ac:	07d9      	lsls	r1, r3, #31
 80034ae:	bf44      	itt	mi
 80034b0:	f043 0320 	orrmi.w	r3, r3, #32
 80034b4:	6023      	strmi	r3, [r4, #0]
 80034b6:	b11d      	cbz	r5, 80034c0 <_printf_i+0x19c>
 80034b8:	2310      	movs	r3, #16
 80034ba:	e7ad      	b.n	8003418 <_printf_i+0xf4>
 80034bc:	4826      	ldr	r0, [pc, #152]	@ (8003558 <_printf_i+0x234>)
 80034be:	e7e9      	b.n	8003494 <_printf_i+0x170>
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	f023 0320 	bic.w	r3, r3, #32
 80034c6:	6023      	str	r3, [r4, #0]
 80034c8:	e7f6      	b.n	80034b8 <_printf_i+0x194>
 80034ca:	4616      	mov	r6, r2
 80034cc:	e7bd      	b.n	800344a <_printf_i+0x126>
 80034ce:	6833      	ldr	r3, [r6, #0]
 80034d0:	6825      	ldr	r5, [r4, #0]
 80034d2:	1d18      	adds	r0, r3, #4
 80034d4:	6961      	ldr	r1, [r4, #20]
 80034d6:	6030      	str	r0, [r6, #0]
 80034d8:	062e      	lsls	r6, r5, #24
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	d501      	bpl.n	80034e2 <_printf_i+0x1be>
 80034de:	6019      	str	r1, [r3, #0]
 80034e0:	e002      	b.n	80034e8 <_printf_i+0x1c4>
 80034e2:	0668      	lsls	r0, r5, #25
 80034e4:	d5fb      	bpl.n	80034de <_printf_i+0x1ba>
 80034e6:	8019      	strh	r1, [r3, #0]
 80034e8:	2300      	movs	r3, #0
 80034ea:	4616      	mov	r6, r2
 80034ec:	6123      	str	r3, [r4, #16]
 80034ee:	e7bc      	b.n	800346a <_printf_i+0x146>
 80034f0:	6833      	ldr	r3, [r6, #0]
 80034f2:	2100      	movs	r1, #0
 80034f4:	1d1a      	adds	r2, r3, #4
 80034f6:	6032      	str	r2, [r6, #0]
 80034f8:	681e      	ldr	r6, [r3, #0]
 80034fa:	6862      	ldr	r2, [r4, #4]
 80034fc:	4630      	mov	r0, r6
 80034fe:	f000 fce4 	bl	8003eca <memchr>
 8003502:	b108      	cbz	r0, 8003508 <_printf_i+0x1e4>
 8003504:	1b80      	subs	r0, r0, r6
 8003506:	6060      	str	r0, [r4, #4]
 8003508:	6863      	ldr	r3, [r4, #4]
 800350a:	6123      	str	r3, [r4, #16]
 800350c:	2300      	movs	r3, #0
 800350e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003512:	e7aa      	b.n	800346a <_printf_i+0x146>
 8003514:	4632      	mov	r2, r6
 8003516:	4649      	mov	r1, r9
 8003518:	4640      	mov	r0, r8
 800351a:	6923      	ldr	r3, [r4, #16]
 800351c:	47d0      	blx	sl
 800351e:	3001      	adds	r0, #1
 8003520:	d0ad      	beq.n	800347e <_printf_i+0x15a>
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	079b      	lsls	r3, r3, #30
 8003526:	d413      	bmi.n	8003550 <_printf_i+0x22c>
 8003528:	68e0      	ldr	r0, [r4, #12]
 800352a:	9b03      	ldr	r3, [sp, #12]
 800352c:	4298      	cmp	r0, r3
 800352e:	bfb8      	it	lt
 8003530:	4618      	movlt	r0, r3
 8003532:	e7a6      	b.n	8003482 <_printf_i+0x15e>
 8003534:	2301      	movs	r3, #1
 8003536:	4632      	mov	r2, r6
 8003538:	4649      	mov	r1, r9
 800353a:	4640      	mov	r0, r8
 800353c:	47d0      	blx	sl
 800353e:	3001      	adds	r0, #1
 8003540:	d09d      	beq.n	800347e <_printf_i+0x15a>
 8003542:	3501      	adds	r5, #1
 8003544:	68e3      	ldr	r3, [r4, #12]
 8003546:	9903      	ldr	r1, [sp, #12]
 8003548:	1a5b      	subs	r3, r3, r1
 800354a:	42ab      	cmp	r3, r5
 800354c:	dcf2      	bgt.n	8003534 <_printf_i+0x210>
 800354e:	e7eb      	b.n	8003528 <_printf_i+0x204>
 8003550:	2500      	movs	r5, #0
 8003552:	f104 0619 	add.w	r6, r4, #25
 8003556:	e7f5      	b.n	8003544 <_printf_i+0x220>
 8003558:	080075b8 	.word	0x080075b8
 800355c:	080075c9 	.word	0x080075c9

08003560 <_scanf_float>:
 8003560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003564:	b087      	sub	sp, #28
 8003566:	9303      	str	r3, [sp, #12]
 8003568:	688b      	ldr	r3, [r1, #8]
 800356a:	4691      	mov	r9, r2
 800356c:	1e5a      	subs	r2, r3, #1
 800356e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003572:	bf82      	ittt	hi
 8003574:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003578:	eb03 0b05 	addhi.w	fp, r3, r5
 800357c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003580:	460a      	mov	r2, r1
 8003582:	f04f 0500 	mov.w	r5, #0
 8003586:	bf88      	it	hi
 8003588:	608b      	strhi	r3, [r1, #8]
 800358a:	680b      	ldr	r3, [r1, #0]
 800358c:	4680      	mov	r8, r0
 800358e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003592:	f842 3b1c 	str.w	r3, [r2], #28
 8003596:	460c      	mov	r4, r1
 8003598:	bf98      	it	ls
 800359a:	f04f 0b00 	movls.w	fp, #0
 800359e:	4616      	mov	r6, r2
 80035a0:	46aa      	mov	sl, r5
 80035a2:	462f      	mov	r7, r5
 80035a4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80035a8:	9201      	str	r2, [sp, #4]
 80035aa:	9502      	str	r5, [sp, #8]
 80035ac:	68a2      	ldr	r2, [r4, #8]
 80035ae:	b15a      	cbz	r2, 80035c8 <_scanf_float+0x68>
 80035b0:	f8d9 3000 	ldr.w	r3, [r9]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b4e      	cmp	r3, #78	@ 0x4e
 80035b8:	d862      	bhi.n	8003680 <_scanf_float+0x120>
 80035ba:	2b40      	cmp	r3, #64	@ 0x40
 80035bc:	d83a      	bhi.n	8003634 <_scanf_float+0xd4>
 80035be:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80035c2:	b2c8      	uxtb	r0, r1
 80035c4:	280e      	cmp	r0, #14
 80035c6:	d938      	bls.n	800363a <_scanf_float+0xda>
 80035c8:	b11f      	cbz	r7, 80035d2 <_scanf_float+0x72>
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035d0:	6023      	str	r3, [r4, #0]
 80035d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80035d6:	f1ba 0f01 	cmp.w	sl, #1
 80035da:	f200 8114 	bhi.w	8003806 <_scanf_float+0x2a6>
 80035de:	9b01      	ldr	r3, [sp, #4]
 80035e0:	429e      	cmp	r6, r3
 80035e2:	f200 8105 	bhi.w	80037f0 <_scanf_float+0x290>
 80035e6:	2001      	movs	r0, #1
 80035e8:	b007      	add	sp, #28
 80035ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ee:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80035f2:	2a0d      	cmp	r2, #13
 80035f4:	d8e8      	bhi.n	80035c8 <_scanf_float+0x68>
 80035f6:	a101      	add	r1, pc, #4	@ (adr r1, 80035fc <_scanf_float+0x9c>)
 80035f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80035fc:	08003745 	.word	0x08003745
 8003600:	080035c9 	.word	0x080035c9
 8003604:	080035c9 	.word	0x080035c9
 8003608:	080035c9 	.word	0x080035c9
 800360c:	080037a1 	.word	0x080037a1
 8003610:	0800377b 	.word	0x0800377b
 8003614:	080035c9 	.word	0x080035c9
 8003618:	080035c9 	.word	0x080035c9
 800361c:	08003753 	.word	0x08003753
 8003620:	080035c9 	.word	0x080035c9
 8003624:	080035c9 	.word	0x080035c9
 8003628:	080035c9 	.word	0x080035c9
 800362c:	080035c9 	.word	0x080035c9
 8003630:	0800370f 	.word	0x0800370f
 8003634:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003638:	e7db      	b.n	80035f2 <_scanf_float+0x92>
 800363a:	290e      	cmp	r1, #14
 800363c:	d8c4      	bhi.n	80035c8 <_scanf_float+0x68>
 800363e:	a001      	add	r0, pc, #4	@ (adr r0, 8003644 <_scanf_float+0xe4>)
 8003640:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003644:	080036ff 	.word	0x080036ff
 8003648:	080035c9 	.word	0x080035c9
 800364c:	080036ff 	.word	0x080036ff
 8003650:	0800378f 	.word	0x0800378f
 8003654:	080035c9 	.word	0x080035c9
 8003658:	080036a1 	.word	0x080036a1
 800365c:	080036e5 	.word	0x080036e5
 8003660:	080036e5 	.word	0x080036e5
 8003664:	080036e5 	.word	0x080036e5
 8003668:	080036e5 	.word	0x080036e5
 800366c:	080036e5 	.word	0x080036e5
 8003670:	080036e5 	.word	0x080036e5
 8003674:	080036e5 	.word	0x080036e5
 8003678:	080036e5 	.word	0x080036e5
 800367c:	080036e5 	.word	0x080036e5
 8003680:	2b6e      	cmp	r3, #110	@ 0x6e
 8003682:	d809      	bhi.n	8003698 <_scanf_float+0x138>
 8003684:	2b60      	cmp	r3, #96	@ 0x60
 8003686:	d8b2      	bhi.n	80035ee <_scanf_float+0x8e>
 8003688:	2b54      	cmp	r3, #84	@ 0x54
 800368a:	d07b      	beq.n	8003784 <_scanf_float+0x224>
 800368c:	2b59      	cmp	r3, #89	@ 0x59
 800368e:	d19b      	bne.n	80035c8 <_scanf_float+0x68>
 8003690:	2d07      	cmp	r5, #7
 8003692:	d199      	bne.n	80035c8 <_scanf_float+0x68>
 8003694:	2508      	movs	r5, #8
 8003696:	e02f      	b.n	80036f8 <_scanf_float+0x198>
 8003698:	2b74      	cmp	r3, #116	@ 0x74
 800369a:	d073      	beq.n	8003784 <_scanf_float+0x224>
 800369c:	2b79      	cmp	r3, #121	@ 0x79
 800369e:	e7f6      	b.n	800368e <_scanf_float+0x12e>
 80036a0:	6821      	ldr	r1, [r4, #0]
 80036a2:	05c8      	lsls	r0, r1, #23
 80036a4:	d51e      	bpl.n	80036e4 <_scanf_float+0x184>
 80036a6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80036aa:	6021      	str	r1, [r4, #0]
 80036ac:	3701      	adds	r7, #1
 80036ae:	f1bb 0f00 	cmp.w	fp, #0
 80036b2:	d003      	beq.n	80036bc <_scanf_float+0x15c>
 80036b4:	3201      	adds	r2, #1
 80036b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80036ba:	60a2      	str	r2, [r4, #8]
 80036bc:	68a3      	ldr	r3, [r4, #8]
 80036be:	3b01      	subs	r3, #1
 80036c0:	60a3      	str	r3, [r4, #8]
 80036c2:	6923      	ldr	r3, [r4, #16]
 80036c4:	3301      	adds	r3, #1
 80036c6:	6123      	str	r3, [r4, #16]
 80036c8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80036cc:	3b01      	subs	r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f8c9 3004 	str.w	r3, [r9, #4]
 80036d4:	f340 8083 	ble.w	80037de <_scanf_float+0x27e>
 80036d8:	f8d9 3000 	ldr.w	r3, [r9]
 80036dc:	3301      	adds	r3, #1
 80036de:	f8c9 3000 	str.w	r3, [r9]
 80036e2:	e763      	b.n	80035ac <_scanf_float+0x4c>
 80036e4:	eb1a 0105 	adds.w	r1, sl, r5
 80036e8:	f47f af6e 	bne.w	80035c8 <_scanf_float+0x68>
 80036ec:	460d      	mov	r5, r1
 80036ee:	468a      	mov	sl, r1
 80036f0:	6822      	ldr	r2, [r4, #0]
 80036f2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80036f6:	6022      	str	r2, [r4, #0]
 80036f8:	f806 3b01 	strb.w	r3, [r6], #1
 80036fc:	e7de      	b.n	80036bc <_scanf_float+0x15c>
 80036fe:	6822      	ldr	r2, [r4, #0]
 8003700:	0610      	lsls	r0, r2, #24
 8003702:	f57f af61 	bpl.w	80035c8 <_scanf_float+0x68>
 8003706:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800370a:	6022      	str	r2, [r4, #0]
 800370c:	e7f4      	b.n	80036f8 <_scanf_float+0x198>
 800370e:	f1ba 0f00 	cmp.w	sl, #0
 8003712:	d10c      	bne.n	800372e <_scanf_float+0x1ce>
 8003714:	b977      	cbnz	r7, 8003734 <_scanf_float+0x1d4>
 8003716:	6822      	ldr	r2, [r4, #0]
 8003718:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800371c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003720:	d108      	bne.n	8003734 <_scanf_float+0x1d4>
 8003722:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003726:	f04f 0a01 	mov.w	sl, #1
 800372a:	6022      	str	r2, [r4, #0]
 800372c:	e7e4      	b.n	80036f8 <_scanf_float+0x198>
 800372e:	f1ba 0f02 	cmp.w	sl, #2
 8003732:	d051      	beq.n	80037d8 <_scanf_float+0x278>
 8003734:	2d01      	cmp	r5, #1
 8003736:	d002      	beq.n	800373e <_scanf_float+0x1de>
 8003738:	2d04      	cmp	r5, #4
 800373a:	f47f af45 	bne.w	80035c8 <_scanf_float+0x68>
 800373e:	3501      	adds	r5, #1
 8003740:	b2ed      	uxtb	r5, r5
 8003742:	e7d9      	b.n	80036f8 <_scanf_float+0x198>
 8003744:	f1ba 0f01 	cmp.w	sl, #1
 8003748:	f47f af3e 	bne.w	80035c8 <_scanf_float+0x68>
 800374c:	f04f 0a02 	mov.w	sl, #2
 8003750:	e7d2      	b.n	80036f8 <_scanf_float+0x198>
 8003752:	b975      	cbnz	r5, 8003772 <_scanf_float+0x212>
 8003754:	2f00      	cmp	r7, #0
 8003756:	f47f af38 	bne.w	80035ca <_scanf_float+0x6a>
 800375a:	6822      	ldr	r2, [r4, #0]
 800375c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003760:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003764:	f040 80ff 	bne.w	8003966 <_scanf_float+0x406>
 8003768:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800376c:	2501      	movs	r5, #1
 800376e:	6022      	str	r2, [r4, #0]
 8003770:	e7c2      	b.n	80036f8 <_scanf_float+0x198>
 8003772:	2d03      	cmp	r5, #3
 8003774:	d0e3      	beq.n	800373e <_scanf_float+0x1de>
 8003776:	2d05      	cmp	r5, #5
 8003778:	e7df      	b.n	800373a <_scanf_float+0x1da>
 800377a:	2d02      	cmp	r5, #2
 800377c:	f47f af24 	bne.w	80035c8 <_scanf_float+0x68>
 8003780:	2503      	movs	r5, #3
 8003782:	e7b9      	b.n	80036f8 <_scanf_float+0x198>
 8003784:	2d06      	cmp	r5, #6
 8003786:	f47f af1f 	bne.w	80035c8 <_scanf_float+0x68>
 800378a:	2507      	movs	r5, #7
 800378c:	e7b4      	b.n	80036f8 <_scanf_float+0x198>
 800378e:	6822      	ldr	r2, [r4, #0]
 8003790:	0591      	lsls	r1, r2, #22
 8003792:	f57f af19 	bpl.w	80035c8 <_scanf_float+0x68>
 8003796:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800379a:	6022      	str	r2, [r4, #0]
 800379c:	9702      	str	r7, [sp, #8]
 800379e:	e7ab      	b.n	80036f8 <_scanf_float+0x198>
 80037a0:	6822      	ldr	r2, [r4, #0]
 80037a2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80037a6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80037aa:	d005      	beq.n	80037b8 <_scanf_float+0x258>
 80037ac:	0550      	lsls	r0, r2, #21
 80037ae:	f57f af0b 	bpl.w	80035c8 <_scanf_float+0x68>
 80037b2:	2f00      	cmp	r7, #0
 80037b4:	f000 80d7 	beq.w	8003966 <_scanf_float+0x406>
 80037b8:	0591      	lsls	r1, r2, #22
 80037ba:	bf58      	it	pl
 80037bc:	9902      	ldrpl	r1, [sp, #8]
 80037be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80037c2:	bf58      	it	pl
 80037c4:	1a79      	subpl	r1, r7, r1
 80037c6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80037ca:	f04f 0700 	mov.w	r7, #0
 80037ce:	bf58      	it	pl
 80037d0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80037d4:	6022      	str	r2, [r4, #0]
 80037d6:	e78f      	b.n	80036f8 <_scanf_float+0x198>
 80037d8:	f04f 0a03 	mov.w	sl, #3
 80037dc:	e78c      	b.n	80036f8 <_scanf_float+0x198>
 80037de:	4649      	mov	r1, r9
 80037e0:	4640      	mov	r0, r8
 80037e2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80037e6:	4798      	blx	r3
 80037e8:	2800      	cmp	r0, #0
 80037ea:	f43f aedf 	beq.w	80035ac <_scanf_float+0x4c>
 80037ee:	e6eb      	b.n	80035c8 <_scanf_float+0x68>
 80037f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037f4:	464a      	mov	r2, r9
 80037f6:	4640      	mov	r0, r8
 80037f8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80037fc:	4798      	blx	r3
 80037fe:	6923      	ldr	r3, [r4, #16]
 8003800:	3b01      	subs	r3, #1
 8003802:	6123      	str	r3, [r4, #16]
 8003804:	e6eb      	b.n	80035de <_scanf_float+0x7e>
 8003806:	1e6b      	subs	r3, r5, #1
 8003808:	2b06      	cmp	r3, #6
 800380a:	d824      	bhi.n	8003856 <_scanf_float+0x2f6>
 800380c:	2d02      	cmp	r5, #2
 800380e:	d836      	bhi.n	800387e <_scanf_float+0x31e>
 8003810:	9b01      	ldr	r3, [sp, #4]
 8003812:	429e      	cmp	r6, r3
 8003814:	f67f aee7 	bls.w	80035e6 <_scanf_float+0x86>
 8003818:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800381c:	464a      	mov	r2, r9
 800381e:	4640      	mov	r0, r8
 8003820:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003824:	4798      	blx	r3
 8003826:	6923      	ldr	r3, [r4, #16]
 8003828:	3b01      	subs	r3, #1
 800382a:	6123      	str	r3, [r4, #16]
 800382c:	e7f0      	b.n	8003810 <_scanf_float+0x2b0>
 800382e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003832:	464a      	mov	r2, r9
 8003834:	4640      	mov	r0, r8
 8003836:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800383a:	4798      	blx	r3
 800383c:	6923      	ldr	r3, [r4, #16]
 800383e:	3b01      	subs	r3, #1
 8003840:	6123      	str	r3, [r4, #16]
 8003842:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003846:	fa5f fa8a 	uxtb.w	sl, sl
 800384a:	f1ba 0f02 	cmp.w	sl, #2
 800384e:	d1ee      	bne.n	800382e <_scanf_float+0x2ce>
 8003850:	3d03      	subs	r5, #3
 8003852:	b2ed      	uxtb	r5, r5
 8003854:	1b76      	subs	r6, r6, r5
 8003856:	6823      	ldr	r3, [r4, #0]
 8003858:	05da      	lsls	r2, r3, #23
 800385a:	d530      	bpl.n	80038be <_scanf_float+0x35e>
 800385c:	055b      	lsls	r3, r3, #21
 800385e:	d511      	bpl.n	8003884 <_scanf_float+0x324>
 8003860:	9b01      	ldr	r3, [sp, #4]
 8003862:	429e      	cmp	r6, r3
 8003864:	f67f aebf 	bls.w	80035e6 <_scanf_float+0x86>
 8003868:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800386c:	464a      	mov	r2, r9
 800386e:	4640      	mov	r0, r8
 8003870:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003874:	4798      	blx	r3
 8003876:	6923      	ldr	r3, [r4, #16]
 8003878:	3b01      	subs	r3, #1
 800387a:	6123      	str	r3, [r4, #16]
 800387c:	e7f0      	b.n	8003860 <_scanf_float+0x300>
 800387e:	46aa      	mov	sl, r5
 8003880:	46b3      	mov	fp, r6
 8003882:	e7de      	b.n	8003842 <_scanf_float+0x2e2>
 8003884:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003888:	6923      	ldr	r3, [r4, #16]
 800388a:	2965      	cmp	r1, #101	@ 0x65
 800388c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003890:	f106 35ff 	add.w	r5, r6, #4294967295
 8003894:	6123      	str	r3, [r4, #16]
 8003896:	d00c      	beq.n	80038b2 <_scanf_float+0x352>
 8003898:	2945      	cmp	r1, #69	@ 0x45
 800389a:	d00a      	beq.n	80038b2 <_scanf_float+0x352>
 800389c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80038a0:	464a      	mov	r2, r9
 80038a2:	4640      	mov	r0, r8
 80038a4:	4798      	blx	r3
 80038a6:	6923      	ldr	r3, [r4, #16]
 80038a8:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80038ac:	3b01      	subs	r3, #1
 80038ae:	1eb5      	subs	r5, r6, #2
 80038b0:	6123      	str	r3, [r4, #16]
 80038b2:	464a      	mov	r2, r9
 80038b4:	4640      	mov	r0, r8
 80038b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80038ba:	4798      	blx	r3
 80038bc:	462e      	mov	r6, r5
 80038be:	6822      	ldr	r2, [r4, #0]
 80038c0:	f012 0210 	ands.w	r2, r2, #16
 80038c4:	d001      	beq.n	80038ca <_scanf_float+0x36a>
 80038c6:	2000      	movs	r0, #0
 80038c8:	e68e      	b.n	80035e8 <_scanf_float+0x88>
 80038ca:	7032      	strb	r2, [r6, #0]
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038d6:	d125      	bne.n	8003924 <_scanf_float+0x3c4>
 80038d8:	9b02      	ldr	r3, [sp, #8]
 80038da:	429f      	cmp	r7, r3
 80038dc:	d00a      	beq.n	80038f4 <_scanf_float+0x394>
 80038de:	1bda      	subs	r2, r3, r7
 80038e0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80038e4:	429e      	cmp	r6, r3
 80038e6:	bf28      	it	cs
 80038e8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80038ec:	4630      	mov	r0, r6
 80038ee:	491f      	ldr	r1, [pc, #124]	@ (800396c <_scanf_float+0x40c>)
 80038f0:	f000 f972 	bl	8003bd8 <siprintf>
 80038f4:	2200      	movs	r2, #0
 80038f6:	4640      	mov	r0, r8
 80038f8:	9901      	ldr	r1, [sp, #4]
 80038fa:	f002 fced 	bl	80062d8 <_strtod_r>
 80038fe:	9b03      	ldr	r3, [sp, #12]
 8003900:	6825      	ldr	r5, [r4, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f015 0f02 	tst.w	r5, #2
 8003908:	4606      	mov	r6, r0
 800390a:	460f      	mov	r7, r1
 800390c:	f103 0204 	add.w	r2, r3, #4
 8003910:	d015      	beq.n	800393e <_scanf_float+0x3de>
 8003912:	9903      	ldr	r1, [sp, #12]
 8003914:	600a      	str	r2, [r1, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	e9c3 6700 	strd	r6, r7, [r3]
 800391c:	68e3      	ldr	r3, [r4, #12]
 800391e:	3301      	adds	r3, #1
 8003920:	60e3      	str	r3, [r4, #12]
 8003922:	e7d0      	b.n	80038c6 <_scanf_float+0x366>
 8003924:	9b04      	ldr	r3, [sp, #16]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0e4      	beq.n	80038f4 <_scanf_float+0x394>
 800392a:	9905      	ldr	r1, [sp, #20]
 800392c:	230a      	movs	r3, #10
 800392e:	4640      	mov	r0, r8
 8003930:	3101      	adds	r1, #1
 8003932:	f002 fd51 	bl	80063d8 <_strtol_r>
 8003936:	9b04      	ldr	r3, [sp, #16]
 8003938:	9e05      	ldr	r6, [sp, #20]
 800393a:	1ac2      	subs	r2, r0, r3
 800393c:	e7d0      	b.n	80038e0 <_scanf_float+0x380>
 800393e:	076d      	lsls	r5, r5, #29
 8003940:	d4e7      	bmi.n	8003912 <_scanf_float+0x3b2>
 8003942:	9d03      	ldr	r5, [sp, #12]
 8003944:	602a      	str	r2, [r5, #0]
 8003946:	681d      	ldr	r5, [r3, #0]
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	f7fd f85e 	bl	8000a0c <__aeabi_dcmpun>
 8003950:	b120      	cbz	r0, 800395c <_scanf_float+0x3fc>
 8003952:	4807      	ldr	r0, [pc, #28]	@ (8003970 <_scanf_float+0x410>)
 8003954:	f000 fac8 	bl	8003ee8 <nanf>
 8003958:	6028      	str	r0, [r5, #0]
 800395a:	e7df      	b.n	800391c <_scanf_float+0x3bc>
 800395c:	4630      	mov	r0, r6
 800395e:	4639      	mov	r1, r7
 8003960:	f7fd f8b2 	bl	8000ac8 <__aeabi_d2f>
 8003964:	e7f8      	b.n	8003958 <_scanf_float+0x3f8>
 8003966:	2700      	movs	r7, #0
 8003968:	e633      	b.n	80035d2 <_scanf_float+0x72>
 800396a:	bf00      	nop
 800396c:	080075da 	.word	0x080075da
 8003970:	0800771b 	.word	0x0800771b

08003974 <std>:
 8003974:	2300      	movs	r3, #0
 8003976:	b510      	push	{r4, lr}
 8003978:	4604      	mov	r4, r0
 800397a:	e9c0 3300 	strd	r3, r3, [r0]
 800397e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003982:	6083      	str	r3, [r0, #8]
 8003984:	8181      	strh	r1, [r0, #12]
 8003986:	6643      	str	r3, [r0, #100]	@ 0x64
 8003988:	81c2      	strh	r2, [r0, #14]
 800398a:	6183      	str	r3, [r0, #24]
 800398c:	4619      	mov	r1, r3
 800398e:	2208      	movs	r2, #8
 8003990:	305c      	adds	r0, #92	@ 0x5c
 8003992:	f000 fa1b 	bl	8003dcc <memset>
 8003996:	4b0d      	ldr	r3, [pc, #52]	@ (80039cc <std+0x58>)
 8003998:	6224      	str	r4, [r4, #32]
 800399a:	6263      	str	r3, [r4, #36]	@ 0x24
 800399c:	4b0c      	ldr	r3, [pc, #48]	@ (80039d0 <std+0x5c>)
 800399e:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039a0:	4b0c      	ldr	r3, [pc, #48]	@ (80039d4 <std+0x60>)
 80039a2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039a4:	4b0c      	ldr	r3, [pc, #48]	@ (80039d8 <std+0x64>)
 80039a6:	6323      	str	r3, [r4, #48]	@ 0x30
 80039a8:	4b0c      	ldr	r3, [pc, #48]	@ (80039dc <std+0x68>)
 80039aa:	429c      	cmp	r4, r3
 80039ac:	d006      	beq.n	80039bc <std+0x48>
 80039ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80039b2:	4294      	cmp	r4, r2
 80039b4:	d002      	beq.n	80039bc <std+0x48>
 80039b6:	33d0      	adds	r3, #208	@ 0xd0
 80039b8:	429c      	cmp	r4, r3
 80039ba:	d105      	bne.n	80039c8 <std+0x54>
 80039bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80039c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039c4:	f000 ba7e 	b.w	8003ec4 <__retarget_lock_init_recursive>
 80039c8:	bd10      	pop	{r4, pc}
 80039ca:	bf00      	nop
 80039cc:	08003c1d 	.word	0x08003c1d
 80039d0:	08003c3f 	.word	0x08003c3f
 80039d4:	08003c77 	.word	0x08003c77
 80039d8:	08003c9b 	.word	0x08003c9b
 80039dc:	20000294 	.word	0x20000294

080039e0 <stdio_exit_handler>:
 80039e0:	4a02      	ldr	r2, [pc, #8]	@ (80039ec <stdio_exit_handler+0xc>)
 80039e2:	4903      	ldr	r1, [pc, #12]	@ (80039f0 <stdio_exit_handler+0x10>)
 80039e4:	4803      	ldr	r0, [pc, #12]	@ (80039f4 <stdio_exit_handler+0x14>)
 80039e6:	f000 b869 	b.w	8003abc <_fwalk_sglue>
 80039ea:	bf00      	nop
 80039ec:	2000000c 	.word	0x2000000c
 80039f0:	08006a0d 	.word	0x08006a0d
 80039f4:	2000001c 	.word	0x2000001c

080039f8 <cleanup_stdio>:
 80039f8:	6841      	ldr	r1, [r0, #4]
 80039fa:	4b0c      	ldr	r3, [pc, #48]	@ (8003a2c <cleanup_stdio+0x34>)
 80039fc:	b510      	push	{r4, lr}
 80039fe:	4299      	cmp	r1, r3
 8003a00:	4604      	mov	r4, r0
 8003a02:	d001      	beq.n	8003a08 <cleanup_stdio+0x10>
 8003a04:	f003 f802 	bl	8006a0c <_fflush_r>
 8003a08:	68a1      	ldr	r1, [r4, #8]
 8003a0a:	4b09      	ldr	r3, [pc, #36]	@ (8003a30 <cleanup_stdio+0x38>)
 8003a0c:	4299      	cmp	r1, r3
 8003a0e:	d002      	beq.n	8003a16 <cleanup_stdio+0x1e>
 8003a10:	4620      	mov	r0, r4
 8003a12:	f002 fffb 	bl	8006a0c <_fflush_r>
 8003a16:	68e1      	ldr	r1, [r4, #12]
 8003a18:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <cleanup_stdio+0x3c>)
 8003a1a:	4299      	cmp	r1, r3
 8003a1c:	d004      	beq.n	8003a28 <cleanup_stdio+0x30>
 8003a1e:	4620      	mov	r0, r4
 8003a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a24:	f002 bff2 	b.w	8006a0c <_fflush_r>
 8003a28:	bd10      	pop	{r4, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000294 	.word	0x20000294
 8003a30:	200002fc 	.word	0x200002fc
 8003a34:	20000364 	.word	0x20000364

08003a38 <global_stdio_init.part.0>:
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <global_stdio_init.part.0+0x30>)
 8003a3c:	4c0b      	ldr	r4, [pc, #44]	@ (8003a6c <global_stdio_init.part.0+0x34>)
 8003a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003a70 <global_stdio_init.part.0+0x38>)
 8003a40:	4620      	mov	r0, r4
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	2104      	movs	r1, #4
 8003a46:	2200      	movs	r2, #0
 8003a48:	f7ff ff94 	bl	8003974 <std>
 8003a4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a50:	2201      	movs	r2, #1
 8003a52:	2109      	movs	r1, #9
 8003a54:	f7ff ff8e 	bl	8003974 <std>
 8003a58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a62:	2112      	movs	r1, #18
 8003a64:	f7ff bf86 	b.w	8003974 <std>
 8003a68:	200003cc 	.word	0x200003cc
 8003a6c:	20000294 	.word	0x20000294
 8003a70:	080039e1 	.word	0x080039e1

08003a74 <__sfp_lock_acquire>:
 8003a74:	4801      	ldr	r0, [pc, #4]	@ (8003a7c <__sfp_lock_acquire+0x8>)
 8003a76:	f000 ba26 	b.w	8003ec6 <__retarget_lock_acquire_recursive>
 8003a7a:	bf00      	nop
 8003a7c:	200003d5 	.word	0x200003d5

08003a80 <__sfp_lock_release>:
 8003a80:	4801      	ldr	r0, [pc, #4]	@ (8003a88 <__sfp_lock_release+0x8>)
 8003a82:	f000 ba21 	b.w	8003ec8 <__retarget_lock_release_recursive>
 8003a86:	bf00      	nop
 8003a88:	200003d5 	.word	0x200003d5

08003a8c <__sinit>:
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	4604      	mov	r4, r0
 8003a90:	f7ff fff0 	bl	8003a74 <__sfp_lock_acquire>
 8003a94:	6a23      	ldr	r3, [r4, #32]
 8003a96:	b11b      	cbz	r3, 8003aa0 <__sinit+0x14>
 8003a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a9c:	f7ff bff0 	b.w	8003a80 <__sfp_lock_release>
 8003aa0:	4b04      	ldr	r3, [pc, #16]	@ (8003ab4 <__sinit+0x28>)
 8003aa2:	6223      	str	r3, [r4, #32]
 8003aa4:	4b04      	ldr	r3, [pc, #16]	@ (8003ab8 <__sinit+0x2c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d1f5      	bne.n	8003a98 <__sinit+0xc>
 8003aac:	f7ff ffc4 	bl	8003a38 <global_stdio_init.part.0>
 8003ab0:	e7f2      	b.n	8003a98 <__sinit+0xc>
 8003ab2:	bf00      	nop
 8003ab4:	080039f9 	.word	0x080039f9
 8003ab8:	200003cc 	.word	0x200003cc

08003abc <_fwalk_sglue>:
 8003abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ac0:	4607      	mov	r7, r0
 8003ac2:	4688      	mov	r8, r1
 8003ac4:	4614      	mov	r4, r2
 8003ac6:	2600      	movs	r6, #0
 8003ac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003acc:	f1b9 0901 	subs.w	r9, r9, #1
 8003ad0:	d505      	bpl.n	8003ade <_fwalk_sglue+0x22>
 8003ad2:	6824      	ldr	r4, [r4, #0]
 8003ad4:	2c00      	cmp	r4, #0
 8003ad6:	d1f7      	bne.n	8003ac8 <_fwalk_sglue+0xc>
 8003ad8:	4630      	mov	r0, r6
 8003ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ade:	89ab      	ldrh	r3, [r5, #12]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d907      	bls.n	8003af4 <_fwalk_sglue+0x38>
 8003ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	d003      	beq.n	8003af4 <_fwalk_sglue+0x38>
 8003aec:	4629      	mov	r1, r5
 8003aee:	4638      	mov	r0, r7
 8003af0:	47c0      	blx	r8
 8003af2:	4306      	orrs	r6, r0
 8003af4:	3568      	adds	r5, #104	@ 0x68
 8003af6:	e7e9      	b.n	8003acc <_fwalk_sglue+0x10>

08003af8 <iprintf>:
 8003af8:	b40f      	push	{r0, r1, r2, r3}
 8003afa:	b507      	push	{r0, r1, r2, lr}
 8003afc:	4906      	ldr	r1, [pc, #24]	@ (8003b18 <iprintf+0x20>)
 8003afe:	ab04      	add	r3, sp, #16
 8003b00:	6808      	ldr	r0, [r1, #0]
 8003b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b06:	6881      	ldr	r1, [r0, #8]
 8003b08:	9301      	str	r3, [sp, #4]
 8003b0a:	f002 fde7 	bl	80066dc <_vfiprintf_r>
 8003b0e:	b003      	add	sp, #12
 8003b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b14:	b004      	add	sp, #16
 8003b16:	4770      	bx	lr
 8003b18:	20000018 	.word	0x20000018

08003b1c <_puts_r>:
 8003b1c:	6a03      	ldr	r3, [r0, #32]
 8003b1e:	b570      	push	{r4, r5, r6, lr}
 8003b20:	4605      	mov	r5, r0
 8003b22:	460e      	mov	r6, r1
 8003b24:	6884      	ldr	r4, [r0, #8]
 8003b26:	b90b      	cbnz	r3, 8003b2c <_puts_r+0x10>
 8003b28:	f7ff ffb0 	bl	8003a8c <__sinit>
 8003b2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b2e:	07db      	lsls	r3, r3, #31
 8003b30:	d405      	bmi.n	8003b3e <_puts_r+0x22>
 8003b32:	89a3      	ldrh	r3, [r4, #12]
 8003b34:	0598      	lsls	r0, r3, #22
 8003b36:	d402      	bmi.n	8003b3e <_puts_r+0x22>
 8003b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b3a:	f000 f9c4 	bl	8003ec6 <__retarget_lock_acquire_recursive>
 8003b3e:	89a3      	ldrh	r3, [r4, #12]
 8003b40:	0719      	lsls	r1, r3, #28
 8003b42:	d502      	bpl.n	8003b4a <_puts_r+0x2e>
 8003b44:	6923      	ldr	r3, [r4, #16]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d135      	bne.n	8003bb6 <_puts_r+0x9a>
 8003b4a:	4621      	mov	r1, r4
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	f000 f8e7 	bl	8003d20 <__swsetup_r>
 8003b52:	b380      	cbz	r0, 8003bb6 <_puts_r+0x9a>
 8003b54:	f04f 35ff 	mov.w	r5, #4294967295
 8003b58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b5a:	07da      	lsls	r2, r3, #31
 8003b5c:	d405      	bmi.n	8003b6a <_puts_r+0x4e>
 8003b5e:	89a3      	ldrh	r3, [r4, #12]
 8003b60:	059b      	lsls	r3, r3, #22
 8003b62:	d402      	bmi.n	8003b6a <_puts_r+0x4e>
 8003b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b66:	f000 f9af 	bl	8003ec8 <__retarget_lock_release_recursive>
 8003b6a:	4628      	mov	r0, r5
 8003b6c:	bd70      	pop	{r4, r5, r6, pc}
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	da04      	bge.n	8003b7c <_puts_r+0x60>
 8003b72:	69a2      	ldr	r2, [r4, #24]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	dc17      	bgt.n	8003ba8 <_puts_r+0x8c>
 8003b78:	290a      	cmp	r1, #10
 8003b7a:	d015      	beq.n	8003ba8 <_puts_r+0x8c>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	6022      	str	r2, [r4, #0]
 8003b82:	7019      	strb	r1, [r3, #0]
 8003b84:	68a3      	ldr	r3, [r4, #8]
 8003b86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	60a3      	str	r3, [r4, #8]
 8003b8e:	2900      	cmp	r1, #0
 8003b90:	d1ed      	bne.n	8003b6e <_puts_r+0x52>
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	da11      	bge.n	8003bba <_puts_r+0x9e>
 8003b96:	4622      	mov	r2, r4
 8003b98:	210a      	movs	r1, #10
 8003b9a:	4628      	mov	r0, r5
 8003b9c:	f000 f881 	bl	8003ca2 <__swbuf_r>
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d0d7      	beq.n	8003b54 <_puts_r+0x38>
 8003ba4:	250a      	movs	r5, #10
 8003ba6:	e7d7      	b.n	8003b58 <_puts_r+0x3c>
 8003ba8:	4622      	mov	r2, r4
 8003baa:	4628      	mov	r0, r5
 8003bac:	f000 f879 	bl	8003ca2 <__swbuf_r>
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	d1e7      	bne.n	8003b84 <_puts_r+0x68>
 8003bb4:	e7ce      	b.n	8003b54 <_puts_r+0x38>
 8003bb6:	3e01      	subs	r6, #1
 8003bb8:	e7e4      	b.n	8003b84 <_puts_r+0x68>
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	6022      	str	r2, [r4, #0]
 8003bc0:	220a      	movs	r2, #10
 8003bc2:	701a      	strb	r2, [r3, #0]
 8003bc4:	e7ee      	b.n	8003ba4 <_puts_r+0x88>
	...

08003bc8 <puts>:
 8003bc8:	4b02      	ldr	r3, [pc, #8]	@ (8003bd4 <puts+0xc>)
 8003bca:	4601      	mov	r1, r0
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	f7ff bfa5 	b.w	8003b1c <_puts_r>
 8003bd2:	bf00      	nop
 8003bd4:	20000018 	.word	0x20000018

08003bd8 <siprintf>:
 8003bd8:	b40e      	push	{r1, r2, r3}
 8003bda:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003bde:	b510      	push	{r4, lr}
 8003be0:	2400      	movs	r4, #0
 8003be2:	b09d      	sub	sp, #116	@ 0x74
 8003be4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003be6:	9002      	str	r0, [sp, #8]
 8003be8:	9006      	str	r0, [sp, #24]
 8003bea:	9107      	str	r1, [sp, #28]
 8003bec:	9104      	str	r1, [sp, #16]
 8003bee:	4809      	ldr	r0, [pc, #36]	@ (8003c14 <siprintf+0x3c>)
 8003bf0:	4909      	ldr	r1, [pc, #36]	@ (8003c18 <siprintf+0x40>)
 8003bf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bf6:	9105      	str	r1, [sp, #20]
 8003bf8:	6800      	ldr	r0, [r0, #0]
 8003bfa:	a902      	add	r1, sp, #8
 8003bfc:	9301      	str	r3, [sp, #4]
 8003bfe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c00:	f002 fc48 	bl	8006494 <_svfiprintf_r>
 8003c04:	9b02      	ldr	r3, [sp, #8]
 8003c06:	701c      	strb	r4, [r3, #0]
 8003c08:	b01d      	add	sp, #116	@ 0x74
 8003c0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c0e:	b003      	add	sp, #12
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000018 	.word	0x20000018
 8003c18:	ffff0208 	.word	0xffff0208

08003c1c <__sread>:
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	460c      	mov	r4, r1
 8003c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c24:	f000 f900 	bl	8003e28 <_read_r>
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	bfab      	itete	ge
 8003c2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c2e:	89a3      	ldrhlt	r3, [r4, #12]
 8003c30:	181b      	addge	r3, r3, r0
 8003c32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c36:	bfac      	ite	ge
 8003c38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c3a:	81a3      	strhlt	r3, [r4, #12]
 8003c3c:	bd10      	pop	{r4, pc}

08003c3e <__swrite>:
 8003c3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c42:	461f      	mov	r7, r3
 8003c44:	898b      	ldrh	r3, [r1, #12]
 8003c46:	4605      	mov	r5, r0
 8003c48:	05db      	lsls	r3, r3, #23
 8003c4a:	460c      	mov	r4, r1
 8003c4c:	4616      	mov	r6, r2
 8003c4e:	d505      	bpl.n	8003c5c <__swrite+0x1e>
 8003c50:	2302      	movs	r3, #2
 8003c52:	2200      	movs	r2, #0
 8003c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c58:	f000 f8d4 	bl	8003e04 <_lseek_r>
 8003c5c:	89a3      	ldrh	r3, [r4, #12]
 8003c5e:	4632      	mov	r2, r6
 8003c60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c64:	81a3      	strh	r3, [r4, #12]
 8003c66:	4628      	mov	r0, r5
 8003c68:	463b      	mov	r3, r7
 8003c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c72:	f000 b8eb 	b.w	8003e4c <_write_r>

08003c76 <__sseek>:
 8003c76:	b510      	push	{r4, lr}
 8003c78:	460c      	mov	r4, r1
 8003c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c7e:	f000 f8c1 	bl	8003e04 <_lseek_r>
 8003c82:	1c43      	adds	r3, r0, #1
 8003c84:	89a3      	ldrh	r3, [r4, #12]
 8003c86:	bf15      	itete	ne
 8003c88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003c92:	81a3      	strheq	r3, [r4, #12]
 8003c94:	bf18      	it	ne
 8003c96:	81a3      	strhne	r3, [r4, #12]
 8003c98:	bd10      	pop	{r4, pc}

08003c9a <__sclose>:
 8003c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c9e:	f000 b8a1 	b.w	8003de4 <_close_r>

08003ca2 <__swbuf_r>:
 8003ca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca4:	460e      	mov	r6, r1
 8003ca6:	4614      	mov	r4, r2
 8003ca8:	4605      	mov	r5, r0
 8003caa:	b118      	cbz	r0, 8003cb4 <__swbuf_r+0x12>
 8003cac:	6a03      	ldr	r3, [r0, #32]
 8003cae:	b90b      	cbnz	r3, 8003cb4 <__swbuf_r+0x12>
 8003cb0:	f7ff feec 	bl	8003a8c <__sinit>
 8003cb4:	69a3      	ldr	r3, [r4, #24]
 8003cb6:	60a3      	str	r3, [r4, #8]
 8003cb8:	89a3      	ldrh	r3, [r4, #12]
 8003cba:	071a      	lsls	r2, r3, #28
 8003cbc:	d501      	bpl.n	8003cc2 <__swbuf_r+0x20>
 8003cbe:	6923      	ldr	r3, [r4, #16]
 8003cc0:	b943      	cbnz	r3, 8003cd4 <__swbuf_r+0x32>
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	4628      	mov	r0, r5
 8003cc6:	f000 f82b 	bl	8003d20 <__swsetup_r>
 8003cca:	b118      	cbz	r0, 8003cd4 <__swbuf_r+0x32>
 8003ccc:	f04f 37ff 	mov.w	r7, #4294967295
 8003cd0:	4638      	mov	r0, r7
 8003cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cd4:	6823      	ldr	r3, [r4, #0]
 8003cd6:	6922      	ldr	r2, [r4, #16]
 8003cd8:	b2f6      	uxtb	r6, r6
 8003cda:	1a98      	subs	r0, r3, r2
 8003cdc:	6963      	ldr	r3, [r4, #20]
 8003cde:	4637      	mov	r7, r6
 8003ce0:	4283      	cmp	r3, r0
 8003ce2:	dc05      	bgt.n	8003cf0 <__swbuf_r+0x4e>
 8003ce4:	4621      	mov	r1, r4
 8003ce6:	4628      	mov	r0, r5
 8003ce8:	f002 fe90 	bl	8006a0c <_fflush_r>
 8003cec:	2800      	cmp	r0, #0
 8003cee:	d1ed      	bne.n	8003ccc <__swbuf_r+0x2a>
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	60a3      	str	r3, [r4, #8]
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	6022      	str	r2, [r4, #0]
 8003cfc:	701e      	strb	r6, [r3, #0]
 8003cfe:	6962      	ldr	r2, [r4, #20]
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d004      	beq.n	8003d10 <__swbuf_r+0x6e>
 8003d06:	89a3      	ldrh	r3, [r4, #12]
 8003d08:	07db      	lsls	r3, r3, #31
 8003d0a:	d5e1      	bpl.n	8003cd0 <__swbuf_r+0x2e>
 8003d0c:	2e0a      	cmp	r6, #10
 8003d0e:	d1df      	bne.n	8003cd0 <__swbuf_r+0x2e>
 8003d10:	4621      	mov	r1, r4
 8003d12:	4628      	mov	r0, r5
 8003d14:	f002 fe7a 	bl	8006a0c <_fflush_r>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	d0d9      	beq.n	8003cd0 <__swbuf_r+0x2e>
 8003d1c:	e7d6      	b.n	8003ccc <__swbuf_r+0x2a>
	...

08003d20 <__swsetup_r>:
 8003d20:	b538      	push	{r3, r4, r5, lr}
 8003d22:	4b29      	ldr	r3, [pc, #164]	@ (8003dc8 <__swsetup_r+0xa8>)
 8003d24:	4605      	mov	r5, r0
 8003d26:	6818      	ldr	r0, [r3, #0]
 8003d28:	460c      	mov	r4, r1
 8003d2a:	b118      	cbz	r0, 8003d34 <__swsetup_r+0x14>
 8003d2c:	6a03      	ldr	r3, [r0, #32]
 8003d2e:	b90b      	cbnz	r3, 8003d34 <__swsetup_r+0x14>
 8003d30:	f7ff feac 	bl	8003a8c <__sinit>
 8003d34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d38:	0719      	lsls	r1, r3, #28
 8003d3a:	d422      	bmi.n	8003d82 <__swsetup_r+0x62>
 8003d3c:	06da      	lsls	r2, r3, #27
 8003d3e:	d407      	bmi.n	8003d50 <__swsetup_r+0x30>
 8003d40:	2209      	movs	r2, #9
 8003d42:	602a      	str	r2, [r5, #0]
 8003d44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4c:	81a3      	strh	r3, [r4, #12]
 8003d4e:	e033      	b.n	8003db8 <__swsetup_r+0x98>
 8003d50:	0758      	lsls	r0, r3, #29
 8003d52:	d512      	bpl.n	8003d7a <__swsetup_r+0x5a>
 8003d54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d56:	b141      	cbz	r1, 8003d6a <__swsetup_r+0x4a>
 8003d58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d5c:	4299      	cmp	r1, r3
 8003d5e:	d002      	beq.n	8003d66 <__swsetup_r+0x46>
 8003d60:	4628      	mov	r0, r5
 8003d62:	f000 ff21 	bl	8004ba8 <_free_r>
 8003d66:	2300      	movs	r3, #0
 8003d68:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d6a:	89a3      	ldrh	r3, [r4, #12]
 8003d6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d70:	81a3      	strh	r3, [r4, #12]
 8003d72:	2300      	movs	r3, #0
 8003d74:	6063      	str	r3, [r4, #4]
 8003d76:	6923      	ldr	r3, [r4, #16]
 8003d78:	6023      	str	r3, [r4, #0]
 8003d7a:	89a3      	ldrh	r3, [r4, #12]
 8003d7c:	f043 0308 	orr.w	r3, r3, #8
 8003d80:	81a3      	strh	r3, [r4, #12]
 8003d82:	6923      	ldr	r3, [r4, #16]
 8003d84:	b94b      	cbnz	r3, 8003d9a <__swsetup_r+0x7a>
 8003d86:	89a3      	ldrh	r3, [r4, #12]
 8003d88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d90:	d003      	beq.n	8003d9a <__swsetup_r+0x7a>
 8003d92:	4621      	mov	r1, r4
 8003d94:	4628      	mov	r0, r5
 8003d96:	f002 fe86 	bl	8006aa6 <__smakebuf_r>
 8003d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d9e:	f013 0201 	ands.w	r2, r3, #1
 8003da2:	d00a      	beq.n	8003dba <__swsetup_r+0x9a>
 8003da4:	2200      	movs	r2, #0
 8003da6:	60a2      	str	r2, [r4, #8]
 8003da8:	6962      	ldr	r2, [r4, #20]
 8003daa:	4252      	negs	r2, r2
 8003dac:	61a2      	str	r2, [r4, #24]
 8003dae:	6922      	ldr	r2, [r4, #16]
 8003db0:	b942      	cbnz	r2, 8003dc4 <__swsetup_r+0xa4>
 8003db2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003db6:	d1c5      	bne.n	8003d44 <__swsetup_r+0x24>
 8003db8:	bd38      	pop	{r3, r4, r5, pc}
 8003dba:	0799      	lsls	r1, r3, #30
 8003dbc:	bf58      	it	pl
 8003dbe:	6962      	ldrpl	r2, [r4, #20]
 8003dc0:	60a2      	str	r2, [r4, #8]
 8003dc2:	e7f4      	b.n	8003dae <__swsetup_r+0x8e>
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	e7f7      	b.n	8003db8 <__swsetup_r+0x98>
 8003dc8:	20000018 	.word	0x20000018

08003dcc <memset>:
 8003dcc:	4603      	mov	r3, r0
 8003dce:	4402      	add	r2, r0
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d100      	bne.n	8003dd6 <memset+0xa>
 8003dd4:	4770      	bx	lr
 8003dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8003dda:	e7f9      	b.n	8003dd0 <memset+0x4>

08003ddc <_localeconv_r>:
 8003ddc:	4800      	ldr	r0, [pc, #0]	@ (8003de0 <_localeconv_r+0x4>)
 8003dde:	4770      	bx	lr
 8003de0:	20000158 	.word	0x20000158

08003de4 <_close_r>:
 8003de4:	b538      	push	{r3, r4, r5, lr}
 8003de6:	2300      	movs	r3, #0
 8003de8:	4d05      	ldr	r5, [pc, #20]	@ (8003e00 <_close_r+0x1c>)
 8003dea:	4604      	mov	r4, r0
 8003dec:	4608      	mov	r0, r1
 8003dee:	602b      	str	r3, [r5, #0]
 8003df0:	f7fd fa71 	bl	80012d6 <_close>
 8003df4:	1c43      	adds	r3, r0, #1
 8003df6:	d102      	bne.n	8003dfe <_close_r+0x1a>
 8003df8:	682b      	ldr	r3, [r5, #0]
 8003dfa:	b103      	cbz	r3, 8003dfe <_close_r+0x1a>
 8003dfc:	6023      	str	r3, [r4, #0]
 8003dfe:	bd38      	pop	{r3, r4, r5, pc}
 8003e00:	200003d0 	.word	0x200003d0

08003e04 <_lseek_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	4604      	mov	r4, r0
 8003e08:	4608      	mov	r0, r1
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4d05      	ldr	r5, [pc, #20]	@ (8003e24 <_lseek_r+0x20>)
 8003e10:	602a      	str	r2, [r5, #0]
 8003e12:	461a      	mov	r2, r3
 8003e14:	f7fd fa83 	bl	800131e <_lseek>
 8003e18:	1c43      	adds	r3, r0, #1
 8003e1a:	d102      	bne.n	8003e22 <_lseek_r+0x1e>
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	b103      	cbz	r3, 8003e22 <_lseek_r+0x1e>
 8003e20:	6023      	str	r3, [r4, #0]
 8003e22:	bd38      	pop	{r3, r4, r5, pc}
 8003e24:	200003d0 	.word	0x200003d0

08003e28 <_read_r>:
 8003e28:	b538      	push	{r3, r4, r5, lr}
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4608      	mov	r0, r1
 8003e2e:	4611      	mov	r1, r2
 8003e30:	2200      	movs	r2, #0
 8003e32:	4d05      	ldr	r5, [pc, #20]	@ (8003e48 <_read_r+0x20>)
 8003e34:	602a      	str	r2, [r5, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	f7fd fa14 	bl	8001264 <_read>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d102      	bne.n	8003e46 <_read_r+0x1e>
 8003e40:	682b      	ldr	r3, [r5, #0]
 8003e42:	b103      	cbz	r3, 8003e46 <_read_r+0x1e>
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	200003d0 	.word	0x200003d0

08003e4c <_write_r>:
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	4604      	mov	r4, r0
 8003e50:	4608      	mov	r0, r1
 8003e52:	4611      	mov	r1, r2
 8003e54:	2200      	movs	r2, #0
 8003e56:	4d05      	ldr	r5, [pc, #20]	@ (8003e6c <_write_r+0x20>)
 8003e58:	602a      	str	r2, [r5, #0]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f7fd fa1f 	bl	800129e <_write>
 8003e60:	1c43      	adds	r3, r0, #1
 8003e62:	d102      	bne.n	8003e6a <_write_r+0x1e>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	b103      	cbz	r3, 8003e6a <_write_r+0x1e>
 8003e68:	6023      	str	r3, [r4, #0]
 8003e6a:	bd38      	pop	{r3, r4, r5, pc}
 8003e6c:	200003d0 	.word	0x200003d0

08003e70 <__errno>:
 8003e70:	4b01      	ldr	r3, [pc, #4]	@ (8003e78 <__errno+0x8>)
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20000018 	.word	0x20000018

08003e7c <__libc_init_array>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	2600      	movs	r6, #0
 8003e80:	4d0c      	ldr	r5, [pc, #48]	@ (8003eb4 <__libc_init_array+0x38>)
 8003e82:	4c0d      	ldr	r4, [pc, #52]	@ (8003eb8 <__libc_init_array+0x3c>)
 8003e84:	1b64      	subs	r4, r4, r5
 8003e86:	10a4      	asrs	r4, r4, #2
 8003e88:	42a6      	cmp	r6, r4
 8003e8a:	d109      	bne.n	8003ea0 <__libc_init_array+0x24>
 8003e8c:	f003 fad8 	bl	8007440 <_init>
 8003e90:	2600      	movs	r6, #0
 8003e92:	4d0a      	ldr	r5, [pc, #40]	@ (8003ebc <__libc_init_array+0x40>)
 8003e94:	4c0a      	ldr	r4, [pc, #40]	@ (8003ec0 <__libc_init_array+0x44>)
 8003e96:	1b64      	subs	r4, r4, r5
 8003e98:	10a4      	asrs	r4, r4, #2
 8003e9a:	42a6      	cmp	r6, r4
 8003e9c:	d105      	bne.n	8003eaa <__libc_init_array+0x2e>
 8003e9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ea4:	4798      	blx	r3
 8003ea6:	3601      	adds	r6, #1
 8003ea8:	e7ee      	b.n	8003e88 <__libc_init_array+0xc>
 8003eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eae:	4798      	blx	r3
 8003eb0:	3601      	adds	r6, #1
 8003eb2:	e7f2      	b.n	8003e9a <__libc_init_array+0x1e>
 8003eb4:	080079d4 	.word	0x080079d4
 8003eb8:	080079d4 	.word	0x080079d4
 8003ebc:	080079d4 	.word	0x080079d4
 8003ec0:	080079d8 	.word	0x080079d8

08003ec4 <__retarget_lock_init_recursive>:
 8003ec4:	4770      	bx	lr

08003ec6 <__retarget_lock_acquire_recursive>:
 8003ec6:	4770      	bx	lr

08003ec8 <__retarget_lock_release_recursive>:
 8003ec8:	4770      	bx	lr

08003eca <memchr>:
 8003eca:	4603      	mov	r3, r0
 8003ecc:	b510      	push	{r4, lr}
 8003ece:	b2c9      	uxtb	r1, r1
 8003ed0:	4402      	add	r2, r0
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	d101      	bne.n	8003edc <memchr+0x12>
 8003ed8:	2000      	movs	r0, #0
 8003eda:	e003      	b.n	8003ee4 <memchr+0x1a>
 8003edc:	7804      	ldrb	r4, [r0, #0]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	428c      	cmp	r4, r1
 8003ee2:	d1f6      	bne.n	8003ed2 <memchr+0x8>
 8003ee4:	bd10      	pop	{r4, pc}
	...

08003ee8 <nanf>:
 8003ee8:	4800      	ldr	r0, [pc, #0]	@ (8003eec <nanf+0x4>)
 8003eea:	4770      	bx	lr
 8003eec:	7fc00000 	.word	0x7fc00000

08003ef0 <quorem>:
 8003ef0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef4:	6903      	ldr	r3, [r0, #16]
 8003ef6:	690c      	ldr	r4, [r1, #16]
 8003ef8:	4607      	mov	r7, r0
 8003efa:	42a3      	cmp	r3, r4
 8003efc:	db7e      	blt.n	8003ffc <quorem+0x10c>
 8003efe:	3c01      	subs	r4, #1
 8003f00:	00a3      	lsls	r3, r4, #2
 8003f02:	f100 0514 	add.w	r5, r0, #20
 8003f06:	f101 0814 	add.w	r8, r1, #20
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f26:	d32e      	bcc.n	8003f86 <quorem+0x96>
 8003f28:	f04f 0a00 	mov.w	sl, #0
 8003f2c:	46c4      	mov	ip, r8
 8003f2e:	46ae      	mov	lr, r5
 8003f30:	46d3      	mov	fp, sl
 8003f32:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003f36:	b298      	uxth	r0, r3
 8003f38:	fb06 a000 	mla	r0, r6, r0, sl
 8003f3c:	0c1b      	lsrs	r3, r3, #16
 8003f3e:	0c02      	lsrs	r2, r0, #16
 8003f40:	fb06 2303 	mla	r3, r6, r3, r2
 8003f44:	f8de 2000 	ldr.w	r2, [lr]
 8003f48:	b280      	uxth	r0, r0
 8003f4a:	b292      	uxth	r2, r2
 8003f4c:	1a12      	subs	r2, r2, r0
 8003f4e:	445a      	add	r2, fp
 8003f50:	f8de 0000 	ldr.w	r0, [lr]
 8003f54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003f5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003f62:	b292      	uxth	r2, r2
 8003f64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003f68:	45e1      	cmp	r9, ip
 8003f6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003f6e:	f84e 2b04 	str.w	r2, [lr], #4
 8003f72:	d2de      	bcs.n	8003f32 <quorem+0x42>
 8003f74:	9b00      	ldr	r3, [sp, #0]
 8003f76:	58eb      	ldr	r3, [r5, r3]
 8003f78:	b92b      	cbnz	r3, 8003f86 <quorem+0x96>
 8003f7a:	9b01      	ldr	r3, [sp, #4]
 8003f7c:	3b04      	subs	r3, #4
 8003f7e:	429d      	cmp	r5, r3
 8003f80:	461a      	mov	r2, r3
 8003f82:	d32f      	bcc.n	8003fe4 <quorem+0xf4>
 8003f84:	613c      	str	r4, [r7, #16]
 8003f86:	4638      	mov	r0, r7
 8003f88:	f001 f9c8 	bl	800531c <__mcmp>
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	db25      	blt.n	8003fdc <quorem+0xec>
 8003f90:	4629      	mov	r1, r5
 8003f92:	2000      	movs	r0, #0
 8003f94:	f858 2b04 	ldr.w	r2, [r8], #4
 8003f98:	f8d1 c000 	ldr.w	ip, [r1]
 8003f9c:	fa1f fe82 	uxth.w	lr, r2
 8003fa0:	fa1f f38c 	uxth.w	r3, ip
 8003fa4:	eba3 030e 	sub.w	r3, r3, lr
 8003fa8:	4403      	add	r3, r0
 8003faa:	0c12      	lsrs	r2, r2, #16
 8003fac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003fb0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fba:	45c1      	cmp	r9, r8
 8003fbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003fc0:	f841 3b04 	str.w	r3, [r1], #4
 8003fc4:	d2e6      	bcs.n	8003f94 <quorem+0xa4>
 8003fc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003fca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003fce:	b922      	cbnz	r2, 8003fda <quorem+0xea>
 8003fd0:	3b04      	subs	r3, #4
 8003fd2:	429d      	cmp	r5, r3
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	d30b      	bcc.n	8003ff0 <quorem+0x100>
 8003fd8:	613c      	str	r4, [r7, #16]
 8003fda:	3601      	adds	r6, #1
 8003fdc:	4630      	mov	r0, r6
 8003fde:	b003      	add	sp, #12
 8003fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fe4:	6812      	ldr	r2, [r2, #0]
 8003fe6:	3b04      	subs	r3, #4
 8003fe8:	2a00      	cmp	r2, #0
 8003fea:	d1cb      	bne.n	8003f84 <quorem+0x94>
 8003fec:	3c01      	subs	r4, #1
 8003fee:	e7c6      	b.n	8003f7e <quorem+0x8e>
 8003ff0:	6812      	ldr	r2, [r2, #0]
 8003ff2:	3b04      	subs	r3, #4
 8003ff4:	2a00      	cmp	r2, #0
 8003ff6:	d1ef      	bne.n	8003fd8 <quorem+0xe8>
 8003ff8:	3c01      	subs	r4, #1
 8003ffa:	e7ea      	b.n	8003fd2 <quorem+0xe2>
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	e7ee      	b.n	8003fde <quorem+0xee>

08004000 <_dtoa_r>:
 8004000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004004:	4614      	mov	r4, r2
 8004006:	461d      	mov	r5, r3
 8004008:	69c7      	ldr	r7, [r0, #28]
 800400a:	b097      	sub	sp, #92	@ 0x5c
 800400c:	4681      	mov	r9, r0
 800400e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004012:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004014:	b97f      	cbnz	r7, 8004036 <_dtoa_r+0x36>
 8004016:	2010      	movs	r0, #16
 8004018:	f000 fe0e 	bl	8004c38 <malloc>
 800401c:	4602      	mov	r2, r0
 800401e:	f8c9 001c 	str.w	r0, [r9, #28]
 8004022:	b920      	cbnz	r0, 800402e <_dtoa_r+0x2e>
 8004024:	21ef      	movs	r1, #239	@ 0xef
 8004026:	4bac      	ldr	r3, [pc, #688]	@ (80042d8 <_dtoa_r+0x2d8>)
 8004028:	48ac      	ldr	r0, [pc, #688]	@ (80042dc <_dtoa_r+0x2dc>)
 800402a:	f002 fdeb 	bl	8006c04 <__assert_func>
 800402e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004032:	6007      	str	r7, [r0, #0]
 8004034:	60c7      	str	r7, [r0, #12]
 8004036:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800403a:	6819      	ldr	r1, [r3, #0]
 800403c:	b159      	cbz	r1, 8004056 <_dtoa_r+0x56>
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	2301      	movs	r3, #1
 8004042:	4093      	lsls	r3, r2
 8004044:	604a      	str	r2, [r1, #4]
 8004046:	608b      	str	r3, [r1, #8]
 8004048:	4648      	mov	r0, r9
 800404a:	f000 feeb 	bl	8004e24 <_Bfree>
 800404e:	2200      	movs	r2, #0
 8004050:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	1e2b      	subs	r3, r5, #0
 8004058:	bfaf      	iteee	ge
 800405a:	2300      	movge	r3, #0
 800405c:	2201      	movlt	r2, #1
 800405e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004062:	9307      	strlt	r3, [sp, #28]
 8004064:	bfa8      	it	ge
 8004066:	6033      	strge	r3, [r6, #0]
 8004068:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800406c:	4b9c      	ldr	r3, [pc, #624]	@ (80042e0 <_dtoa_r+0x2e0>)
 800406e:	bfb8      	it	lt
 8004070:	6032      	strlt	r2, [r6, #0]
 8004072:	ea33 0308 	bics.w	r3, r3, r8
 8004076:	d112      	bne.n	800409e <_dtoa_r+0x9e>
 8004078:	f242 730f 	movw	r3, #9999	@ 0x270f
 800407c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004084:	4323      	orrs	r3, r4
 8004086:	f000 855e 	beq.w	8004b46 <_dtoa_r+0xb46>
 800408a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800408c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80042e4 <_dtoa_r+0x2e4>
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 8560 	beq.w	8004b56 <_dtoa_r+0xb56>
 8004096:	f10a 0303 	add.w	r3, sl, #3
 800409a:	f000 bd5a 	b.w	8004b52 <_dtoa_r+0xb52>
 800409e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80040a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80040a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040aa:	2200      	movs	r2, #0
 80040ac:	2300      	movs	r3, #0
 80040ae:	f7fc fc7b 	bl	80009a8 <__aeabi_dcmpeq>
 80040b2:	4607      	mov	r7, r0
 80040b4:	b158      	cbz	r0, 80040ce <_dtoa_r+0xce>
 80040b6:	2301      	movs	r3, #1
 80040b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80040be:	b113      	cbz	r3, 80040c6 <_dtoa_r+0xc6>
 80040c0:	4b89      	ldr	r3, [pc, #548]	@ (80042e8 <_dtoa_r+0x2e8>)
 80040c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80042ec <_dtoa_r+0x2ec>
 80040ca:	f000 bd44 	b.w	8004b56 <_dtoa_r+0xb56>
 80040ce:	ab14      	add	r3, sp, #80	@ 0x50
 80040d0:	9301      	str	r3, [sp, #4]
 80040d2:	ab15      	add	r3, sp, #84	@ 0x54
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	4648      	mov	r0, r9
 80040d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80040dc:	f001 fa36 	bl	800554c <__d2b>
 80040e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80040e4:	9003      	str	r0, [sp, #12]
 80040e6:	2e00      	cmp	r6, #0
 80040e8:	d078      	beq.n	80041dc <_dtoa_r+0x1dc>
 80040ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80040f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80040fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004100:	9712      	str	r7, [sp, #72]	@ 0x48
 8004102:	4619      	mov	r1, r3
 8004104:	2200      	movs	r2, #0
 8004106:	4b7a      	ldr	r3, [pc, #488]	@ (80042f0 <_dtoa_r+0x2f0>)
 8004108:	f7fc f82e 	bl	8000168 <__aeabi_dsub>
 800410c:	a36c      	add	r3, pc, #432	@ (adr r3, 80042c0 <_dtoa_r+0x2c0>)
 800410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004112:	f7fc f9e1 	bl	80004d8 <__aeabi_dmul>
 8004116:	a36c      	add	r3, pc, #432	@ (adr r3, 80042c8 <_dtoa_r+0x2c8>)
 8004118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800411c:	f7fc f826 	bl	800016c <__adddf3>
 8004120:	4604      	mov	r4, r0
 8004122:	4630      	mov	r0, r6
 8004124:	460d      	mov	r5, r1
 8004126:	f7fc f96d 	bl	8000404 <__aeabi_i2d>
 800412a:	a369      	add	r3, pc, #420	@ (adr r3, 80042d0 <_dtoa_r+0x2d0>)
 800412c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004130:	f7fc f9d2 	bl	80004d8 <__aeabi_dmul>
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	4620      	mov	r0, r4
 800413a:	4629      	mov	r1, r5
 800413c:	f7fc f816 	bl	800016c <__adddf3>
 8004140:	4604      	mov	r4, r0
 8004142:	460d      	mov	r5, r1
 8004144:	f7fc fc78 	bl	8000a38 <__aeabi_d2iz>
 8004148:	2200      	movs	r2, #0
 800414a:	4607      	mov	r7, r0
 800414c:	2300      	movs	r3, #0
 800414e:	4620      	mov	r0, r4
 8004150:	4629      	mov	r1, r5
 8004152:	f7fc fc33 	bl	80009bc <__aeabi_dcmplt>
 8004156:	b140      	cbz	r0, 800416a <_dtoa_r+0x16a>
 8004158:	4638      	mov	r0, r7
 800415a:	f7fc f953 	bl	8000404 <__aeabi_i2d>
 800415e:	4622      	mov	r2, r4
 8004160:	462b      	mov	r3, r5
 8004162:	f7fc fc21 	bl	80009a8 <__aeabi_dcmpeq>
 8004166:	b900      	cbnz	r0, 800416a <_dtoa_r+0x16a>
 8004168:	3f01      	subs	r7, #1
 800416a:	2f16      	cmp	r7, #22
 800416c:	d854      	bhi.n	8004218 <_dtoa_r+0x218>
 800416e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004172:	4b60      	ldr	r3, [pc, #384]	@ (80042f4 <_dtoa_r+0x2f4>)
 8004174:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417c:	f7fc fc1e 	bl	80009bc <__aeabi_dcmplt>
 8004180:	2800      	cmp	r0, #0
 8004182:	d04b      	beq.n	800421c <_dtoa_r+0x21c>
 8004184:	2300      	movs	r3, #0
 8004186:	3f01      	subs	r7, #1
 8004188:	930f      	str	r3, [sp, #60]	@ 0x3c
 800418a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800418c:	1b9b      	subs	r3, r3, r6
 800418e:	1e5a      	subs	r2, r3, #1
 8004190:	bf49      	itett	mi
 8004192:	f1c3 0301 	rsbmi	r3, r3, #1
 8004196:	2300      	movpl	r3, #0
 8004198:	9304      	strmi	r3, [sp, #16]
 800419a:	2300      	movmi	r3, #0
 800419c:	9209      	str	r2, [sp, #36]	@ 0x24
 800419e:	bf54      	ite	pl
 80041a0:	9304      	strpl	r3, [sp, #16]
 80041a2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80041a4:	2f00      	cmp	r7, #0
 80041a6:	db3b      	blt.n	8004220 <_dtoa_r+0x220>
 80041a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041aa:	970e      	str	r7, [sp, #56]	@ 0x38
 80041ac:	443b      	add	r3, r7
 80041ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80041b0:	2300      	movs	r3, #0
 80041b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80041b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80041b6:	2b09      	cmp	r3, #9
 80041b8:	d865      	bhi.n	8004286 <_dtoa_r+0x286>
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	bfc4      	itt	gt
 80041be:	3b04      	subgt	r3, #4
 80041c0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80041c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80041c4:	bfc8      	it	gt
 80041c6:	2400      	movgt	r4, #0
 80041c8:	f1a3 0302 	sub.w	r3, r3, #2
 80041cc:	bfd8      	it	le
 80041ce:	2401      	movle	r4, #1
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d864      	bhi.n	800429e <_dtoa_r+0x29e>
 80041d4:	e8df f003 	tbb	[pc, r3]
 80041d8:	2c385553 	.word	0x2c385553
 80041dc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80041e0:	441e      	add	r6, r3
 80041e2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80041e6:	2b20      	cmp	r3, #32
 80041e8:	bfc1      	itttt	gt
 80041ea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80041ee:	fa08 f803 	lslgt.w	r8, r8, r3
 80041f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80041f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80041fa:	bfd6      	itet	le
 80041fc:	f1c3 0320 	rsble	r3, r3, #32
 8004200:	ea48 0003 	orrgt.w	r0, r8, r3
 8004204:	fa04 f003 	lslle.w	r0, r4, r3
 8004208:	f7fc f8ec 	bl	80003e4 <__aeabi_ui2d>
 800420c:	2201      	movs	r2, #1
 800420e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004212:	3e01      	subs	r6, #1
 8004214:	9212      	str	r2, [sp, #72]	@ 0x48
 8004216:	e774      	b.n	8004102 <_dtoa_r+0x102>
 8004218:	2301      	movs	r3, #1
 800421a:	e7b5      	b.n	8004188 <_dtoa_r+0x188>
 800421c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800421e:	e7b4      	b.n	800418a <_dtoa_r+0x18a>
 8004220:	9b04      	ldr	r3, [sp, #16]
 8004222:	1bdb      	subs	r3, r3, r7
 8004224:	9304      	str	r3, [sp, #16]
 8004226:	427b      	negs	r3, r7
 8004228:	930a      	str	r3, [sp, #40]	@ 0x28
 800422a:	2300      	movs	r3, #0
 800422c:	930e      	str	r3, [sp, #56]	@ 0x38
 800422e:	e7c1      	b.n	80041b4 <_dtoa_r+0x1b4>
 8004230:	2301      	movs	r3, #1
 8004232:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004234:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004236:	eb07 0b03 	add.w	fp, r7, r3
 800423a:	f10b 0301 	add.w	r3, fp, #1
 800423e:	2b01      	cmp	r3, #1
 8004240:	9308      	str	r3, [sp, #32]
 8004242:	bfb8      	it	lt
 8004244:	2301      	movlt	r3, #1
 8004246:	e006      	b.n	8004256 <_dtoa_r+0x256>
 8004248:	2301      	movs	r3, #1
 800424a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800424c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800424e:	2b00      	cmp	r3, #0
 8004250:	dd28      	ble.n	80042a4 <_dtoa_r+0x2a4>
 8004252:	469b      	mov	fp, r3
 8004254:	9308      	str	r3, [sp, #32]
 8004256:	2100      	movs	r1, #0
 8004258:	2204      	movs	r2, #4
 800425a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800425e:	f102 0514 	add.w	r5, r2, #20
 8004262:	429d      	cmp	r5, r3
 8004264:	d926      	bls.n	80042b4 <_dtoa_r+0x2b4>
 8004266:	6041      	str	r1, [r0, #4]
 8004268:	4648      	mov	r0, r9
 800426a:	f000 fd9b 	bl	8004da4 <_Balloc>
 800426e:	4682      	mov	sl, r0
 8004270:	2800      	cmp	r0, #0
 8004272:	d143      	bne.n	80042fc <_dtoa_r+0x2fc>
 8004274:	4602      	mov	r2, r0
 8004276:	f240 11af 	movw	r1, #431	@ 0x1af
 800427a:	4b1f      	ldr	r3, [pc, #124]	@ (80042f8 <_dtoa_r+0x2f8>)
 800427c:	e6d4      	b.n	8004028 <_dtoa_r+0x28>
 800427e:	2300      	movs	r3, #0
 8004280:	e7e3      	b.n	800424a <_dtoa_r+0x24a>
 8004282:	2300      	movs	r3, #0
 8004284:	e7d5      	b.n	8004232 <_dtoa_r+0x232>
 8004286:	2401      	movs	r4, #1
 8004288:	2300      	movs	r3, #0
 800428a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800428c:	9320      	str	r3, [sp, #128]	@ 0x80
 800428e:	f04f 3bff 	mov.w	fp, #4294967295
 8004292:	2200      	movs	r2, #0
 8004294:	2312      	movs	r3, #18
 8004296:	f8cd b020 	str.w	fp, [sp, #32]
 800429a:	9221      	str	r2, [sp, #132]	@ 0x84
 800429c:	e7db      	b.n	8004256 <_dtoa_r+0x256>
 800429e:	2301      	movs	r3, #1
 80042a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042a2:	e7f4      	b.n	800428e <_dtoa_r+0x28e>
 80042a4:	f04f 0b01 	mov.w	fp, #1
 80042a8:	465b      	mov	r3, fp
 80042aa:	f8cd b020 	str.w	fp, [sp, #32]
 80042ae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80042b2:	e7d0      	b.n	8004256 <_dtoa_r+0x256>
 80042b4:	3101      	adds	r1, #1
 80042b6:	0052      	lsls	r2, r2, #1
 80042b8:	e7d1      	b.n	800425e <_dtoa_r+0x25e>
 80042ba:	bf00      	nop
 80042bc:	f3af 8000 	nop.w
 80042c0:	636f4361 	.word	0x636f4361
 80042c4:	3fd287a7 	.word	0x3fd287a7
 80042c8:	8b60c8b3 	.word	0x8b60c8b3
 80042cc:	3fc68a28 	.word	0x3fc68a28
 80042d0:	509f79fb 	.word	0x509f79fb
 80042d4:	3fd34413 	.word	0x3fd34413
 80042d8:	080075ec 	.word	0x080075ec
 80042dc:	08007603 	.word	0x08007603
 80042e0:	7ff00000 	.word	0x7ff00000
 80042e4:	080075e8 	.word	0x080075e8
 80042e8:	080075b7 	.word	0x080075b7
 80042ec:	080075b6 	.word	0x080075b6
 80042f0:	3ff80000 	.word	0x3ff80000
 80042f4:	080077b0 	.word	0x080077b0
 80042f8:	0800765b 	.word	0x0800765b
 80042fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004300:	6018      	str	r0, [r3, #0]
 8004302:	9b08      	ldr	r3, [sp, #32]
 8004304:	2b0e      	cmp	r3, #14
 8004306:	f200 80a1 	bhi.w	800444c <_dtoa_r+0x44c>
 800430a:	2c00      	cmp	r4, #0
 800430c:	f000 809e 	beq.w	800444c <_dtoa_r+0x44c>
 8004310:	2f00      	cmp	r7, #0
 8004312:	dd33      	ble.n	800437c <_dtoa_r+0x37c>
 8004314:	4b9c      	ldr	r3, [pc, #624]	@ (8004588 <_dtoa_r+0x588>)
 8004316:	f007 020f 	and.w	r2, r7, #15
 800431a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800431e:	05f8      	lsls	r0, r7, #23
 8004320:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004324:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800432c:	d516      	bpl.n	800435c <_dtoa_r+0x35c>
 800432e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004332:	4b96      	ldr	r3, [pc, #600]	@ (800458c <_dtoa_r+0x58c>)
 8004334:	2603      	movs	r6, #3
 8004336:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800433a:	f7fc f9f7 	bl	800072c <__aeabi_ddiv>
 800433e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004342:	f004 040f 	and.w	r4, r4, #15
 8004346:	4d91      	ldr	r5, [pc, #580]	@ (800458c <_dtoa_r+0x58c>)
 8004348:	b954      	cbnz	r4, 8004360 <_dtoa_r+0x360>
 800434a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800434e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004352:	f7fc f9eb 	bl	800072c <__aeabi_ddiv>
 8004356:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800435a:	e028      	b.n	80043ae <_dtoa_r+0x3ae>
 800435c:	2602      	movs	r6, #2
 800435e:	e7f2      	b.n	8004346 <_dtoa_r+0x346>
 8004360:	07e1      	lsls	r1, r4, #31
 8004362:	d508      	bpl.n	8004376 <_dtoa_r+0x376>
 8004364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800436c:	f7fc f8b4 	bl	80004d8 <__aeabi_dmul>
 8004370:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004374:	3601      	adds	r6, #1
 8004376:	1064      	asrs	r4, r4, #1
 8004378:	3508      	adds	r5, #8
 800437a:	e7e5      	b.n	8004348 <_dtoa_r+0x348>
 800437c:	f000 80af 	beq.w	80044de <_dtoa_r+0x4de>
 8004380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004384:	427c      	negs	r4, r7
 8004386:	4b80      	ldr	r3, [pc, #512]	@ (8004588 <_dtoa_r+0x588>)
 8004388:	f004 020f 	and.w	r2, r4, #15
 800438c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004394:	f7fc f8a0 	bl	80004d8 <__aeabi_dmul>
 8004398:	2602      	movs	r6, #2
 800439a:	2300      	movs	r3, #0
 800439c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043a0:	4d7a      	ldr	r5, [pc, #488]	@ (800458c <_dtoa_r+0x58c>)
 80043a2:	1124      	asrs	r4, r4, #4
 80043a4:	2c00      	cmp	r4, #0
 80043a6:	f040 808f 	bne.w	80044c8 <_dtoa_r+0x4c8>
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1d3      	bne.n	8004356 <_dtoa_r+0x356>
 80043ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80043b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 8094 	beq.w	80044e2 <_dtoa_r+0x4e2>
 80043ba:	2200      	movs	r2, #0
 80043bc:	4620      	mov	r0, r4
 80043be:	4629      	mov	r1, r5
 80043c0:	4b73      	ldr	r3, [pc, #460]	@ (8004590 <_dtoa_r+0x590>)
 80043c2:	f7fc fafb 	bl	80009bc <__aeabi_dcmplt>
 80043c6:	2800      	cmp	r0, #0
 80043c8:	f000 808b 	beq.w	80044e2 <_dtoa_r+0x4e2>
 80043cc:	9b08      	ldr	r3, [sp, #32]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 8087 	beq.w	80044e2 <_dtoa_r+0x4e2>
 80043d4:	f1bb 0f00 	cmp.w	fp, #0
 80043d8:	dd34      	ble.n	8004444 <_dtoa_r+0x444>
 80043da:	4620      	mov	r0, r4
 80043dc:	2200      	movs	r2, #0
 80043de:	4629      	mov	r1, r5
 80043e0:	4b6c      	ldr	r3, [pc, #432]	@ (8004594 <_dtoa_r+0x594>)
 80043e2:	f7fc f879 	bl	80004d8 <__aeabi_dmul>
 80043e6:	465c      	mov	r4, fp
 80043e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80043f0:	3601      	adds	r6, #1
 80043f2:	4630      	mov	r0, r6
 80043f4:	f7fc f806 	bl	8000404 <__aeabi_i2d>
 80043f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80043fc:	f7fc f86c 	bl	80004d8 <__aeabi_dmul>
 8004400:	2200      	movs	r2, #0
 8004402:	4b65      	ldr	r3, [pc, #404]	@ (8004598 <_dtoa_r+0x598>)
 8004404:	f7fb feb2 	bl	800016c <__adddf3>
 8004408:	4605      	mov	r5, r0
 800440a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800440e:	2c00      	cmp	r4, #0
 8004410:	d16a      	bne.n	80044e8 <_dtoa_r+0x4e8>
 8004412:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004416:	2200      	movs	r2, #0
 8004418:	4b60      	ldr	r3, [pc, #384]	@ (800459c <_dtoa_r+0x59c>)
 800441a:	f7fb fea5 	bl	8000168 <__aeabi_dsub>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004426:	462a      	mov	r2, r5
 8004428:	4633      	mov	r3, r6
 800442a:	f7fc fae5 	bl	80009f8 <__aeabi_dcmpgt>
 800442e:	2800      	cmp	r0, #0
 8004430:	f040 8298 	bne.w	8004964 <_dtoa_r+0x964>
 8004434:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004438:	462a      	mov	r2, r5
 800443a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800443e:	f7fc fabd 	bl	80009bc <__aeabi_dcmplt>
 8004442:	bb38      	cbnz	r0, 8004494 <_dtoa_r+0x494>
 8004444:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004448:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800444c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800444e:	2b00      	cmp	r3, #0
 8004450:	f2c0 8157 	blt.w	8004702 <_dtoa_r+0x702>
 8004454:	2f0e      	cmp	r7, #14
 8004456:	f300 8154 	bgt.w	8004702 <_dtoa_r+0x702>
 800445a:	4b4b      	ldr	r3, [pc, #300]	@ (8004588 <_dtoa_r+0x588>)
 800445c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004460:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004464:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004468:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800446a:	2b00      	cmp	r3, #0
 800446c:	f280 80e5 	bge.w	800463a <_dtoa_r+0x63a>
 8004470:	9b08      	ldr	r3, [sp, #32]
 8004472:	2b00      	cmp	r3, #0
 8004474:	f300 80e1 	bgt.w	800463a <_dtoa_r+0x63a>
 8004478:	d10c      	bne.n	8004494 <_dtoa_r+0x494>
 800447a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800447e:	2200      	movs	r2, #0
 8004480:	4b46      	ldr	r3, [pc, #280]	@ (800459c <_dtoa_r+0x59c>)
 8004482:	f7fc f829 	bl	80004d8 <__aeabi_dmul>
 8004486:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800448a:	f7fc faab 	bl	80009e4 <__aeabi_dcmpge>
 800448e:	2800      	cmp	r0, #0
 8004490:	f000 8266 	beq.w	8004960 <_dtoa_r+0x960>
 8004494:	2400      	movs	r4, #0
 8004496:	4625      	mov	r5, r4
 8004498:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800449a:	4656      	mov	r6, sl
 800449c:	ea6f 0803 	mvn.w	r8, r3
 80044a0:	2700      	movs	r7, #0
 80044a2:	4621      	mov	r1, r4
 80044a4:	4648      	mov	r0, r9
 80044a6:	f000 fcbd 	bl	8004e24 <_Bfree>
 80044aa:	2d00      	cmp	r5, #0
 80044ac:	f000 80bd 	beq.w	800462a <_dtoa_r+0x62a>
 80044b0:	b12f      	cbz	r7, 80044be <_dtoa_r+0x4be>
 80044b2:	42af      	cmp	r7, r5
 80044b4:	d003      	beq.n	80044be <_dtoa_r+0x4be>
 80044b6:	4639      	mov	r1, r7
 80044b8:	4648      	mov	r0, r9
 80044ba:	f000 fcb3 	bl	8004e24 <_Bfree>
 80044be:	4629      	mov	r1, r5
 80044c0:	4648      	mov	r0, r9
 80044c2:	f000 fcaf 	bl	8004e24 <_Bfree>
 80044c6:	e0b0      	b.n	800462a <_dtoa_r+0x62a>
 80044c8:	07e2      	lsls	r2, r4, #31
 80044ca:	d505      	bpl.n	80044d8 <_dtoa_r+0x4d8>
 80044cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80044d0:	f7fc f802 	bl	80004d8 <__aeabi_dmul>
 80044d4:	2301      	movs	r3, #1
 80044d6:	3601      	adds	r6, #1
 80044d8:	1064      	asrs	r4, r4, #1
 80044da:	3508      	adds	r5, #8
 80044dc:	e762      	b.n	80043a4 <_dtoa_r+0x3a4>
 80044de:	2602      	movs	r6, #2
 80044e0:	e765      	b.n	80043ae <_dtoa_r+0x3ae>
 80044e2:	46b8      	mov	r8, r7
 80044e4:	9c08      	ldr	r4, [sp, #32]
 80044e6:	e784      	b.n	80043f2 <_dtoa_r+0x3f2>
 80044e8:	4b27      	ldr	r3, [pc, #156]	@ (8004588 <_dtoa_r+0x588>)
 80044ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80044ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80044f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80044f4:	4454      	add	r4, sl
 80044f6:	2900      	cmp	r1, #0
 80044f8:	d054      	beq.n	80045a4 <_dtoa_r+0x5a4>
 80044fa:	2000      	movs	r0, #0
 80044fc:	4928      	ldr	r1, [pc, #160]	@ (80045a0 <_dtoa_r+0x5a0>)
 80044fe:	f7fc f915 	bl	800072c <__aeabi_ddiv>
 8004502:	4633      	mov	r3, r6
 8004504:	462a      	mov	r2, r5
 8004506:	f7fb fe2f 	bl	8000168 <__aeabi_dsub>
 800450a:	4656      	mov	r6, sl
 800450c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004510:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004514:	f7fc fa90 	bl	8000a38 <__aeabi_d2iz>
 8004518:	4605      	mov	r5, r0
 800451a:	f7fb ff73 	bl	8000404 <__aeabi_i2d>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004526:	f7fb fe1f 	bl	8000168 <__aeabi_dsub>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	3530      	adds	r5, #48	@ 0x30
 8004530:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004534:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004538:	f806 5b01 	strb.w	r5, [r6], #1
 800453c:	f7fc fa3e 	bl	80009bc <__aeabi_dcmplt>
 8004540:	2800      	cmp	r0, #0
 8004542:	d172      	bne.n	800462a <_dtoa_r+0x62a>
 8004544:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004548:	2000      	movs	r0, #0
 800454a:	4911      	ldr	r1, [pc, #68]	@ (8004590 <_dtoa_r+0x590>)
 800454c:	f7fb fe0c 	bl	8000168 <__aeabi_dsub>
 8004550:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004554:	f7fc fa32 	bl	80009bc <__aeabi_dcmplt>
 8004558:	2800      	cmp	r0, #0
 800455a:	f040 80b4 	bne.w	80046c6 <_dtoa_r+0x6c6>
 800455e:	42a6      	cmp	r6, r4
 8004560:	f43f af70 	beq.w	8004444 <_dtoa_r+0x444>
 8004564:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004568:	2200      	movs	r2, #0
 800456a:	4b0a      	ldr	r3, [pc, #40]	@ (8004594 <_dtoa_r+0x594>)
 800456c:	f7fb ffb4 	bl	80004d8 <__aeabi_dmul>
 8004570:	2200      	movs	r2, #0
 8004572:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004576:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <_dtoa_r+0x594>)
 800457c:	f7fb ffac 	bl	80004d8 <__aeabi_dmul>
 8004580:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004584:	e7c4      	b.n	8004510 <_dtoa_r+0x510>
 8004586:	bf00      	nop
 8004588:	080077b0 	.word	0x080077b0
 800458c:	08007788 	.word	0x08007788
 8004590:	3ff00000 	.word	0x3ff00000
 8004594:	40240000 	.word	0x40240000
 8004598:	401c0000 	.word	0x401c0000
 800459c:	40140000 	.word	0x40140000
 80045a0:	3fe00000 	.word	0x3fe00000
 80045a4:	4631      	mov	r1, r6
 80045a6:	4628      	mov	r0, r5
 80045a8:	f7fb ff96 	bl	80004d8 <__aeabi_dmul>
 80045ac:	4656      	mov	r6, sl
 80045ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80045b2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80045b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045b8:	f7fc fa3e 	bl	8000a38 <__aeabi_d2iz>
 80045bc:	4605      	mov	r5, r0
 80045be:	f7fb ff21 	bl	8000404 <__aeabi_i2d>
 80045c2:	4602      	mov	r2, r0
 80045c4:	460b      	mov	r3, r1
 80045c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045ca:	f7fb fdcd 	bl	8000168 <__aeabi_dsub>
 80045ce:	4602      	mov	r2, r0
 80045d0:	460b      	mov	r3, r1
 80045d2:	3530      	adds	r5, #48	@ 0x30
 80045d4:	f806 5b01 	strb.w	r5, [r6], #1
 80045d8:	42a6      	cmp	r6, r4
 80045da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80045de:	f04f 0200 	mov.w	r2, #0
 80045e2:	d124      	bne.n	800462e <_dtoa_r+0x62e>
 80045e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80045e8:	4bae      	ldr	r3, [pc, #696]	@ (80048a4 <_dtoa_r+0x8a4>)
 80045ea:	f7fb fdbf 	bl	800016c <__adddf3>
 80045ee:	4602      	mov	r2, r0
 80045f0:	460b      	mov	r3, r1
 80045f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80045f6:	f7fc f9ff 	bl	80009f8 <__aeabi_dcmpgt>
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d163      	bne.n	80046c6 <_dtoa_r+0x6c6>
 80045fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004602:	2000      	movs	r0, #0
 8004604:	49a7      	ldr	r1, [pc, #668]	@ (80048a4 <_dtoa_r+0x8a4>)
 8004606:	f7fb fdaf 	bl	8000168 <__aeabi_dsub>
 800460a:	4602      	mov	r2, r0
 800460c:	460b      	mov	r3, r1
 800460e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004612:	f7fc f9d3 	bl	80009bc <__aeabi_dcmplt>
 8004616:	2800      	cmp	r0, #0
 8004618:	f43f af14 	beq.w	8004444 <_dtoa_r+0x444>
 800461c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800461e:	1e73      	subs	r3, r6, #1
 8004620:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004622:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004626:	2b30      	cmp	r3, #48	@ 0x30
 8004628:	d0f8      	beq.n	800461c <_dtoa_r+0x61c>
 800462a:	4647      	mov	r7, r8
 800462c:	e03b      	b.n	80046a6 <_dtoa_r+0x6a6>
 800462e:	4b9e      	ldr	r3, [pc, #632]	@ (80048a8 <_dtoa_r+0x8a8>)
 8004630:	f7fb ff52 	bl	80004d8 <__aeabi_dmul>
 8004634:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004638:	e7bc      	b.n	80045b4 <_dtoa_r+0x5b4>
 800463a:	4656      	mov	r6, sl
 800463c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004644:	4620      	mov	r0, r4
 8004646:	4629      	mov	r1, r5
 8004648:	f7fc f870 	bl	800072c <__aeabi_ddiv>
 800464c:	f7fc f9f4 	bl	8000a38 <__aeabi_d2iz>
 8004650:	4680      	mov	r8, r0
 8004652:	f7fb fed7 	bl	8000404 <__aeabi_i2d>
 8004656:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800465a:	f7fb ff3d 	bl	80004d8 <__aeabi_dmul>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	4620      	mov	r0, r4
 8004664:	4629      	mov	r1, r5
 8004666:	f7fb fd7f 	bl	8000168 <__aeabi_dsub>
 800466a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800466e:	9d08      	ldr	r5, [sp, #32]
 8004670:	f806 4b01 	strb.w	r4, [r6], #1
 8004674:	eba6 040a 	sub.w	r4, r6, sl
 8004678:	42a5      	cmp	r5, r4
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	d133      	bne.n	80046e8 <_dtoa_r+0x6e8>
 8004680:	f7fb fd74 	bl	800016c <__adddf3>
 8004684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004688:	4604      	mov	r4, r0
 800468a:	460d      	mov	r5, r1
 800468c:	f7fc f9b4 	bl	80009f8 <__aeabi_dcmpgt>
 8004690:	b9c0      	cbnz	r0, 80046c4 <_dtoa_r+0x6c4>
 8004692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004696:	4620      	mov	r0, r4
 8004698:	4629      	mov	r1, r5
 800469a:	f7fc f985 	bl	80009a8 <__aeabi_dcmpeq>
 800469e:	b110      	cbz	r0, 80046a6 <_dtoa_r+0x6a6>
 80046a0:	f018 0f01 	tst.w	r8, #1
 80046a4:	d10e      	bne.n	80046c4 <_dtoa_r+0x6c4>
 80046a6:	4648      	mov	r0, r9
 80046a8:	9903      	ldr	r1, [sp, #12]
 80046aa:	f000 fbbb 	bl	8004e24 <_Bfree>
 80046ae:	2300      	movs	r3, #0
 80046b0:	7033      	strb	r3, [r6, #0]
 80046b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80046b4:	3701      	adds	r7, #1
 80046b6:	601f      	str	r7, [r3, #0]
 80046b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 824b 	beq.w	8004b56 <_dtoa_r+0xb56>
 80046c0:	601e      	str	r6, [r3, #0]
 80046c2:	e248      	b.n	8004b56 <_dtoa_r+0xb56>
 80046c4:	46b8      	mov	r8, r7
 80046c6:	4633      	mov	r3, r6
 80046c8:	461e      	mov	r6, r3
 80046ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046ce:	2a39      	cmp	r2, #57	@ 0x39
 80046d0:	d106      	bne.n	80046e0 <_dtoa_r+0x6e0>
 80046d2:	459a      	cmp	sl, r3
 80046d4:	d1f8      	bne.n	80046c8 <_dtoa_r+0x6c8>
 80046d6:	2230      	movs	r2, #48	@ 0x30
 80046d8:	f108 0801 	add.w	r8, r8, #1
 80046dc:	f88a 2000 	strb.w	r2, [sl]
 80046e0:	781a      	ldrb	r2, [r3, #0]
 80046e2:	3201      	adds	r2, #1
 80046e4:	701a      	strb	r2, [r3, #0]
 80046e6:	e7a0      	b.n	800462a <_dtoa_r+0x62a>
 80046e8:	2200      	movs	r2, #0
 80046ea:	4b6f      	ldr	r3, [pc, #444]	@ (80048a8 <_dtoa_r+0x8a8>)
 80046ec:	f7fb fef4 	bl	80004d8 <__aeabi_dmul>
 80046f0:	2200      	movs	r2, #0
 80046f2:	2300      	movs	r3, #0
 80046f4:	4604      	mov	r4, r0
 80046f6:	460d      	mov	r5, r1
 80046f8:	f7fc f956 	bl	80009a8 <__aeabi_dcmpeq>
 80046fc:	2800      	cmp	r0, #0
 80046fe:	d09f      	beq.n	8004640 <_dtoa_r+0x640>
 8004700:	e7d1      	b.n	80046a6 <_dtoa_r+0x6a6>
 8004702:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004704:	2a00      	cmp	r2, #0
 8004706:	f000 80ea 	beq.w	80048de <_dtoa_r+0x8de>
 800470a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800470c:	2a01      	cmp	r2, #1
 800470e:	f300 80cd 	bgt.w	80048ac <_dtoa_r+0x8ac>
 8004712:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004714:	2a00      	cmp	r2, #0
 8004716:	f000 80c1 	beq.w	800489c <_dtoa_r+0x89c>
 800471a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800471e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004720:	9e04      	ldr	r6, [sp, #16]
 8004722:	9a04      	ldr	r2, [sp, #16]
 8004724:	2101      	movs	r1, #1
 8004726:	441a      	add	r2, r3
 8004728:	9204      	str	r2, [sp, #16]
 800472a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800472c:	4648      	mov	r0, r9
 800472e:	441a      	add	r2, r3
 8004730:	9209      	str	r2, [sp, #36]	@ 0x24
 8004732:	f000 fc75 	bl	8005020 <__i2b>
 8004736:	4605      	mov	r5, r0
 8004738:	b166      	cbz	r6, 8004754 <_dtoa_r+0x754>
 800473a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800473c:	2b00      	cmp	r3, #0
 800473e:	dd09      	ble.n	8004754 <_dtoa_r+0x754>
 8004740:	42b3      	cmp	r3, r6
 8004742:	bfa8      	it	ge
 8004744:	4633      	movge	r3, r6
 8004746:	9a04      	ldr	r2, [sp, #16]
 8004748:	1af6      	subs	r6, r6, r3
 800474a:	1ad2      	subs	r2, r2, r3
 800474c:	9204      	str	r2, [sp, #16]
 800474e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	9309      	str	r3, [sp, #36]	@ 0x24
 8004754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004756:	b30b      	cbz	r3, 800479c <_dtoa_r+0x79c>
 8004758:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 80c6 	beq.w	80048ec <_dtoa_r+0x8ec>
 8004760:	2c00      	cmp	r4, #0
 8004762:	f000 80c0 	beq.w	80048e6 <_dtoa_r+0x8e6>
 8004766:	4629      	mov	r1, r5
 8004768:	4622      	mov	r2, r4
 800476a:	4648      	mov	r0, r9
 800476c:	f000 fd10 	bl	8005190 <__pow5mult>
 8004770:	9a03      	ldr	r2, [sp, #12]
 8004772:	4601      	mov	r1, r0
 8004774:	4605      	mov	r5, r0
 8004776:	4648      	mov	r0, r9
 8004778:	f000 fc68 	bl	800504c <__multiply>
 800477c:	9903      	ldr	r1, [sp, #12]
 800477e:	4680      	mov	r8, r0
 8004780:	4648      	mov	r0, r9
 8004782:	f000 fb4f 	bl	8004e24 <_Bfree>
 8004786:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004788:	1b1b      	subs	r3, r3, r4
 800478a:	930a      	str	r3, [sp, #40]	@ 0x28
 800478c:	f000 80b1 	beq.w	80048f2 <_dtoa_r+0x8f2>
 8004790:	4641      	mov	r1, r8
 8004792:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004794:	4648      	mov	r0, r9
 8004796:	f000 fcfb 	bl	8005190 <__pow5mult>
 800479a:	9003      	str	r0, [sp, #12]
 800479c:	2101      	movs	r1, #1
 800479e:	4648      	mov	r0, r9
 80047a0:	f000 fc3e 	bl	8005020 <__i2b>
 80047a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047a6:	4604      	mov	r4, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f000 81d8 	beq.w	8004b5e <_dtoa_r+0xb5e>
 80047ae:	461a      	mov	r2, r3
 80047b0:	4601      	mov	r1, r0
 80047b2:	4648      	mov	r0, r9
 80047b4:	f000 fcec 	bl	8005190 <__pow5mult>
 80047b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047ba:	4604      	mov	r4, r0
 80047bc:	2b01      	cmp	r3, #1
 80047be:	f300 809f 	bgt.w	8004900 <_dtoa_r+0x900>
 80047c2:	9b06      	ldr	r3, [sp, #24]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f040 8097 	bne.w	80048f8 <_dtoa_r+0x8f8>
 80047ca:	9b07      	ldr	r3, [sp, #28]
 80047cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f040 8093 	bne.w	80048fc <_dtoa_r+0x8fc>
 80047d6:	9b07      	ldr	r3, [sp, #28]
 80047d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047dc:	0d1b      	lsrs	r3, r3, #20
 80047de:	051b      	lsls	r3, r3, #20
 80047e0:	b133      	cbz	r3, 80047f0 <_dtoa_r+0x7f0>
 80047e2:	9b04      	ldr	r3, [sp, #16]
 80047e4:	3301      	adds	r3, #1
 80047e6:	9304      	str	r3, [sp, #16]
 80047e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047ea:	3301      	adds	r3, #1
 80047ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ee:	2301      	movs	r3, #1
 80047f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80047f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 81b8 	beq.w	8004b6a <_dtoa_r+0xb6a>
 80047fa:	6923      	ldr	r3, [r4, #16]
 80047fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004800:	6918      	ldr	r0, [r3, #16]
 8004802:	f000 fbc1 	bl	8004f88 <__hi0bits>
 8004806:	f1c0 0020 	rsb	r0, r0, #32
 800480a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800480c:	4418      	add	r0, r3
 800480e:	f010 001f 	ands.w	r0, r0, #31
 8004812:	f000 8082 	beq.w	800491a <_dtoa_r+0x91a>
 8004816:	f1c0 0320 	rsb	r3, r0, #32
 800481a:	2b04      	cmp	r3, #4
 800481c:	dd73      	ble.n	8004906 <_dtoa_r+0x906>
 800481e:	9b04      	ldr	r3, [sp, #16]
 8004820:	f1c0 001c 	rsb	r0, r0, #28
 8004824:	4403      	add	r3, r0
 8004826:	9304      	str	r3, [sp, #16]
 8004828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800482a:	4406      	add	r6, r0
 800482c:	4403      	add	r3, r0
 800482e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004830:	9b04      	ldr	r3, [sp, #16]
 8004832:	2b00      	cmp	r3, #0
 8004834:	dd05      	ble.n	8004842 <_dtoa_r+0x842>
 8004836:	461a      	mov	r2, r3
 8004838:	4648      	mov	r0, r9
 800483a:	9903      	ldr	r1, [sp, #12]
 800483c:	f000 fd02 	bl	8005244 <__lshift>
 8004840:	9003      	str	r0, [sp, #12]
 8004842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004844:	2b00      	cmp	r3, #0
 8004846:	dd05      	ble.n	8004854 <_dtoa_r+0x854>
 8004848:	4621      	mov	r1, r4
 800484a:	461a      	mov	r2, r3
 800484c:	4648      	mov	r0, r9
 800484e:	f000 fcf9 	bl	8005244 <__lshift>
 8004852:	4604      	mov	r4, r0
 8004854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d061      	beq.n	800491e <_dtoa_r+0x91e>
 800485a:	4621      	mov	r1, r4
 800485c:	9803      	ldr	r0, [sp, #12]
 800485e:	f000 fd5d 	bl	800531c <__mcmp>
 8004862:	2800      	cmp	r0, #0
 8004864:	da5b      	bge.n	800491e <_dtoa_r+0x91e>
 8004866:	2300      	movs	r3, #0
 8004868:	220a      	movs	r2, #10
 800486a:	4648      	mov	r0, r9
 800486c:	9903      	ldr	r1, [sp, #12]
 800486e:	f000 fafb 	bl	8004e68 <__multadd>
 8004872:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004874:	f107 38ff 	add.w	r8, r7, #4294967295
 8004878:	9003      	str	r0, [sp, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 8177 	beq.w	8004b6e <_dtoa_r+0xb6e>
 8004880:	4629      	mov	r1, r5
 8004882:	2300      	movs	r3, #0
 8004884:	220a      	movs	r2, #10
 8004886:	4648      	mov	r0, r9
 8004888:	f000 faee 	bl	8004e68 <__multadd>
 800488c:	f1bb 0f00 	cmp.w	fp, #0
 8004890:	4605      	mov	r5, r0
 8004892:	dc6f      	bgt.n	8004974 <_dtoa_r+0x974>
 8004894:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004896:	2b02      	cmp	r3, #2
 8004898:	dc49      	bgt.n	800492e <_dtoa_r+0x92e>
 800489a:	e06b      	b.n	8004974 <_dtoa_r+0x974>
 800489c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800489e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80048a2:	e73c      	b.n	800471e <_dtoa_r+0x71e>
 80048a4:	3fe00000 	.word	0x3fe00000
 80048a8:	40240000 	.word	0x40240000
 80048ac:	9b08      	ldr	r3, [sp, #32]
 80048ae:	1e5c      	subs	r4, r3, #1
 80048b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048b2:	42a3      	cmp	r3, r4
 80048b4:	db09      	blt.n	80048ca <_dtoa_r+0x8ca>
 80048b6:	1b1c      	subs	r4, r3, r4
 80048b8:	9b08      	ldr	r3, [sp, #32]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f6bf af30 	bge.w	8004720 <_dtoa_r+0x720>
 80048c0:	9b04      	ldr	r3, [sp, #16]
 80048c2:	9a08      	ldr	r2, [sp, #32]
 80048c4:	1a9e      	subs	r6, r3, r2
 80048c6:	2300      	movs	r3, #0
 80048c8:	e72b      	b.n	8004722 <_dtoa_r+0x722>
 80048ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048ce:	1ae3      	subs	r3, r4, r3
 80048d0:	441a      	add	r2, r3
 80048d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80048d4:	9e04      	ldr	r6, [sp, #16]
 80048d6:	2400      	movs	r4, #0
 80048d8:	9b08      	ldr	r3, [sp, #32]
 80048da:	920e      	str	r2, [sp, #56]	@ 0x38
 80048dc:	e721      	b.n	8004722 <_dtoa_r+0x722>
 80048de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80048e0:	9e04      	ldr	r6, [sp, #16]
 80048e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80048e4:	e728      	b.n	8004738 <_dtoa_r+0x738>
 80048e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80048ea:	e751      	b.n	8004790 <_dtoa_r+0x790>
 80048ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80048ee:	9903      	ldr	r1, [sp, #12]
 80048f0:	e750      	b.n	8004794 <_dtoa_r+0x794>
 80048f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80048f6:	e751      	b.n	800479c <_dtoa_r+0x79c>
 80048f8:	2300      	movs	r3, #0
 80048fa:	e779      	b.n	80047f0 <_dtoa_r+0x7f0>
 80048fc:	9b06      	ldr	r3, [sp, #24]
 80048fe:	e777      	b.n	80047f0 <_dtoa_r+0x7f0>
 8004900:	2300      	movs	r3, #0
 8004902:	930a      	str	r3, [sp, #40]	@ 0x28
 8004904:	e779      	b.n	80047fa <_dtoa_r+0x7fa>
 8004906:	d093      	beq.n	8004830 <_dtoa_r+0x830>
 8004908:	9a04      	ldr	r2, [sp, #16]
 800490a:	331c      	adds	r3, #28
 800490c:	441a      	add	r2, r3
 800490e:	9204      	str	r2, [sp, #16]
 8004910:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004912:	441e      	add	r6, r3
 8004914:	441a      	add	r2, r3
 8004916:	9209      	str	r2, [sp, #36]	@ 0x24
 8004918:	e78a      	b.n	8004830 <_dtoa_r+0x830>
 800491a:	4603      	mov	r3, r0
 800491c:	e7f4      	b.n	8004908 <_dtoa_r+0x908>
 800491e:	9b08      	ldr	r3, [sp, #32]
 8004920:	46b8      	mov	r8, r7
 8004922:	2b00      	cmp	r3, #0
 8004924:	dc20      	bgt.n	8004968 <_dtoa_r+0x968>
 8004926:	469b      	mov	fp, r3
 8004928:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800492a:	2b02      	cmp	r3, #2
 800492c:	dd1e      	ble.n	800496c <_dtoa_r+0x96c>
 800492e:	f1bb 0f00 	cmp.w	fp, #0
 8004932:	f47f adb1 	bne.w	8004498 <_dtoa_r+0x498>
 8004936:	4621      	mov	r1, r4
 8004938:	465b      	mov	r3, fp
 800493a:	2205      	movs	r2, #5
 800493c:	4648      	mov	r0, r9
 800493e:	f000 fa93 	bl	8004e68 <__multadd>
 8004942:	4601      	mov	r1, r0
 8004944:	4604      	mov	r4, r0
 8004946:	9803      	ldr	r0, [sp, #12]
 8004948:	f000 fce8 	bl	800531c <__mcmp>
 800494c:	2800      	cmp	r0, #0
 800494e:	f77f ada3 	ble.w	8004498 <_dtoa_r+0x498>
 8004952:	4656      	mov	r6, sl
 8004954:	2331      	movs	r3, #49	@ 0x31
 8004956:	f108 0801 	add.w	r8, r8, #1
 800495a:	f806 3b01 	strb.w	r3, [r6], #1
 800495e:	e59f      	b.n	80044a0 <_dtoa_r+0x4a0>
 8004960:	46b8      	mov	r8, r7
 8004962:	9c08      	ldr	r4, [sp, #32]
 8004964:	4625      	mov	r5, r4
 8004966:	e7f4      	b.n	8004952 <_dtoa_r+0x952>
 8004968:	f8dd b020 	ldr.w	fp, [sp, #32]
 800496c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8101 	beq.w	8004b76 <_dtoa_r+0xb76>
 8004974:	2e00      	cmp	r6, #0
 8004976:	dd05      	ble.n	8004984 <_dtoa_r+0x984>
 8004978:	4629      	mov	r1, r5
 800497a:	4632      	mov	r2, r6
 800497c:	4648      	mov	r0, r9
 800497e:	f000 fc61 	bl	8005244 <__lshift>
 8004982:	4605      	mov	r5, r0
 8004984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004986:	2b00      	cmp	r3, #0
 8004988:	d05c      	beq.n	8004a44 <_dtoa_r+0xa44>
 800498a:	4648      	mov	r0, r9
 800498c:	6869      	ldr	r1, [r5, #4]
 800498e:	f000 fa09 	bl	8004da4 <_Balloc>
 8004992:	4606      	mov	r6, r0
 8004994:	b928      	cbnz	r0, 80049a2 <_dtoa_r+0x9a2>
 8004996:	4602      	mov	r2, r0
 8004998:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800499c:	4b80      	ldr	r3, [pc, #512]	@ (8004ba0 <_dtoa_r+0xba0>)
 800499e:	f7ff bb43 	b.w	8004028 <_dtoa_r+0x28>
 80049a2:	692a      	ldr	r2, [r5, #16]
 80049a4:	f105 010c 	add.w	r1, r5, #12
 80049a8:	3202      	adds	r2, #2
 80049aa:	0092      	lsls	r2, r2, #2
 80049ac:	300c      	adds	r0, #12
 80049ae:	f002 f915 	bl	8006bdc <memcpy>
 80049b2:	2201      	movs	r2, #1
 80049b4:	4631      	mov	r1, r6
 80049b6:	4648      	mov	r0, r9
 80049b8:	f000 fc44 	bl	8005244 <__lshift>
 80049bc:	462f      	mov	r7, r5
 80049be:	4605      	mov	r5, r0
 80049c0:	f10a 0301 	add.w	r3, sl, #1
 80049c4:	9304      	str	r3, [sp, #16]
 80049c6:	eb0a 030b 	add.w	r3, sl, fp
 80049ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80049cc:	9b06      	ldr	r3, [sp, #24]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80049d4:	9b04      	ldr	r3, [sp, #16]
 80049d6:	4621      	mov	r1, r4
 80049d8:	9803      	ldr	r0, [sp, #12]
 80049da:	f103 3bff 	add.w	fp, r3, #4294967295
 80049de:	f7ff fa87 	bl	8003ef0 <quorem>
 80049e2:	4603      	mov	r3, r0
 80049e4:	4639      	mov	r1, r7
 80049e6:	3330      	adds	r3, #48	@ 0x30
 80049e8:	9006      	str	r0, [sp, #24]
 80049ea:	9803      	ldr	r0, [sp, #12]
 80049ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049ee:	f000 fc95 	bl	800531c <__mcmp>
 80049f2:	462a      	mov	r2, r5
 80049f4:	9008      	str	r0, [sp, #32]
 80049f6:	4621      	mov	r1, r4
 80049f8:	4648      	mov	r0, r9
 80049fa:	f000 fcab 	bl	8005354 <__mdiff>
 80049fe:	68c2      	ldr	r2, [r0, #12]
 8004a00:	4606      	mov	r6, r0
 8004a02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a04:	bb02      	cbnz	r2, 8004a48 <_dtoa_r+0xa48>
 8004a06:	4601      	mov	r1, r0
 8004a08:	9803      	ldr	r0, [sp, #12]
 8004a0a:	f000 fc87 	bl	800531c <__mcmp>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a12:	4631      	mov	r1, r6
 8004a14:	4648      	mov	r0, r9
 8004a16:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8004a1a:	f000 fa03 	bl	8004e24 <_Bfree>
 8004a1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004a20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004a22:	9e04      	ldr	r6, [sp, #16]
 8004a24:	ea42 0103 	orr.w	r1, r2, r3
 8004a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a2a:	4319      	orrs	r1, r3
 8004a2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a2e:	d10d      	bne.n	8004a4c <_dtoa_r+0xa4c>
 8004a30:	2b39      	cmp	r3, #57	@ 0x39
 8004a32:	d027      	beq.n	8004a84 <_dtoa_r+0xa84>
 8004a34:	9a08      	ldr	r2, [sp, #32]
 8004a36:	2a00      	cmp	r2, #0
 8004a38:	dd01      	ble.n	8004a3e <_dtoa_r+0xa3e>
 8004a3a:	9b06      	ldr	r3, [sp, #24]
 8004a3c:	3331      	adds	r3, #49	@ 0x31
 8004a3e:	f88b 3000 	strb.w	r3, [fp]
 8004a42:	e52e      	b.n	80044a2 <_dtoa_r+0x4a2>
 8004a44:	4628      	mov	r0, r5
 8004a46:	e7b9      	b.n	80049bc <_dtoa_r+0x9bc>
 8004a48:	2201      	movs	r2, #1
 8004a4a:	e7e2      	b.n	8004a12 <_dtoa_r+0xa12>
 8004a4c:	9908      	ldr	r1, [sp, #32]
 8004a4e:	2900      	cmp	r1, #0
 8004a50:	db04      	blt.n	8004a5c <_dtoa_r+0xa5c>
 8004a52:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8004a54:	4301      	orrs	r1, r0
 8004a56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a58:	4301      	orrs	r1, r0
 8004a5a:	d120      	bne.n	8004a9e <_dtoa_r+0xa9e>
 8004a5c:	2a00      	cmp	r2, #0
 8004a5e:	ddee      	ble.n	8004a3e <_dtoa_r+0xa3e>
 8004a60:	2201      	movs	r2, #1
 8004a62:	9903      	ldr	r1, [sp, #12]
 8004a64:	4648      	mov	r0, r9
 8004a66:	9304      	str	r3, [sp, #16]
 8004a68:	f000 fbec 	bl	8005244 <__lshift>
 8004a6c:	4621      	mov	r1, r4
 8004a6e:	9003      	str	r0, [sp, #12]
 8004a70:	f000 fc54 	bl	800531c <__mcmp>
 8004a74:	2800      	cmp	r0, #0
 8004a76:	9b04      	ldr	r3, [sp, #16]
 8004a78:	dc02      	bgt.n	8004a80 <_dtoa_r+0xa80>
 8004a7a:	d1e0      	bne.n	8004a3e <_dtoa_r+0xa3e>
 8004a7c:	07da      	lsls	r2, r3, #31
 8004a7e:	d5de      	bpl.n	8004a3e <_dtoa_r+0xa3e>
 8004a80:	2b39      	cmp	r3, #57	@ 0x39
 8004a82:	d1da      	bne.n	8004a3a <_dtoa_r+0xa3a>
 8004a84:	2339      	movs	r3, #57	@ 0x39
 8004a86:	f88b 3000 	strb.w	r3, [fp]
 8004a8a:	4633      	mov	r3, r6
 8004a8c:	461e      	mov	r6, r3
 8004a8e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004a92:	3b01      	subs	r3, #1
 8004a94:	2a39      	cmp	r2, #57	@ 0x39
 8004a96:	d04e      	beq.n	8004b36 <_dtoa_r+0xb36>
 8004a98:	3201      	adds	r2, #1
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	e501      	b.n	80044a2 <_dtoa_r+0x4a2>
 8004a9e:	2a00      	cmp	r2, #0
 8004aa0:	dd03      	ble.n	8004aaa <_dtoa_r+0xaaa>
 8004aa2:	2b39      	cmp	r3, #57	@ 0x39
 8004aa4:	d0ee      	beq.n	8004a84 <_dtoa_r+0xa84>
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	e7c9      	b.n	8004a3e <_dtoa_r+0xa3e>
 8004aaa:	9a04      	ldr	r2, [sp, #16]
 8004aac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004aae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004ab2:	428a      	cmp	r2, r1
 8004ab4:	d028      	beq.n	8004b08 <_dtoa_r+0xb08>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	220a      	movs	r2, #10
 8004aba:	9903      	ldr	r1, [sp, #12]
 8004abc:	4648      	mov	r0, r9
 8004abe:	f000 f9d3 	bl	8004e68 <__multadd>
 8004ac2:	42af      	cmp	r7, r5
 8004ac4:	9003      	str	r0, [sp, #12]
 8004ac6:	f04f 0300 	mov.w	r3, #0
 8004aca:	f04f 020a 	mov.w	r2, #10
 8004ace:	4639      	mov	r1, r7
 8004ad0:	4648      	mov	r0, r9
 8004ad2:	d107      	bne.n	8004ae4 <_dtoa_r+0xae4>
 8004ad4:	f000 f9c8 	bl	8004e68 <__multadd>
 8004ad8:	4607      	mov	r7, r0
 8004ada:	4605      	mov	r5, r0
 8004adc:	9b04      	ldr	r3, [sp, #16]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	9304      	str	r3, [sp, #16]
 8004ae2:	e777      	b.n	80049d4 <_dtoa_r+0x9d4>
 8004ae4:	f000 f9c0 	bl	8004e68 <__multadd>
 8004ae8:	4629      	mov	r1, r5
 8004aea:	4607      	mov	r7, r0
 8004aec:	2300      	movs	r3, #0
 8004aee:	220a      	movs	r2, #10
 8004af0:	4648      	mov	r0, r9
 8004af2:	f000 f9b9 	bl	8004e68 <__multadd>
 8004af6:	4605      	mov	r5, r0
 8004af8:	e7f0      	b.n	8004adc <_dtoa_r+0xadc>
 8004afa:	f1bb 0f00 	cmp.w	fp, #0
 8004afe:	bfcc      	ite	gt
 8004b00:	465e      	movgt	r6, fp
 8004b02:	2601      	movle	r6, #1
 8004b04:	2700      	movs	r7, #0
 8004b06:	4456      	add	r6, sl
 8004b08:	2201      	movs	r2, #1
 8004b0a:	9903      	ldr	r1, [sp, #12]
 8004b0c:	4648      	mov	r0, r9
 8004b0e:	9304      	str	r3, [sp, #16]
 8004b10:	f000 fb98 	bl	8005244 <__lshift>
 8004b14:	4621      	mov	r1, r4
 8004b16:	9003      	str	r0, [sp, #12]
 8004b18:	f000 fc00 	bl	800531c <__mcmp>
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	dcb4      	bgt.n	8004a8a <_dtoa_r+0xa8a>
 8004b20:	d102      	bne.n	8004b28 <_dtoa_r+0xb28>
 8004b22:	9b04      	ldr	r3, [sp, #16]
 8004b24:	07db      	lsls	r3, r3, #31
 8004b26:	d4b0      	bmi.n	8004a8a <_dtoa_r+0xa8a>
 8004b28:	4633      	mov	r3, r6
 8004b2a:	461e      	mov	r6, r3
 8004b2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b30:	2a30      	cmp	r2, #48	@ 0x30
 8004b32:	d0fa      	beq.n	8004b2a <_dtoa_r+0xb2a>
 8004b34:	e4b5      	b.n	80044a2 <_dtoa_r+0x4a2>
 8004b36:	459a      	cmp	sl, r3
 8004b38:	d1a8      	bne.n	8004a8c <_dtoa_r+0xa8c>
 8004b3a:	2331      	movs	r3, #49	@ 0x31
 8004b3c:	f108 0801 	add.w	r8, r8, #1
 8004b40:	f88a 3000 	strb.w	r3, [sl]
 8004b44:	e4ad      	b.n	80044a2 <_dtoa_r+0x4a2>
 8004b46:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004b48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004ba4 <_dtoa_r+0xba4>
 8004b4c:	b11b      	cbz	r3, 8004b56 <_dtoa_r+0xb56>
 8004b4e:	f10a 0308 	add.w	r3, sl, #8
 8004b52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	4650      	mov	r0, sl
 8004b58:	b017      	add	sp, #92	@ 0x5c
 8004b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	f77f ae2e 	ble.w	80047c2 <_dtoa_r+0x7c2>
 8004b66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b68:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b6a:	2001      	movs	r0, #1
 8004b6c:	e64d      	b.n	800480a <_dtoa_r+0x80a>
 8004b6e:	f1bb 0f00 	cmp.w	fp, #0
 8004b72:	f77f aed9 	ble.w	8004928 <_dtoa_r+0x928>
 8004b76:	4656      	mov	r6, sl
 8004b78:	4621      	mov	r1, r4
 8004b7a:	9803      	ldr	r0, [sp, #12]
 8004b7c:	f7ff f9b8 	bl	8003ef0 <quorem>
 8004b80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004b84:	f806 3b01 	strb.w	r3, [r6], #1
 8004b88:	eba6 020a 	sub.w	r2, r6, sl
 8004b8c:	4593      	cmp	fp, r2
 8004b8e:	ddb4      	ble.n	8004afa <_dtoa_r+0xafa>
 8004b90:	2300      	movs	r3, #0
 8004b92:	220a      	movs	r2, #10
 8004b94:	4648      	mov	r0, r9
 8004b96:	9903      	ldr	r1, [sp, #12]
 8004b98:	f000 f966 	bl	8004e68 <__multadd>
 8004b9c:	9003      	str	r0, [sp, #12]
 8004b9e:	e7eb      	b.n	8004b78 <_dtoa_r+0xb78>
 8004ba0:	0800765b 	.word	0x0800765b
 8004ba4:	080075df 	.word	0x080075df

08004ba8 <_free_r>:
 8004ba8:	b538      	push	{r3, r4, r5, lr}
 8004baa:	4605      	mov	r5, r0
 8004bac:	2900      	cmp	r1, #0
 8004bae:	d040      	beq.n	8004c32 <_free_r+0x8a>
 8004bb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bb4:	1f0c      	subs	r4, r1, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	bfb8      	it	lt
 8004bba:	18e4      	addlt	r4, r4, r3
 8004bbc:	f000 f8e6 	bl	8004d8c <__malloc_lock>
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c34 <_free_r+0x8c>)
 8004bc2:	6813      	ldr	r3, [r2, #0]
 8004bc4:	b933      	cbnz	r3, 8004bd4 <_free_r+0x2c>
 8004bc6:	6063      	str	r3, [r4, #4]
 8004bc8:	6014      	str	r4, [r2, #0]
 8004bca:	4628      	mov	r0, r5
 8004bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bd0:	f000 b8e2 	b.w	8004d98 <__malloc_unlock>
 8004bd4:	42a3      	cmp	r3, r4
 8004bd6:	d908      	bls.n	8004bea <_free_r+0x42>
 8004bd8:	6820      	ldr	r0, [r4, #0]
 8004bda:	1821      	adds	r1, r4, r0
 8004bdc:	428b      	cmp	r3, r1
 8004bde:	bf01      	itttt	eq
 8004be0:	6819      	ldreq	r1, [r3, #0]
 8004be2:	685b      	ldreq	r3, [r3, #4]
 8004be4:	1809      	addeq	r1, r1, r0
 8004be6:	6021      	streq	r1, [r4, #0]
 8004be8:	e7ed      	b.n	8004bc6 <_free_r+0x1e>
 8004bea:	461a      	mov	r2, r3
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	b10b      	cbz	r3, 8004bf4 <_free_r+0x4c>
 8004bf0:	42a3      	cmp	r3, r4
 8004bf2:	d9fa      	bls.n	8004bea <_free_r+0x42>
 8004bf4:	6811      	ldr	r1, [r2, #0]
 8004bf6:	1850      	adds	r0, r2, r1
 8004bf8:	42a0      	cmp	r0, r4
 8004bfa:	d10b      	bne.n	8004c14 <_free_r+0x6c>
 8004bfc:	6820      	ldr	r0, [r4, #0]
 8004bfe:	4401      	add	r1, r0
 8004c00:	1850      	adds	r0, r2, r1
 8004c02:	4283      	cmp	r3, r0
 8004c04:	6011      	str	r1, [r2, #0]
 8004c06:	d1e0      	bne.n	8004bca <_free_r+0x22>
 8004c08:	6818      	ldr	r0, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	4408      	add	r0, r1
 8004c0e:	6010      	str	r0, [r2, #0]
 8004c10:	6053      	str	r3, [r2, #4]
 8004c12:	e7da      	b.n	8004bca <_free_r+0x22>
 8004c14:	d902      	bls.n	8004c1c <_free_r+0x74>
 8004c16:	230c      	movs	r3, #12
 8004c18:	602b      	str	r3, [r5, #0]
 8004c1a:	e7d6      	b.n	8004bca <_free_r+0x22>
 8004c1c:	6820      	ldr	r0, [r4, #0]
 8004c1e:	1821      	adds	r1, r4, r0
 8004c20:	428b      	cmp	r3, r1
 8004c22:	bf01      	itttt	eq
 8004c24:	6819      	ldreq	r1, [r3, #0]
 8004c26:	685b      	ldreq	r3, [r3, #4]
 8004c28:	1809      	addeq	r1, r1, r0
 8004c2a:	6021      	streq	r1, [r4, #0]
 8004c2c:	6063      	str	r3, [r4, #4]
 8004c2e:	6054      	str	r4, [r2, #4]
 8004c30:	e7cb      	b.n	8004bca <_free_r+0x22>
 8004c32:	bd38      	pop	{r3, r4, r5, pc}
 8004c34:	200003dc 	.word	0x200003dc

08004c38 <malloc>:
 8004c38:	4b02      	ldr	r3, [pc, #8]	@ (8004c44 <malloc+0xc>)
 8004c3a:	4601      	mov	r1, r0
 8004c3c:	6818      	ldr	r0, [r3, #0]
 8004c3e:	f000 b825 	b.w	8004c8c <_malloc_r>
 8004c42:	bf00      	nop
 8004c44:	20000018 	.word	0x20000018

08004c48 <sbrk_aligned>:
 8004c48:	b570      	push	{r4, r5, r6, lr}
 8004c4a:	4e0f      	ldr	r6, [pc, #60]	@ (8004c88 <sbrk_aligned+0x40>)
 8004c4c:	460c      	mov	r4, r1
 8004c4e:	6831      	ldr	r1, [r6, #0]
 8004c50:	4605      	mov	r5, r0
 8004c52:	b911      	cbnz	r1, 8004c5a <sbrk_aligned+0x12>
 8004c54:	f001 ffb2 	bl	8006bbc <_sbrk_r>
 8004c58:	6030      	str	r0, [r6, #0]
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	f001 ffad 	bl	8006bbc <_sbrk_r>
 8004c62:	1c43      	adds	r3, r0, #1
 8004c64:	d103      	bne.n	8004c6e <sbrk_aligned+0x26>
 8004c66:	f04f 34ff 	mov.w	r4, #4294967295
 8004c6a:	4620      	mov	r0, r4
 8004c6c:	bd70      	pop	{r4, r5, r6, pc}
 8004c6e:	1cc4      	adds	r4, r0, #3
 8004c70:	f024 0403 	bic.w	r4, r4, #3
 8004c74:	42a0      	cmp	r0, r4
 8004c76:	d0f8      	beq.n	8004c6a <sbrk_aligned+0x22>
 8004c78:	1a21      	subs	r1, r4, r0
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	f001 ff9e 	bl	8006bbc <_sbrk_r>
 8004c80:	3001      	adds	r0, #1
 8004c82:	d1f2      	bne.n	8004c6a <sbrk_aligned+0x22>
 8004c84:	e7ef      	b.n	8004c66 <sbrk_aligned+0x1e>
 8004c86:	bf00      	nop
 8004c88:	200003d8 	.word	0x200003d8

08004c8c <_malloc_r>:
 8004c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c90:	1ccd      	adds	r5, r1, #3
 8004c92:	f025 0503 	bic.w	r5, r5, #3
 8004c96:	3508      	adds	r5, #8
 8004c98:	2d0c      	cmp	r5, #12
 8004c9a:	bf38      	it	cc
 8004c9c:	250c      	movcc	r5, #12
 8004c9e:	2d00      	cmp	r5, #0
 8004ca0:	4606      	mov	r6, r0
 8004ca2:	db01      	blt.n	8004ca8 <_malloc_r+0x1c>
 8004ca4:	42a9      	cmp	r1, r5
 8004ca6:	d904      	bls.n	8004cb2 <_malloc_r+0x26>
 8004ca8:	230c      	movs	r3, #12
 8004caa:	6033      	str	r3, [r6, #0]
 8004cac:	2000      	movs	r0, #0
 8004cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d88 <_malloc_r+0xfc>
 8004cb6:	f000 f869 	bl	8004d8c <__malloc_lock>
 8004cba:	f8d8 3000 	ldr.w	r3, [r8]
 8004cbe:	461c      	mov	r4, r3
 8004cc0:	bb44      	cbnz	r4, 8004d14 <_malloc_r+0x88>
 8004cc2:	4629      	mov	r1, r5
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f7ff ffbf 	bl	8004c48 <sbrk_aligned>
 8004cca:	1c43      	adds	r3, r0, #1
 8004ccc:	4604      	mov	r4, r0
 8004cce:	d158      	bne.n	8004d82 <_malloc_r+0xf6>
 8004cd0:	f8d8 4000 	ldr.w	r4, [r8]
 8004cd4:	4627      	mov	r7, r4
 8004cd6:	2f00      	cmp	r7, #0
 8004cd8:	d143      	bne.n	8004d62 <_malloc_r+0xd6>
 8004cda:	2c00      	cmp	r4, #0
 8004cdc:	d04b      	beq.n	8004d76 <_malloc_r+0xea>
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	4639      	mov	r1, r7
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	eb04 0903 	add.w	r9, r4, r3
 8004ce8:	f001 ff68 	bl	8006bbc <_sbrk_r>
 8004cec:	4581      	cmp	r9, r0
 8004cee:	d142      	bne.n	8004d76 <_malloc_r+0xea>
 8004cf0:	6821      	ldr	r1, [r4, #0]
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	1a6d      	subs	r5, r5, r1
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f7ff ffa6 	bl	8004c48 <sbrk_aligned>
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	d03a      	beq.n	8004d76 <_malloc_r+0xea>
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	442b      	add	r3, r5
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	f8d8 3000 	ldr.w	r3, [r8]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	bb62      	cbnz	r2, 8004d68 <_malloc_r+0xdc>
 8004d0e:	f8c8 7000 	str.w	r7, [r8]
 8004d12:	e00f      	b.n	8004d34 <_malloc_r+0xa8>
 8004d14:	6822      	ldr	r2, [r4, #0]
 8004d16:	1b52      	subs	r2, r2, r5
 8004d18:	d420      	bmi.n	8004d5c <_malloc_r+0xd0>
 8004d1a:	2a0b      	cmp	r2, #11
 8004d1c:	d917      	bls.n	8004d4e <_malloc_r+0xc2>
 8004d1e:	1961      	adds	r1, r4, r5
 8004d20:	42a3      	cmp	r3, r4
 8004d22:	6025      	str	r5, [r4, #0]
 8004d24:	bf18      	it	ne
 8004d26:	6059      	strne	r1, [r3, #4]
 8004d28:	6863      	ldr	r3, [r4, #4]
 8004d2a:	bf08      	it	eq
 8004d2c:	f8c8 1000 	streq.w	r1, [r8]
 8004d30:	5162      	str	r2, [r4, r5]
 8004d32:	604b      	str	r3, [r1, #4]
 8004d34:	4630      	mov	r0, r6
 8004d36:	f000 f82f 	bl	8004d98 <__malloc_unlock>
 8004d3a:	f104 000b 	add.w	r0, r4, #11
 8004d3e:	1d23      	adds	r3, r4, #4
 8004d40:	f020 0007 	bic.w	r0, r0, #7
 8004d44:	1ac2      	subs	r2, r0, r3
 8004d46:	bf1c      	itt	ne
 8004d48:	1a1b      	subne	r3, r3, r0
 8004d4a:	50a3      	strne	r3, [r4, r2]
 8004d4c:	e7af      	b.n	8004cae <_malloc_r+0x22>
 8004d4e:	6862      	ldr	r2, [r4, #4]
 8004d50:	42a3      	cmp	r3, r4
 8004d52:	bf0c      	ite	eq
 8004d54:	f8c8 2000 	streq.w	r2, [r8]
 8004d58:	605a      	strne	r2, [r3, #4]
 8004d5a:	e7eb      	b.n	8004d34 <_malloc_r+0xa8>
 8004d5c:	4623      	mov	r3, r4
 8004d5e:	6864      	ldr	r4, [r4, #4]
 8004d60:	e7ae      	b.n	8004cc0 <_malloc_r+0x34>
 8004d62:	463c      	mov	r4, r7
 8004d64:	687f      	ldr	r7, [r7, #4]
 8004d66:	e7b6      	b.n	8004cd6 <_malloc_r+0x4a>
 8004d68:	461a      	mov	r2, r3
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	42a3      	cmp	r3, r4
 8004d6e:	d1fb      	bne.n	8004d68 <_malloc_r+0xdc>
 8004d70:	2300      	movs	r3, #0
 8004d72:	6053      	str	r3, [r2, #4]
 8004d74:	e7de      	b.n	8004d34 <_malloc_r+0xa8>
 8004d76:	230c      	movs	r3, #12
 8004d78:	4630      	mov	r0, r6
 8004d7a:	6033      	str	r3, [r6, #0]
 8004d7c:	f000 f80c 	bl	8004d98 <__malloc_unlock>
 8004d80:	e794      	b.n	8004cac <_malloc_r+0x20>
 8004d82:	6005      	str	r5, [r0, #0]
 8004d84:	e7d6      	b.n	8004d34 <_malloc_r+0xa8>
 8004d86:	bf00      	nop
 8004d88:	200003dc 	.word	0x200003dc

08004d8c <__malloc_lock>:
 8004d8c:	4801      	ldr	r0, [pc, #4]	@ (8004d94 <__malloc_lock+0x8>)
 8004d8e:	f7ff b89a 	b.w	8003ec6 <__retarget_lock_acquire_recursive>
 8004d92:	bf00      	nop
 8004d94:	200003d4 	.word	0x200003d4

08004d98 <__malloc_unlock>:
 8004d98:	4801      	ldr	r0, [pc, #4]	@ (8004da0 <__malloc_unlock+0x8>)
 8004d9a:	f7ff b895 	b.w	8003ec8 <__retarget_lock_release_recursive>
 8004d9e:	bf00      	nop
 8004da0:	200003d4 	.word	0x200003d4

08004da4 <_Balloc>:
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	69c6      	ldr	r6, [r0, #28]
 8004da8:	4604      	mov	r4, r0
 8004daa:	460d      	mov	r5, r1
 8004dac:	b976      	cbnz	r6, 8004dcc <_Balloc+0x28>
 8004dae:	2010      	movs	r0, #16
 8004db0:	f7ff ff42 	bl	8004c38 <malloc>
 8004db4:	4602      	mov	r2, r0
 8004db6:	61e0      	str	r0, [r4, #28]
 8004db8:	b920      	cbnz	r0, 8004dc4 <_Balloc+0x20>
 8004dba:	216b      	movs	r1, #107	@ 0x6b
 8004dbc:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <_Balloc+0x78>)
 8004dbe:	4818      	ldr	r0, [pc, #96]	@ (8004e20 <_Balloc+0x7c>)
 8004dc0:	f001 ff20 	bl	8006c04 <__assert_func>
 8004dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004dc8:	6006      	str	r6, [r0, #0]
 8004dca:	60c6      	str	r6, [r0, #12]
 8004dcc:	69e6      	ldr	r6, [r4, #28]
 8004dce:	68f3      	ldr	r3, [r6, #12]
 8004dd0:	b183      	cbz	r3, 8004df4 <_Balloc+0x50>
 8004dd2:	69e3      	ldr	r3, [r4, #28]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004dda:	b9b8      	cbnz	r0, 8004e0c <_Balloc+0x68>
 8004ddc:	2101      	movs	r1, #1
 8004dde:	fa01 f605 	lsl.w	r6, r1, r5
 8004de2:	1d72      	adds	r2, r6, #5
 8004de4:	4620      	mov	r0, r4
 8004de6:	0092      	lsls	r2, r2, #2
 8004de8:	f001 ff2a 	bl	8006c40 <_calloc_r>
 8004dec:	b160      	cbz	r0, 8004e08 <_Balloc+0x64>
 8004dee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004df2:	e00e      	b.n	8004e12 <_Balloc+0x6e>
 8004df4:	2221      	movs	r2, #33	@ 0x21
 8004df6:	2104      	movs	r1, #4
 8004df8:	4620      	mov	r0, r4
 8004dfa:	f001 ff21 	bl	8006c40 <_calloc_r>
 8004dfe:	69e3      	ldr	r3, [r4, #28]
 8004e00:	60f0      	str	r0, [r6, #12]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1e4      	bne.n	8004dd2 <_Balloc+0x2e>
 8004e08:	2000      	movs	r0, #0
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	6802      	ldr	r2, [r0, #0]
 8004e0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004e12:	2300      	movs	r3, #0
 8004e14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e18:	e7f7      	b.n	8004e0a <_Balloc+0x66>
 8004e1a:	bf00      	nop
 8004e1c:	080075ec 	.word	0x080075ec
 8004e20:	0800766c 	.word	0x0800766c

08004e24 <_Bfree>:
 8004e24:	b570      	push	{r4, r5, r6, lr}
 8004e26:	69c6      	ldr	r6, [r0, #28]
 8004e28:	4605      	mov	r5, r0
 8004e2a:	460c      	mov	r4, r1
 8004e2c:	b976      	cbnz	r6, 8004e4c <_Bfree+0x28>
 8004e2e:	2010      	movs	r0, #16
 8004e30:	f7ff ff02 	bl	8004c38 <malloc>
 8004e34:	4602      	mov	r2, r0
 8004e36:	61e8      	str	r0, [r5, #28]
 8004e38:	b920      	cbnz	r0, 8004e44 <_Bfree+0x20>
 8004e3a:	218f      	movs	r1, #143	@ 0x8f
 8004e3c:	4b08      	ldr	r3, [pc, #32]	@ (8004e60 <_Bfree+0x3c>)
 8004e3e:	4809      	ldr	r0, [pc, #36]	@ (8004e64 <_Bfree+0x40>)
 8004e40:	f001 fee0 	bl	8006c04 <__assert_func>
 8004e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e48:	6006      	str	r6, [r0, #0]
 8004e4a:	60c6      	str	r6, [r0, #12]
 8004e4c:	b13c      	cbz	r4, 8004e5e <_Bfree+0x3a>
 8004e4e:	69eb      	ldr	r3, [r5, #28]
 8004e50:	6862      	ldr	r2, [r4, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e58:	6021      	str	r1, [r4, #0]
 8004e5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	080075ec 	.word	0x080075ec
 8004e64:	0800766c 	.word	0x0800766c

08004e68 <__multadd>:
 8004e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e6c:	4607      	mov	r7, r0
 8004e6e:	460c      	mov	r4, r1
 8004e70:	461e      	mov	r6, r3
 8004e72:	2000      	movs	r0, #0
 8004e74:	690d      	ldr	r5, [r1, #16]
 8004e76:	f101 0c14 	add.w	ip, r1, #20
 8004e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8004e7e:	3001      	adds	r0, #1
 8004e80:	b299      	uxth	r1, r3
 8004e82:	fb02 6101 	mla	r1, r2, r1, r6
 8004e86:	0c1e      	lsrs	r6, r3, #16
 8004e88:	0c0b      	lsrs	r3, r1, #16
 8004e8a:	fb02 3306 	mla	r3, r2, r6, r3
 8004e8e:	b289      	uxth	r1, r1
 8004e90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e94:	4285      	cmp	r5, r0
 8004e96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004e9a:	f84c 1b04 	str.w	r1, [ip], #4
 8004e9e:	dcec      	bgt.n	8004e7a <__multadd+0x12>
 8004ea0:	b30e      	cbz	r6, 8004ee6 <__multadd+0x7e>
 8004ea2:	68a3      	ldr	r3, [r4, #8]
 8004ea4:	42ab      	cmp	r3, r5
 8004ea6:	dc19      	bgt.n	8004edc <__multadd+0x74>
 8004ea8:	6861      	ldr	r1, [r4, #4]
 8004eaa:	4638      	mov	r0, r7
 8004eac:	3101      	adds	r1, #1
 8004eae:	f7ff ff79 	bl	8004da4 <_Balloc>
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	b928      	cbnz	r0, 8004ec2 <__multadd+0x5a>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	21ba      	movs	r1, #186	@ 0xba
 8004eba:	4b0c      	ldr	r3, [pc, #48]	@ (8004eec <__multadd+0x84>)
 8004ebc:	480c      	ldr	r0, [pc, #48]	@ (8004ef0 <__multadd+0x88>)
 8004ebe:	f001 fea1 	bl	8006c04 <__assert_func>
 8004ec2:	6922      	ldr	r2, [r4, #16]
 8004ec4:	f104 010c 	add.w	r1, r4, #12
 8004ec8:	3202      	adds	r2, #2
 8004eca:	0092      	lsls	r2, r2, #2
 8004ecc:	300c      	adds	r0, #12
 8004ece:	f001 fe85 	bl	8006bdc <memcpy>
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f7ff ffa5 	bl	8004e24 <_Bfree>
 8004eda:	4644      	mov	r4, r8
 8004edc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ee0:	3501      	adds	r5, #1
 8004ee2:	615e      	str	r6, [r3, #20]
 8004ee4:	6125      	str	r5, [r4, #16]
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eec:	0800765b 	.word	0x0800765b
 8004ef0:	0800766c 	.word	0x0800766c

08004ef4 <__s2b>:
 8004ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ef8:	4615      	mov	r5, r2
 8004efa:	2209      	movs	r2, #9
 8004efc:	461f      	mov	r7, r3
 8004efe:	3308      	adds	r3, #8
 8004f00:	460c      	mov	r4, r1
 8004f02:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f06:	4606      	mov	r6, r0
 8004f08:	2201      	movs	r2, #1
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	db09      	blt.n	8004f24 <__s2b+0x30>
 8004f10:	4630      	mov	r0, r6
 8004f12:	f7ff ff47 	bl	8004da4 <_Balloc>
 8004f16:	b940      	cbnz	r0, 8004f2a <__s2b+0x36>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	21d3      	movs	r1, #211	@ 0xd3
 8004f1c:	4b18      	ldr	r3, [pc, #96]	@ (8004f80 <__s2b+0x8c>)
 8004f1e:	4819      	ldr	r0, [pc, #100]	@ (8004f84 <__s2b+0x90>)
 8004f20:	f001 fe70 	bl	8006c04 <__assert_func>
 8004f24:	0052      	lsls	r2, r2, #1
 8004f26:	3101      	adds	r1, #1
 8004f28:	e7f0      	b.n	8004f0c <__s2b+0x18>
 8004f2a:	9b08      	ldr	r3, [sp, #32]
 8004f2c:	2d09      	cmp	r5, #9
 8004f2e:	6143      	str	r3, [r0, #20]
 8004f30:	f04f 0301 	mov.w	r3, #1
 8004f34:	6103      	str	r3, [r0, #16]
 8004f36:	dd16      	ble.n	8004f66 <__s2b+0x72>
 8004f38:	f104 0909 	add.w	r9, r4, #9
 8004f3c:	46c8      	mov	r8, r9
 8004f3e:	442c      	add	r4, r5
 8004f40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004f44:	4601      	mov	r1, r0
 8004f46:	220a      	movs	r2, #10
 8004f48:	4630      	mov	r0, r6
 8004f4a:	3b30      	subs	r3, #48	@ 0x30
 8004f4c:	f7ff ff8c 	bl	8004e68 <__multadd>
 8004f50:	45a0      	cmp	r8, r4
 8004f52:	d1f5      	bne.n	8004f40 <__s2b+0x4c>
 8004f54:	f1a5 0408 	sub.w	r4, r5, #8
 8004f58:	444c      	add	r4, r9
 8004f5a:	1b2d      	subs	r5, r5, r4
 8004f5c:	1963      	adds	r3, r4, r5
 8004f5e:	42bb      	cmp	r3, r7
 8004f60:	db04      	blt.n	8004f6c <__s2b+0x78>
 8004f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f66:	2509      	movs	r5, #9
 8004f68:	340a      	adds	r4, #10
 8004f6a:	e7f6      	b.n	8004f5a <__s2b+0x66>
 8004f6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004f70:	4601      	mov	r1, r0
 8004f72:	220a      	movs	r2, #10
 8004f74:	4630      	mov	r0, r6
 8004f76:	3b30      	subs	r3, #48	@ 0x30
 8004f78:	f7ff ff76 	bl	8004e68 <__multadd>
 8004f7c:	e7ee      	b.n	8004f5c <__s2b+0x68>
 8004f7e:	bf00      	nop
 8004f80:	0800765b 	.word	0x0800765b
 8004f84:	0800766c 	.word	0x0800766c

08004f88 <__hi0bits>:
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004f8e:	bf3a      	itte	cc
 8004f90:	0403      	lslcc	r3, r0, #16
 8004f92:	2010      	movcc	r0, #16
 8004f94:	2000      	movcs	r0, #0
 8004f96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f9a:	bf3c      	itt	cc
 8004f9c:	021b      	lslcc	r3, r3, #8
 8004f9e:	3008      	addcc	r0, #8
 8004fa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fa4:	bf3c      	itt	cc
 8004fa6:	011b      	lslcc	r3, r3, #4
 8004fa8:	3004      	addcc	r0, #4
 8004faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fae:	bf3c      	itt	cc
 8004fb0:	009b      	lslcc	r3, r3, #2
 8004fb2:	3002      	addcc	r0, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	db05      	blt.n	8004fc4 <__hi0bits+0x3c>
 8004fb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004fbc:	f100 0001 	add.w	r0, r0, #1
 8004fc0:	bf08      	it	eq
 8004fc2:	2020      	moveq	r0, #32
 8004fc4:	4770      	bx	lr

08004fc6 <__lo0bits>:
 8004fc6:	6803      	ldr	r3, [r0, #0]
 8004fc8:	4602      	mov	r2, r0
 8004fca:	f013 0007 	ands.w	r0, r3, #7
 8004fce:	d00b      	beq.n	8004fe8 <__lo0bits+0x22>
 8004fd0:	07d9      	lsls	r1, r3, #31
 8004fd2:	d421      	bmi.n	8005018 <__lo0bits+0x52>
 8004fd4:	0798      	lsls	r0, r3, #30
 8004fd6:	bf49      	itett	mi
 8004fd8:	085b      	lsrmi	r3, r3, #1
 8004fda:	089b      	lsrpl	r3, r3, #2
 8004fdc:	2001      	movmi	r0, #1
 8004fde:	6013      	strmi	r3, [r2, #0]
 8004fe0:	bf5c      	itt	pl
 8004fe2:	2002      	movpl	r0, #2
 8004fe4:	6013      	strpl	r3, [r2, #0]
 8004fe6:	4770      	bx	lr
 8004fe8:	b299      	uxth	r1, r3
 8004fea:	b909      	cbnz	r1, 8004ff0 <__lo0bits+0x2a>
 8004fec:	2010      	movs	r0, #16
 8004fee:	0c1b      	lsrs	r3, r3, #16
 8004ff0:	b2d9      	uxtb	r1, r3
 8004ff2:	b909      	cbnz	r1, 8004ff8 <__lo0bits+0x32>
 8004ff4:	3008      	adds	r0, #8
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	0719      	lsls	r1, r3, #28
 8004ffa:	bf04      	itt	eq
 8004ffc:	091b      	lsreq	r3, r3, #4
 8004ffe:	3004      	addeq	r0, #4
 8005000:	0799      	lsls	r1, r3, #30
 8005002:	bf04      	itt	eq
 8005004:	089b      	lsreq	r3, r3, #2
 8005006:	3002      	addeq	r0, #2
 8005008:	07d9      	lsls	r1, r3, #31
 800500a:	d403      	bmi.n	8005014 <__lo0bits+0x4e>
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	f100 0001 	add.w	r0, r0, #1
 8005012:	d003      	beq.n	800501c <__lo0bits+0x56>
 8005014:	6013      	str	r3, [r2, #0]
 8005016:	4770      	bx	lr
 8005018:	2000      	movs	r0, #0
 800501a:	4770      	bx	lr
 800501c:	2020      	movs	r0, #32
 800501e:	4770      	bx	lr

08005020 <__i2b>:
 8005020:	b510      	push	{r4, lr}
 8005022:	460c      	mov	r4, r1
 8005024:	2101      	movs	r1, #1
 8005026:	f7ff febd 	bl	8004da4 <_Balloc>
 800502a:	4602      	mov	r2, r0
 800502c:	b928      	cbnz	r0, 800503a <__i2b+0x1a>
 800502e:	f240 1145 	movw	r1, #325	@ 0x145
 8005032:	4b04      	ldr	r3, [pc, #16]	@ (8005044 <__i2b+0x24>)
 8005034:	4804      	ldr	r0, [pc, #16]	@ (8005048 <__i2b+0x28>)
 8005036:	f001 fde5 	bl	8006c04 <__assert_func>
 800503a:	2301      	movs	r3, #1
 800503c:	6144      	str	r4, [r0, #20]
 800503e:	6103      	str	r3, [r0, #16]
 8005040:	bd10      	pop	{r4, pc}
 8005042:	bf00      	nop
 8005044:	0800765b 	.word	0x0800765b
 8005048:	0800766c 	.word	0x0800766c

0800504c <__multiply>:
 800504c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005050:	4617      	mov	r7, r2
 8005052:	690a      	ldr	r2, [r1, #16]
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	4689      	mov	r9, r1
 8005058:	429a      	cmp	r2, r3
 800505a:	bfa2      	ittt	ge
 800505c:	463b      	movge	r3, r7
 800505e:	460f      	movge	r7, r1
 8005060:	4699      	movge	r9, r3
 8005062:	693d      	ldr	r5, [r7, #16]
 8005064:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	eb05 060a 	add.w	r6, r5, sl
 8005070:	42b3      	cmp	r3, r6
 8005072:	b085      	sub	sp, #20
 8005074:	bfb8      	it	lt
 8005076:	3101      	addlt	r1, #1
 8005078:	f7ff fe94 	bl	8004da4 <_Balloc>
 800507c:	b930      	cbnz	r0, 800508c <__multiply+0x40>
 800507e:	4602      	mov	r2, r0
 8005080:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005084:	4b40      	ldr	r3, [pc, #256]	@ (8005188 <__multiply+0x13c>)
 8005086:	4841      	ldr	r0, [pc, #260]	@ (800518c <__multiply+0x140>)
 8005088:	f001 fdbc 	bl	8006c04 <__assert_func>
 800508c:	f100 0414 	add.w	r4, r0, #20
 8005090:	4623      	mov	r3, r4
 8005092:	2200      	movs	r2, #0
 8005094:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005098:	4573      	cmp	r3, lr
 800509a:	d320      	bcc.n	80050de <__multiply+0x92>
 800509c:	f107 0814 	add.w	r8, r7, #20
 80050a0:	f109 0114 	add.w	r1, r9, #20
 80050a4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80050a8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80050ac:	9302      	str	r3, [sp, #8]
 80050ae:	1beb      	subs	r3, r5, r7
 80050b0:	3b15      	subs	r3, #21
 80050b2:	f023 0303 	bic.w	r3, r3, #3
 80050b6:	3304      	adds	r3, #4
 80050b8:	3715      	adds	r7, #21
 80050ba:	42bd      	cmp	r5, r7
 80050bc:	bf38      	it	cc
 80050be:	2304      	movcc	r3, #4
 80050c0:	9301      	str	r3, [sp, #4]
 80050c2:	9b02      	ldr	r3, [sp, #8]
 80050c4:	9103      	str	r1, [sp, #12]
 80050c6:	428b      	cmp	r3, r1
 80050c8:	d80c      	bhi.n	80050e4 <__multiply+0x98>
 80050ca:	2e00      	cmp	r6, #0
 80050cc:	dd03      	ble.n	80050d6 <__multiply+0x8a>
 80050ce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d055      	beq.n	8005182 <__multiply+0x136>
 80050d6:	6106      	str	r6, [r0, #16]
 80050d8:	b005      	add	sp, #20
 80050da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050de:	f843 2b04 	str.w	r2, [r3], #4
 80050e2:	e7d9      	b.n	8005098 <__multiply+0x4c>
 80050e4:	f8b1 a000 	ldrh.w	sl, [r1]
 80050e8:	f1ba 0f00 	cmp.w	sl, #0
 80050ec:	d01f      	beq.n	800512e <__multiply+0xe2>
 80050ee:	46c4      	mov	ip, r8
 80050f0:	46a1      	mov	r9, r4
 80050f2:	2700      	movs	r7, #0
 80050f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80050f8:	f8d9 3000 	ldr.w	r3, [r9]
 80050fc:	fa1f fb82 	uxth.w	fp, r2
 8005100:	b29b      	uxth	r3, r3
 8005102:	fb0a 330b 	mla	r3, sl, fp, r3
 8005106:	443b      	add	r3, r7
 8005108:	f8d9 7000 	ldr.w	r7, [r9]
 800510c:	0c12      	lsrs	r2, r2, #16
 800510e:	0c3f      	lsrs	r7, r7, #16
 8005110:	fb0a 7202 	mla	r2, sl, r2, r7
 8005114:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005118:	b29b      	uxth	r3, r3
 800511a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800511e:	4565      	cmp	r5, ip
 8005120:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005124:	f849 3b04 	str.w	r3, [r9], #4
 8005128:	d8e4      	bhi.n	80050f4 <__multiply+0xa8>
 800512a:	9b01      	ldr	r3, [sp, #4]
 800512c:	50e7      	str	r7, [r4, r3]
 800512e:	9b03      	ldr	r3, [sp, #12]
 8005130:	3104      	adds	r1, #4
 8005132:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005136:	f1b9 0f00 	cmp.w	r9, #0
 800513a:	d020      	beq.n	800517e <__multiply+0x132>
 800513c:	4647      	mov	r7, r8
 800513e:	46a4      	mov	ip, r4
 8005140:	f04f 0a00 	mov.w	sl, #0
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	f8b7 b000 	ldrh.w	fp, [r7]
 800514a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800514e:	b29b      	uxth	r3, r3
 8005150:	fb09 220b 	mla	r2, r9, fp, r2
 8005154:	4452      	add	r2, sl
 8005156:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800515a:	f84c 3b04 	str.w	r3, [ip], #4
 800515e:	f857 3b04 	ldr.w	r3, [r7], #4
 8005162:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005166:	f8bc 3000 	ldrh.w	r3, [ip]
 800516a:	42bd      	cmp	r5, r7
 800516c:	fb09 330a 	mla	r3, r9, sl, r3
 8005170:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005174:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005178:	d8e5      	bhi.n	8005146 <__multiply+0xfa>
 800517a:	9a01      	ldr	r2, [sp, #4]
 800517c:	50a3      	str	r3, [r4, r2]
 800517e:	3404      	adds	r4, #4
 8005180:	e79f      	b.n	80050c2 <__multiply+0x76>
 8005182:	3e01      	subs	r6, #1
 8005184:	e7a1      	b.n	80050ca <__multiply+0x7e>
 8005186:	bf00      	nop
 8005188:	0800765b 	.word	0x0800765b
 800518c:	0800766c 	.word	0x0800766c

08005190 <__pow5mult>:
 8005190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005194:	4615      	mov	r5, r2
 8005196:	f012 0203 	ands.w	r2, r2, #3
 800519a:	4607      	mov	r7, r0
 800519c:	460e      	mov	r6, r1
 800519e:	d007      	beq.n	80051b0 <__pow5mult+0x20>
 80051a0:	4c25      	ldr	r4, [pc, #148]	@ (8005238 <__pow5mult+0xa8>)
 80051a2:	3a01      	subs	r2, #1
 80051a4:	2300      	movs	r3, #0
 80051a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80051aa:	f7ff fe5d 	bl	8004e68 <__multadd>
 80051ae:	4606      	mov	r6, r0
 80051b0:	10ad      	asrs	r5, r5, #2
 80051b2:	d03d      	beq.n	8005230 <__pow5mult+0xa0>
 80051b4:	69fc      	ldr	r4, [r7, #28]
 80051b6:	b97c      	cbnz	r4, 80051d8 <__pow5mult+0x48>
 80051b8:	2010      	movs	r0, #16
 80051ba:	f7ff fd3d 	bl	8004c38 <malloc>
 80051be:	4602      	mov	r2, r0
 80051c0:	61f8      	str	r0, [r7, #28]
 80051c2:	b928      	cbnz	r0, 80051d0 <__pow5mult+0x40>
 80051c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80051c8:	4b1c      	ldr	r3, [pc, #112]	@ (800523c <__pow5mult+0xac>)
 80051ca:	481d      	ldr	r0, [pc, #116]	@ (8005240 <__pow5mult+0xb0>)
 80051cc:	f001 fd1a 	bl	8006c04 <__assert_func>
 80051d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80051d4:	6004      	str	r4, [r0, #0]
 80051d6:	60c4      	str	r4, [r0, #12]
 80051d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80051dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80051e0:	b94c      	cbnz	r4, 80051f6 <__pow5mult+0x66>
 80051e2:	f240 2171 	movw	r1, #625	@ 0x271
 80051e6:	4638      	mov	r0, r7
 80051e8:	f7ff ff1a 	bl	8005020 <__i2b>
 80051ec:	2300      	movs	r3, #0
 80051ee:	4604      	mov	r4, r0
 80051f0:	f8c8 0008 	str.w	r0, [r8, #8]
 80051f4:	6003      	str	r3, [r0, #0]
 80051f6:	f04f 0900 	mov.w	r9, #0
 80051fa:	07eb      	lsls	r3, r5, #31
 80051fc:	d50a      	bpl.n	8005214 <__pow5mult+0x84>
 80051fe:	4631      	mov	r1, r6
 8005200:	4622      	mov	r2, r4
 8005202:	4638      	mov	r0, r7
 8005204:	f7ff ff22 	bl	800504c <__multiply>
 8005208:	4680      	mov	r8, r0
 800520a:	4631      	mov	r1, r6
 800520c:	4638      	mov	r0, r7
 800520e:	f7ff fe09 	bl	8004e24 <_Bfree>
 8005212:	4646      	mov	r6, r8
 8005214:	106d      	asrs	r5, r5, #1
 8005216:	d00b      	beq.n	8005230 <__pow5mult+0xa0>
 8005218:	6820      	ldr	r0, [r4, #0]
 800521a:	b938      	cbnz	r0, 800522c <__pow5mult+0x9c>
 800521c:	4622      	mov	r2, r4
 800521e:	4621      	mov	r1, r4
 8005220:	4638      	mov	r0, r7
 8005222:	f7ff ff13 	bl	800504c <__multiply>
 8005226:	6020      	str	r0, [r4, #0]
 8005228:	f8c0 9000 	str.w	r9, [r0]
 800522c:	4604      	mov	r4, r0
 800522e:	e7e4      	b.n	80051fa <__pow5mult+0x6a>
 8005230:	4630      	mov	r0, r6
 8005232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005236:	bf00      	nop
 8005238:	0800777c 	.word	0x0800777c
 800523c:	080075ec 	.word	0x080075ec
 8005240:	0800766c 	.word	0x0800766c

08005244 <__lshift>:
 8005244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005248:	460c      	mov	r4, r1
 800524a:	4607      	mov	r7, r0
 800524c:	4691      	mov	r9, r2
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	6849      	ldr	r1, [r1, #4]
 8005252:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005256:	68a3      	ldr	r3, [r4, #8]
 8005258:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800525c:	f108 0601 	add.w	r6, r8, #1
 8005260:	42b3      	cmp	r3, r6
 8005262:	db0b      	blt.n	800527c <__lshift+0x38>
 8005264:	4638      	mov	r0, r7
 8005266:	f7ff fd9d 	bl	8004da4 <_Balloc>
 800526a:	4605      	mov	r5, r0
 800526c:	b948      	cbnz	r0, 8005282 <__lshift+0x3e>
 800526e:	4602      	mov	r2, r0
 8005270:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005274:	4b27      	ldr	r3, [pc, #156]	@ (8005314 <__lshift+0xd0>)
 8005276:	4828      	ldr	r0, [pc, #160]	@ (8005318 <__lshift+0xd4>)
 8005278:	f001 fcc4 	bl	8006c04 <__assert_func>
 800527c:	3101      	adds	r1, #1
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	e7ee      	b.n	8005260 <__lshift+0x1c>
 8005282:	2300      	movs	r3, #0
 8005284:	f100 0114 	add.w	r1, r0, #20
 8005288:	f100 0210 	add.w	r2, r0, #16
 800528c:	4618      	mov	r0, r3
 800528e:	4553      	cmp	r3, sl
 8005290:	db33      	blt.n	80052fa <__lshift+0xb6>
 8005292:	6920      	ldr	r0, [r4, #16]
 8005294:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005298:	f104 0314 	add.w	r3, r4, #20
 800529c:	f019 091f 	ands.w	r9, r9, #31
 80052a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80052a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80052a8:	d02b      	beq.n	8005302 <__lshift+0xbe>
 80052aa:	468a      	mov	sl, r1
 80052ac:	2200      	movs	r2, #0
 80052ae:	f1c9 0e20 	rsb	lr, r9, #32
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	fa00 f009 	lsl.w	r0, r0, r9
 80052b8:	4310      	orrs	r0, r2
 80052ba:	f84a 0b04 	str.w	r0, [sl], #4
 80052be:	f853 2b04 	ldr.w	r2, [r3], #4
 80052c2:	459c      	cmp	ip, r3
 80052c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80052c8:	d8f3      	bhi.n	80052b2 <__lshift+0x6e>
 80052ca:	ebac 0304 	sub.w	r3, ip, r4
 80052ce:	3b15      	subs	r3, #21
 80052d0:	f023 0303 	bic.w	r3, r3, #3
 80052d4:	3304      	adds	r3, #4
 80052d6:	f104 0015 	add.w	r0, r4, #21
 80052da:	4560      	cmp	r0, ip
 80052dc:	bf88      	it	hi
 80052de:	2304      	movhi	r3, #4
 80052e0:	50ca      	str	r2, [r1, r3]
 80052e2:	b10a      	cbz	r2, 80052e8 <__lshift+0xa4>
 80052e4:	f108 0602 	add.w	r6, r8, #2
 80052e8:	3e01      	subs	r6, #1
 80052ea:	4638      	mov	r0, r7
 80052ec:	4621      	mov	r1, r4
 80052ee:	612e      	str	r6, [r5, #16]
 80052f0:	f7ff fd98 	bl	8004e24 <_Bfree>
 80052f4:	4628      	mov	r0, r5
 80052f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80052fe:	3301      	adds	r3, #1
 8005300:	e7c5      	b.n	800528e <__lshift+0x4a>
 8005302:	3904      	subs	r1, #4
 8005304:	f853 2b04 	ldr.w	r2, [r3], #4
 8005308:	459c      	cmp	ip, r3
 800530a:	f841 2f04 	str.w	r2, [r1, #4]!
 800530e:	d8f9      	bhi.n	8005304 <__lshift+0xc0>
 8005310:	e7ea      	b.n	80052e8 <__lshift+0xa4>
 8005312:	bf00      	nop
 8005314:	0800765b 	.word	0x0800765b
 8005318:	0800766c 	.word	0x0800766c

0800531c <__mcmp>:
 800531c:	4603      	mov	r3, r0
 800531e:	690a      	ldr	r2, [r1, #16]
 8005320:	6900      	ldr	r0, [r0, #16]
 8005322:	b530      	push	{r4, r5, lr}
 8005324:	1a80      	subs	r0, r0, r2
 8005326:	d10e      	bne.n	8005346 <__mcmp+0x2a>
 8005328:	3314      	adds	r3, #20
 800532a:	3114      	adds	r1, #20
 800532c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005330:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005334:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005338:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800533c:	4295      	cmp	r5, r2
 800533e:	d003      	beq.n	8005348 <__mcmp+0x2c>
 8005340:	d205      	bcs.n	800534e <__mcmp+0x32>
 8005342:	f04f 30ff 	mov.w	r0, #4294967295
 8005346:	bd30      	pop	{r4, r5, pc}
 8005348:	42a3      	cmp	r3, r4
 800534a:	d3f3      	bcc.n	8005334 <__mcmp+0x18>
 800534c:	e7fb      	b.n	8005346 <__mcmp+0x2a>
 800534e:	2001      	movs	r0, #1
 8005350:	e7f9      	b.n	8005346 <__mcmp+0x2a>
	...

08005354 <__mdiff>:
 8005354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005358:	4689      	mov	r9, r1
 800535a:	4606      	mov	r6, r0
 800535c:	4611      	mov	r1, r2
 800535e:	4648      	mov	r0, r9
 8005360:	4614      	mov	r4, r2
 8005362:	f7ff ffdb 	bl	800531c <__mcmp>
 8005366:	1e05      	subs	r5, r0, #0
 8005368:	d112      	bne.n	8005390 <__mdiff+0x3c>
 800536a:	4629      	mov	r1, r5
 800536c:	4630      	mov	r0, r6
 800536e:	f7ff fd19 	bl	8004da4 <_Balloc>
 8005372:	4602      	mov	r2, r0
 8005374:	b928      	cbnz	r0, 8005382 <__mdiff+0x2e>
 8005376:	f240 2137 	movw	r1, #567	@ 0x237
 800537a:	4b3e      	ldr	r3, [pc, #248]	@ (8005474 <__mdiff+0x120>)
 800537c:	483e      	ldr	r0, [pc, #248]	@ (8005478 <__mdiff+0x124>)
 800537e:	f001 fc41 	bl	8006c04 <__assert_func>
 8005382:	2301      	movs	r3, #1
 8005384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005388:	4610      	mov	r0, r2
 800538a:	b003      	add	sp, #12
 800538c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005390:	bfbc      	itt	lt
 8005392:	464b      	movlt	r3, r9
 8005394:	46a1      	movlt	r9, r4
 8005396:	4630      	mov	r0, r6
 8005398:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800539c:	bfba      	itte	lt
 800539e:	461c      	movlt	r4, r3
 80053a0:	2501      	movlt	r5, #1
 80053a2:	2500      	movge	r5, #0
 80053a4:	f7ff fcfe 	bl	8004da4 <_Balloc>
 80053a8:	4602      	mov	r2, r0
 80053aa:	b918      	cbnz	r0, 80053b4 <__mdiff+0x60>
 80053ac:	f240 2145 	movw	r1, #581	@ 0x245
 80053b0:	4b30      	ldr	r3, [pc, #192]	@ (8005474 <__mdiff+0x120>)
 80053b2:	e7e3      	b.n	800537c <__mdiff+0x28>
 80053b4:	f100 0b14 	add.w	fp, r0, #20
 80053b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80053bc:	f109 0310 	add.w	r3, r9, #16
 80053c0:	60c5      	str	r5, [r0, #12]
 80053c2:	f04f 0c00 	mov.w	ip, #0
 80053c6:	f109 0514 	add.w	r5, r9, #20
 80053ca:	46d9      	mov	r9, fp
 80053cc:	6926      	ldr	r6, [r4, #16]
 80053ce:	f104 0e14 	add.w	lr, r4, #20
 80053d2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80053d6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80053da:	9301      	str	r3, [sp, #4]
 80053dc:	9b01      	ldr	r3, [sp, #4]
 80053de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80053e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80053e6:	b281      	uxth	r1, r0
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	fa1f f38a 	uxth.w	r3, sl
 80053ee:	1a5b      	subs	r3, r3, r1
 80053f0:	0c00      	lsrs	r0, r0, #16
 80053f2:	4463      	add	r3, ip
 80053f4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80053f8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005402:	4576      	cmp	r6, lr
 8005404:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005408:	f849 3b04 	str.w	r3, [r9], #4
 800540c:	d8e6      	bhi.n	80053dc <__mdiff+0x88>
 800540e:	1b33      	subs	r3, r6, r4
 8005410:	3b15      	subs	r3, #21
 8005412:	f023 0303 	bic.w	r3, r3, #3
 8005416:	3415      	adds	r4, #21
 8005418:	3304      	adds	r3, #4
 800541a:	42a6      	cmp	r6, r4
 800541c:	bf38      	it	cc
 800541e:	2304      	movcc	r3, #4
 8005420:	441d      	add	r5, r3
 8005422:	445b      	add	r3, fp
 8005424:	461e      	mov	r6, r3
 8005426:	462c      	mov	r4, r5
 8005428:	4544      	cmp	r4, r8
 800542a:	d30e      	bcc.n	800544a <__mdiff+0xf6>
 800542c:	f108 0103 	add.w	r1, r8, #3
 8005430:	1b49      	subs	r1, r1, r5
 8005432:	f021 0103 	bic.w	r1, r1, #3
 8005436:	3d03      	subs	r5, #3
 8005438:	45a8      	cmp	r8, r5
 800543a:	bf38      	it	cc
 800543c:	2100      	movcc	r1, #0
 800543e:	440b      	add	r3, r1
 8005440:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005444:	b199      	cbz	r1, 800546e <__mdiff+0x11a>
 8005446:	6117      	str	r7, [r2, #16]
 8005448:	e79e      	b.n	8005388 <__mdiff+0x34>
 800544a:	46e6      	mov	lr, ip
 800544c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005450:	fa1f fc81 	uxth.w	ip, r1
 8005454:	44f4      	add	ip, lr
 8005456:	0c08      	lsrs	r0, r1, #16
 8005458:	4471      	add	r1, lr
 800545a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800545e:	b289      	uxth	r1, r1
 8005460:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005464:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005468:	f846 1b04 	str.w	r1, [r6], #4
 800546c:	e7dc      	b.n	8005428 <__mdiff+0xd4>
 800546e:	3f01      	subs	r7, #1
 8005470:	e7e6      	b.n	8005440 <__mdiff+0xec>
 8005472:	bf00      	nop
 8005474:	0800765b 	.word	0x0800765b
 8005478:	0800766c 	.word	0x0800766c

0800547c <__ulp>:
 800547c:	4b0e      	ldr	r3, [pc, #56]	@ (80054b8 <__ulp+0x3c>)
 800547e:	400b      	ands	r3, r1
 8005480:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005484:	2b00      	cmp	r3, #0
 8005486:	dc08      	bgt.n	800549a <__ulp+0x1e>
 8005488:	425b      	negs	r3, r3
 800548a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800548e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005492:	da04      	bge.n	800549e <__ulp+0x22>
 8005494:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005498:	4113      	asrs	r3, r2
 800549a:	2200      	movs	r2, #0
 800549c:	e008      	b.n	80054b0 <__ulp+0x34>
 800549e:	f1a2 0314 	sub.w	r3, r2, #20
 80054a2:	2b1e      	cmp	r3, #30
 80054a4:	bfd6      	itet	le
 80054a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80054aa:	2201      	movgt	r2, #1
 80054ac:	40da      	lsrle	r2, r3
 80054ae:	2300      	movs	r3, #0
 80054b0:	4619      	mov	r1, r3
 80054b2:	4610      	mov	r0, r2
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	7ff00000 	.word	0x7ff00000

080054bc <__b2d>:
 80054bc:	6902      	ldr	r2, [r0, #16]
 80054be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c0:	f100 0614 	add.w	r6, r0, #20
 80054c4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80054c8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80054cc:	4f1e      	ldr	r7, [pc, #120]	@ (8005548 <__b2d+0x8c>)
 80054ce:	4620      	mov	r0, r4
 80054d0:	f7ff fd5a 	bl	8004f88 <__hi0bits>
 80054d4:	4603      	mov	r3, r0
 80054d6:	f1c0 0020 	rsb	r0, r0, #32
 80054da:	2b0a      	cmp	r3, #10
 80054dc:	f1a2 0504 	sub.w	r5, r2, #4
 80054e0:	6008      	str	r0, [r1, #0]
 80054e2:	dc12      	bgt.n	800550a <__b2d+0x4e>
 80054e4:	42ae      	cmp	r6, r5
 80054e6:	bf2c      	ite	cs
 80054e8:	2200      	movcs	r2, #0
 80054ea:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80054ee:	f1c3 0c0b 	rsb	ip, r3, #11
 80054f2:	3315      	adds	r3, #21
 80054f4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80054f8:	fa04 f303 	lsl.w	r3, r4, r3
 80054fc:	fa22 f20c 	lsr.w	r2, r2, ip
 8005500:	ea4e 0107 	orr.w	r1, lr, r7
 8005504:	431a      	orrs	r2, r3
 8005506:	4610      	mov	r0, r2
 8005508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800550a:	42ae      	cmp	r6, r5
 800550c:	bf36      	itet	cc
 800550e:	f1a2 0508 	subcc.w	r5, r2, #8
 8005512:	2200      	movcs	r2, #0
 8005514:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005518:	3b0b      	subs	r3, #11
 800551a:	d012      	beq.n	8005542 <__b2d+0x86>
 800551c:	f1c3 0720 	rsb	r7, r3, #32
 8005520:	fa22 f107 	lsr.w	r1, r2, r7
 8005524:	409c      	lsls	r4, r3
 8005526:	430c      	orrs	r4, r1
 8005528:	42b5      	cmp	r5, r6
 800552a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800552e:	bf94      	ite	ls
 8005530:	2400      	movls	r4, #0
 8005532:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005536:	409a      	lsls	r2, r3
 8005538:	40fc      	lsrs	r4, r7
 800553a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800553e:	4322      	orrs	r2, r4
 8005540:	e7e1      	b.n	8005506 <__b2d+0x4a>
 8005542:	ea44 0107 	orr.w	r1, r4, r7
 8005546:	e7de      	b.n	8005506 <__b2d+0x4a>
 8005548:	3ff00000 	.word	0x3ff00000

0800554c <__d2b>:
 800554c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005550:	2101      	movs	r1, #1
 8005552:	4690      	mov	r8, r2
 8005554:	4699      	mov	r9, r3
 8005556:	9e08      	ldr	r6, [sp, #32]
 8005558:	f7ff fc24 	bl	8004da4 <_Balloc>
 800555c:	4604      	mov	r4, r0
 800555e:	b930      	cbnz	r0, 800556e <__d2b+0x22>
 8005560:	4602      	mov	r2, r0
 8005562:	f240 310f 	movw	r1, #783	@ 0x30f
 8005566:	4b23      	ldr	r3, [pc, #140]	@ (80055f4 <__d2b+0xa8>)
 8005568:	4823      	ldr	r0, [pc, #140]	@ (80055f8 <__d2b+0xac>)
 800556a:	f001 fb4b 	bl	8006c04 <__assert_func>
 800556e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005572:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005576:	b10d      	cbz	r5, 800557c <__d2b+0x30>
 8005578:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	f1b8 0300 	subs.w	r3, r8, #0
 8005582:	d024      	beq.n	80055ce <__d2b+0x82>
 8005584:	4668      	mov	r0, sp
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	f7ff fd1d 	bl	8004fc6 <__lo0bits>
 800558c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005590:	b1d8      	cbz	r0, 80055ca <__d2b+0x7e>
 8005592:	f1c0 0320 	rsb	r3, r0, #32
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	430b      	orrs	r3, r1
 800559c:	40c2      	lsrs	r2, r0
 800559e:	6163      	str	r3, [r4, #20]
 80055a0:	9201      	str	r2, [sp, #4]
 80055a2:	9b01      	ldr	r3, [sp, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	bf0c      	ite	eq
 80055a8:	2201      	moveq	r2, #1
 80055aa:	2202      	movne	r2, #2
 80055ac:	61a3      	str	r3, [r4, #24]
 80055ae:	6122      	str	r2, [r4, #16]
 80055b0:	b1ad      	cbz	r5, 80055de <__d2b+0x92>
 80055b2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80055b6:	4405      	add	r5, r0
 80055b8:	6035      	str	r5, [r6, #0]
 80055ba:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80055be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055c0:	6018      	str	r0, [r3, #0]
 80055c2:	4620      	mov	r0, r4
 80055c4:	b002      	add	sp, #8
 80055c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80055ca:	6161      	str	r1, [r4, #20]
 80055cc:	e7e9      	b.n	80055a2 <__d2b+0x56>
 80055ce:	a801      	add	r0, sp, #4
 80055d0:	f7ff fcf9 	bl	8004fc6 <__lo0bits>
 80055d4:	9b01      	ldr	r3, [sp, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	6163      	str	r3, [r4, #20]
 80055da:	3020      	adds	r0, #32
 80055dc:	e7e7      	b.n	80055ae <__d2b+0x62>
 80055de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80055e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80055e6:	6030      	str	r0, [r6, #0]
 80055e8:	6918      	ldr	r0, [r3, #16]
 80055ea:	f7ff fccd 	bl	8004f88 <__hi0bits>
 80055ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80055f2:	e7e4      	b.n	80055be <__d2b+0x72>
 80055f4:	0800765b 	.word	0x0800765b
 80055f8:	0800766c 	.word	0x0800766c

080055fc <__ratio>:
 80055fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005600:	b085      	sub	sp, #20
 8005602:	e9cd 1000 	strd	r1, r0, [sp]
 8005606:	a902      	add	r1, sp, #8
 8005608:	f7ff ff58 	bl	80054bc <__b2d>
 800560c:	468b      	mov	fp, r1
 800560e:	4606      	mov	r6, r0
 8005610:	460f      	mov	r7, r1
 8005612:	9800      	ldr	r0, [sp, #0]
 8005614:	a903      	add	r1, sp, #12
 8005616:	f7ff ff51 	bl	80054bc <__b2d>
 800561a:	460d      	mov	r5, r1
 800561c:	9b01      	ldr	r3, [sp, #4]
 800561e:	4689      	mov	r9, r1
 8005620:	6919      	ldr	r1, [r3, #16]
 8005622:	9b00      	ldr	r3, [sp, #0]
 8005624:	4604      	mov	r4, r0
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	4630      	mov	r0, r6
 800562a:	1ac9      	subs	r1, r1, r3
 800562c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005630:	1a9b      	subs	r3, r3, r2
 8005632:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005636:	2b00      	cmp	r3, #0
 8005638:	bfcd      	iteet	gt
 800563a:	463a      	movgt	r2, r7
 800563c:	462a      	movle	r2, r5
 800563e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005642:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005646:	bfd8      	it	le
 8005648:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800564c:	464b      	mov	r3, r9
 800564e:	4622      	mov	r2, r4
 8005650:	4659      	mov	r1, fp
 8005652:	f7fb f86b 	bl	800072c <__aeabi_ddiv>
 8005656:	b005      	add	sp, #20
 8005658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800565c <__copybits>:
 800565c:	3901      	subs	r1, #1
 800565e:	b570      	push	{r4, r5, r6, lr}
 8005660:	1149      	asrs	r1, r1, #5
 8005662:	6914      	ldr	r4, [r2, #16]
 8005664:	3101      	adds	r1, #1
 8005666:	f102 0314 	add.w	r3, r2, #20
 800566a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800566e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005672:	1f05      	subs	r5, r0, #4
 8005674:	42a3      	cmp	r3, r4
 8005676:	d30c      	bcc.n	8005692 <__copybits+0x36>
 8005678:	1aa3      	subs	r3, r4, r2
 800567a:	3b11      	subs	r3, #17
 800567c:	f023 0303 	bic.w	r3, r3, #3
 8005680:	3211      	adds	r2, #17
 8005682:	42a2      	cmp	r2, r4
 8005684:	bf88      	it	hi
 8005686:	2300      	movhi	r3, #0
 8005688:	4418      	add	r0, r3
 800568a:	2300      	movs	r3, #0
 800568c:	4288      	cmp	r0, r1
 800568e:	d305      	bcc.n	800569c <__copybits+0x40>
 8005690:	bd70      	pop	{r4, r5, r6, pc}
 8005692:	f853 6b04 	ldr.w	r6, [r3], #4
 8005696:	f845 6f04 	str.w	r6, [r5, #4]!
 800569a:	e7eb      	b.n	8005674 <__copybits+0x18>
 800569c:	f840 3b04 	str.w	r3, [r0], #4
 80056a0:	e7f4      	b.n	800568c <__copybits+0x30>

080056a2 <__any_on>:
 80056a2:	f100 0214 	add.w	r2, r0, #20
 80056a6:	6900      	ldr	r0, [r0, #16]
 80056a8:	114b      	asrs	r3, r1, #5
 80056aa:	4298      	cmp	r0, r3
 80056ac:	b510      	push	{r4, lr}
 80056ae:	db11      	blt.n	80056d4 <__any_on+0x32>
 80056b0:	dd0a      	ble.n	80056c8 <__any_on+0x26>
 80056b2:	f011 011f 	ands.w	r1, r1, #31
 80056b6:	d007      	beq.n	80056c8 <__any_on+0x26>
 80056b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80056bc:	fa24 f001 	lsr.w	r0, r4, r1
 80056c0:	fa00 f101 	lsl.w	r1, r0, r1
 80056c4:	428c      	cmp	r4, r1
 80056c6:	d10b      	bne.n	80056e0 <__any_on+0x3e>
 80056c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d803      	bhi.n	80056d8 <__any_on+0x36>
 80056d0:	2000      	movs	r0, #0
 80056d2:	bd10      	pop	{r4, pc}
 80056d4:	4603      	mov	r3, r0
 80056d6:	e7f7      	b.n	80056c8 <__any_on+0x26>
 80056d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80056dc:	2900      	cmp	r1, #0
 80056de:	d0f5      	beq.n	80056cc <__any_on+0x2a>
 80056e0:	2001      	movs	r0, #1
 80056e2:	e7f6      	b.n	80056d2 <__any_on+0x30>

080056e4 <sulp>:
 80056e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056e8:	460f      	mov	r7, r1
 80056ea:	4690      	mov	r8, r2
 80056ec:	f7ff fec6 	bl	800547c <__ulp>
 80056f0:	4604      	mov	r4, r0
 80056f2:	460d      	mov	r5, r1
 80056f4:	f1b8 0f00 	cmp.w	r8, #0
 80056f8:	d011      	beq.n	800571e <sulp+0x3a>
 80056fa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80056fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005702:	2b00      	cmp	r3, #0
 8005704:	dd0b      	ble.n	800571e <sulp+0x3a>
 8005706:	2400      	movs	r4, #0
 8005708:	051b      	lsls	r3, r3, #20
 800570a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800570e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005712:	4622      	mov	r2, r4
 8005714:	462b      	mov	r3, r5
 8005716:	f7fa fedf 	bl	80004d8 <__aeabi_dmul>
 800571a:	4604      	mov	r4, r0
 800571c:	460d      	mov	r5, r1
 800571e:	4620      	mov	r0, r4
 8005720:	4629      	mov	r1, r5
 8005722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005728 <_strtod_l>:
 8005728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572c:	b09f      	sub	sp, #124	@ 0x7c
 800572e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005730:	2200      	movs	r2, #0
 8005732:	460c      	mov	r4, r1
 8005734:	921a      	str	r2, [sp, #104]	@ 0x68
 8005736:	f04f 0a00 	mov.w	sl, #0
 800573a:	f04f 0b00 	mov.w	fp, #0
 800573e:	460a      	mov	r2, r1
 8005740:	9005      	str	r0, [sp, #20]
 8005742:	9219      	str	r2, [sp, #100]	@ 0x64
 8005744:	7811      	ldrb	r1, [r2, #0]
 8005746:	292b      	cmp	r1, #43	@ 0x2b
 8005748:	d048      	beq.n	80057dc <_strtod_l+0xb4>
 800574a:	d836      	bhi.n	80057ba <_strtod_l+0x92>
 800574c:	290d      	cmp	r1, #13
 800574e:	d830      	bhi.n	80057b2 <_strtod_l+0x8a>
 8005750:	2908      	cmp	r1, #8
 8005752:	d830      	bhi.n	80057b6 <_strtod_l+0x8e>
 8005754:	2900      	cmp	r1, #0
 8005756:	d039      	beq.n	80057cc <_strtod_l+0xa4>
 8005758:	2200      	movs	r2, #0
 800575a:	920e      	str	r2, [sp, #56]	@ 0x38
 800575c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800575e:	782a      	ldrb	r2, [r5, #0]
 8005760:	2a30      	cmp	r2, #48	@ 0x30
 8005762:	f040 80b0 	bne.w	80058c6 <_strtod_l+0x19e>
 8005766:	786a      	ldrb	r2, [r5, #1]
 8005768:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800576c:	2a58      	cmp	r2, #88	@ 0x58
 800576e:	d16c      	bne.n	800584a <_strtod_l+0x122>
 8005770:	9302      	str	r3, [sp, #8]
 8005772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005774:	4a8f      	ldr	r2, [pc, #572]	@ (80059b4 <_strtod_l+0x28c>)
 8005776:	9301      	str	r3, [sp, #4]
 8005778:	ab1a      	add	r3, sp, #104	@ 0x68
 800577a:	9300      	str	r3, [sp, #0]
 800577c:	9805      	ldr	r0, [sp, #20]
 800577e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005780:	a919      	add	r1, sp, #100	@ 0x64
 8005782:	f001 fad9 	bl	8006d38 <__gethex>
 8005786:	f010 060f 	ands.w	r6, r0, #15
 800578a:	4604      	mov	r4, r0
 800578c:	d005      	beq.n	800579a <_strtod_l+0x72>
 800578e:	2e06      	cmp	r6, #6
 8005790:	d126      	bne.n	80057e0 <_strtod_l+0xb8>
 8005792:	2300      	movs	r3, #0
 8005794:	3501      	adds	r5, #1
 8005796:	9519      	str	r5, [sp, #100]	@ 0x64
 8005798:	930e      	str	r3, [sp, #56]	@ 0x38
 800579a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800579c:	2b00      	cmp	r3, #0
 800579e:	f040 8582 	bne.w	80062a6 <_strtod_l+0xb7e>
 80057a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057a4:	b1bb      	cbz	r3, 80057d6 <_strtod_l+0xae>
 80057a6:	4650      	mov	r0, sl
 80057a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80057ac:	b01f      	add	sp, #124	@ 0x7c
 80057ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b2:	2920      	cmp	r1, #32
 80057b4:	d1d0      	bne.n	8005758 <_strtod_l+0x30>
 80057b6:	3201      	adds	r2, #1
 80057b8:	e7c3      	b.n	8005742 <_strtod_l+0x1a>
 80057ba:	292d      	cmp	r1, #45	@ 0x2d
 80057bc:	d1cc      	bne.n	8005758 <_strtod_l+0x30>
 80057be:	2101      	movs	r1, #1
 80057c0:	910e      	str	r1, [sp, #56]	@ 0x38
 80057c2:	1c51      	adds	r1, r2, #1
 80057c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80057c6:	7852      	ldrb	r2, [r2, #1]
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d1c7      	bne.n	800575c <_strtod_l+0x34>
 80057cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80057ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f040 8566 	bne.w	80062a2 <_strtod_l+0xb7a>
 80057d6:	4650      	mov	r0, sl
 80057d8:	4659      	mov	r1, fp
 80057da:	e7e7      	b.n	80057ac <_strtod_l+0x84>
 80057dc:	2100      	movs	r1, #0
 80057de:	e7ef      	b.n	80057c0 <_strtod_l+0x98>
 80057e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80057e2:	b13a      	cbz	r2, 80057f4 <_strtod_l+0xcc>
 80057e4:	2135      	movs	r1, #53	@ 0x35
 80057e6:	a81c      	add	r0, sp, #112	@ 0x70
 80057e8:	f7ff ff38 	bl	800565c <__copybits>
 80057ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80057ee:	9805      	ldr	r0, [sp, #20]
 80057f0:	f7ff fb18 	bl	8004e24 <_Bfree>
 80057f4:	3e01      	subs	r6, #1
 80057f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80057f8:	2e04      	cmp	r6, #4
 80057fa:	d806      	bhi.n	800580a <_strtod_l+0xe2>
 80057fc:	e8df f006 	tbb	[pc, r6]
 8005800:	201d0314 	.word	0x201d0314
 8005804:	14          	.byte	0x14
 8005805:	00          	.byte	0x00
 8005806:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800580a:	05e1      	lsls	r1, r4, #23
 800580c:	bf48      	it	mi
 800580e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005812:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005816:	0d1b      	lsrs	r3, r3, #20
 8005818:	051b      	lsls	r3, r3, #20
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1bd      	bne.n	800579a <_strtod_l+0x72>
 800581e:	f7fe fb27 	bl	8003e70 <__errno>
 8005822:	2322      	movs	r3, #34	@ 0x22
 8005824:	6003      	str	r3, [r0, #0]
 8005826:	e7b8      	b.n	800579a <_strtod_l+0x72>
 8005828:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800582c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005830:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005834:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005838:	e7e7      	b.n	800580a <_strtod_l+0xe2>
 800583a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80059b8 <_strtod_l+0x290>
 800583e:	e7e4      	b.n	800580a <_strtod_l+0xe2>
 8005840:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005844:	f04f 3aff 	mov.w	sl, #4294967295
 8005848:	e7df      	b.n	800580a <_strtod_l+0xe2>
 800584a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005850:	785b      	ldrb	r3, [r3, #1]
 8005852:	2b30      	cmp	r3, #48	@ 0x30
 8005854:	d0f9      	beq.n	800584a <_strtod_l+0x122>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d09f      	beq.n	800579a <_strtod_l+0x72>
 800585a:	2301      	movs	r3, #1
 800585c:	2700      	movs	r7, #0
 800585e:	220a      	movs	r2, #10
 8005860:	46b9      	mov	r9, r7
 8005862:	9308      	str	r3, [sp, #32]
 8005864:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005866:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005868:	930c      	str	r3, [sp, #48]	@ 0x30
 800586a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800586c:	7805      	ldrb	r5, [r0, #0]
 800586e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005872:	b2d9      	uxtb	r1, r3
 8005874:	2909      	cmp	r1, #9
 8005876:	d928      	bls.n	80058ca <_strtod_l+0x1a2>
 8005878:	2201      	movs	r2, #1
 800587a:	4950      	ldr	r1, [pc, #320]	@ (80059bc <_strtod_l+0x294>)
 800587c:	f001 f969 	bl	8006b52 <strncmp>
 8005880:	2800      	cmp	r0, #0
 8005882:	d032      	beq.n	80058ea <_strtod_l+0x1c2>
 8005884:	2000      	movs	r0, #0
 8005886:	462a      	mov	r2, r5
 8005888:	4603      	mov	r3, r0
 800588a:	464d      	mov	r5, r9
 800588c:	900a      	str	r0, [sp, #40]	@ 0x28
 800588e:	2a65      	cmp	r2, #101	@ 0x65
 8005890:	d001      	beq.n	8005896 <_strtod_l+0x16e>
 8005892:	2a45      	cmp	r2, #69	@ 0x45
 8005894:	d114      	bne.n	80058c0 <_strtod_l+0x198>
 8005896:	b91d      	cbnz	r5, 80058a0 <_strtod_l+0x178>
 8005898:	9a08      	ldr	r2, [sp, #32]
 800589a:	4302      	orrs	r2, r0
 800589c:	d096      	beq.n	80057cc <_strtod_l+0xa4>
 800589e:	2500      	movs	r5, #0
 80058a0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80058a2:	1c62      	adds	r2, r4, #1
 80058a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80058a6:	7862      	ldrb	r2, [r4, #1]
 80058a8:	2a2b      	cmp	r2, #43	@ 0x2b
 80058aa:	d07a      	beq.n	80059a2 <_strtod_l+0x27a>
 80058ac:	2a2d      	cmp	r2, #45	@ 0x2d
 80058ae:	d07e      	beq.n	80059ae <_strtod_l+0x286>
 80058b0:	f04f 0c00 	mov.w	ip, #0
 80058b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80058b8:	2909      	cmp	r1, #9
 80058ba:	f240 8085 	bls.w	80059c8 <_strtod_l+0x2a0>
 80058be:	9419      	str	r4, [sp, #100]	@ 0x64
 80058c0:	f04f 0800 	mov.w	r8, #0
 80058c4:	e0a5      	b.n	8005a12 <_strtod_l+0x2ea>
 80058c6:	2300      	movs	r3, #0
 80058c8:	e7c8      	b.n	800585c <_strtod_l+0x134>
 80058ca:	f1b9 0f08 	cmp.w	r9, #8
 80058ce:	bfd8      	it	le
 80058d0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80058d2:	f100 0001 	add.w	r0, r0, #1
 80058d6:	bfd6      	itet	le
 80058d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80058dc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80058e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80058e2:	f109 0901 	add.w	r9, r9, #1
 80058e6:	9019      	str	r0, [sp, #100]	@ 0x64
 80058e8:	e7bf      	b.n	800586a <_strtod_l+0x142>
 80058ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80058f0:	785a      	ldrb	r2, [r3, #1]
 80058f2:	f1b9 0f00 	cmp.w	r9, #0
 80058f6:	d03b      	beq.n	8005970 <_strtod_l+0x248>
 80058f8:	464d      	mov	r5, r9
 80058fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80058fc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005900:	2b09      	cmp	r3, #9
 8005902:	d912      	bls.n	800592a <_strtod_l+0x202>
 8005904:	2301      	movs	r3, #1
 8005906:	e7c2      	b.n	800588e <_strtod_l+0x166>
 8005908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800590a:	3001      	adds	r0, #1
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005910:	785a      	ldrb	r2, [r3, #1]
 8005912:	2a30      	cmp	r2, #48	@ 0x30
 8005914:	d0f8      	beq.n	8005908 <_strtod_l+0x1e0>
 8005916:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800591a:	2b08      	cmp	r3, #8
 800591c:	f200 84c8 	bhi.w	80062b0 <_strtod_l+0xb88>
 8005920:	900a      	str	r0, [sp, #40]	@ 0x28
 8005922:	2000      	movs	r0, #0
 8005924:	4605      	mov	r5, r0
 8005926:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005928:	930c      	str	r3, [sp, #48]	@ 0x30
 800592a:	3a30      	subs	r2, #48	@ 0x30
 800592c:	f100 0301 	add.w	r3, r0, #1
 8005930:	d018      	beq.n	8005964 <_strtod_l+0x23c>
 8005932:	462e      	mov	r6, r5
 8005934:	f04f 0e0a 	mov.w	lr, #10
 8005938:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800593a:	4419      	add	r1, r3
 800593c:	910a      	str	r1, [sp, #40]	@ 0x28
 800593e:	1c71      	adds	r1, r6, #1
 8005940:	eba1 0c05 	sub.w	ip, r1, r5
 8005944:	4563      	cmp	r3, ip
 8005946:	dc15      	bgt.n	8005974 <_strtod_l+0x24c>
 8005948:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800594c:	182b      	adds	r3, r5, r0
 800594e:	2b08      	cmp	r3, #8
 8005950:	f105 0501 	add.w	r5, r5, #1
 8005954:	4405      	add	r5, r0
 8005956:	dc1a      	bgt.n	800598e <_strtod_l+0x266>
 8005958:	230a      	movs	r3, #10
 800595a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800595c:	fb03 2301 	mla	r3, r3, r1, r2
 8005960:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005962:	2300      	movs	r3, #0
 8005964:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005966:	4618      	mov	r0, r3
 8005968:	1c51      	adds	r1, r2, #1
 800596a:	9119      	str	r1, [sp, #100]	@ 0x64
 800596c:	7852      	ldrb	r2, [r2, #1]
 800596e:	e7c5      	b.n	80058fc <_strtod_l+0x1d4>
 8005970:	4648      	mov	r0, r9
 8005972:	e7ce      	b.n	8005912 <_strtod_l+0x1ea>
 8005974:	2e08      	cmp	r6, #8
 8005976:	dc05      	bgt.n	8005984 <_strtod_l+0x25c>
 8005978:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800597a:	fb0e f606 	mul.w	r6, lr, r6
 800597e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005980:	460e      	mov	r6, r1
 8005982:	e7dc      	b.n	800593e <_strtod_l+0x216>
 8005984:	2910      	cmp	r1, #16
 8005986:	bfd8      	it	le
 8005988:	fb0e f707 	mulle.w	r7, lr, r7
 800598c:	e7f8      	b.n	8005980 <_strtod_l+0x258>
 800598e:	2b0f      	cmp	r3, #15
 8005990:	bfdc      	itt	le
 8005992:	230a      	movle	r3, #10
 8005994:	fb03 2707 	mlale	r7, r3, r7, r2
 8005998:	e7e3      	b.n	8005962 <_strtod_l+0x23a>
 800599a:	2300      	movs	r3, #0
 800599c:	930a      	str	r3, [sp, #40]	@ 0x28
 800599e:	2301      	movs	r3, #1
 80059a0:	e77a      	b.n	8005898 <_strtod_l+0x170>
 80059a2:	f04f 0c00 	mov.w	ip, #0
 80059a6:	1ca2      	adds	r2, r4, #2
 80059a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80059aa:	78a2      	ldrb	r2, [r4, #2]
 80059ac:	e782      	b.n	80058b4 <_strtod_l+0x18c>
 80059ae:	f04f 0c01 	mov.w	ip, #1
 80059b2:	e7f8      	b.n	80059a6 <_strtod_l+0x27e>
 80059b4:	0800788c 	.word	0x0800788c
 80059b8:	7ff00000 	.word	0x7ff00000
 80059bc:	080076c5 	.word	0x080076c5
 80059c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80059c2:	1c51      	adds	r1, r2, #1
 80059c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80059c6:	7852      	ldrb	r2, [r2, #1]
 80059c8:	2a30      	cmp	r2, #48	@ 0x30
 80059ca:	d0f9      	beq.n	80059c0 <_strtod_l+0x298>
 80059cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80059d0:	2908      	cmp	r1, #8
 80059d2:	f63f af75 	bhi.w	80058c0 <_strtod_l+0x198>
 80059d6:	f04f 080a 	mov.w	r8, #10
 80059da:	3a30      	subs	r2, #48	@ 0x30
 80059dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80059de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80059e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80059e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80059e4:	1c56      	adds	r6, r2, #1
 80059e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80059e8:	7852      	ldrb	r2, [r2, #1]
 80059ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80059ee:	f1be 0f09 	cmp.w	lr, #9
 80059f2:	d939      	bls.n	8005a68 <_strtod_l+0x340>
 80059f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80059f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80059fa:	1a76      	subs	r6, r6, r1
 80059fc:	2e08      	cmp	r6, #8
 80059fe:	dc03      	bgt.n	8005a08 <_strtod_l+0x2e0>
 8005a00:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005a02:	4588      	cmp	r8, r1
 8005a04:	bfa8      	it	ge
 8005a06:	4688      	movge	r8, r1
 8005a08:	f1bc 0f00 	cmp.w	ip, #0
 8005a0c:	d001      	beq.n	8005a12 <_strtod_l+0x2ea>
 8005a0e:	f1c8 0800 	rsb	r8, r8, #0
 8005a12:	2d00      	cmp	r5, #0
 8005a14:	d14e      	bne.n	8005ab4 <_strtod_l+0x38c>
 8005a16:	9908      	ldr	r1, [sp, #32]
 8005a18:	4308      	orrs	r0, r1
 8005a1a:	f47f aebe 	bne.w	800579a <_strtod_l+0x72>
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f47f aed4 	bne.w	80057cc <_strtod_l+0xa4>
 8005a24:	2a69      	cmp	r2, #105	@ 0x69
 8005a26:	d028      	beq.n	8005a7a <_strtod_l+0x352>
 8005a28:	dc25      	bgt.n	8005a76 <_strtod_l+0x34e>
 8005a2a:	2a49      	cmp	r2, #73	@ 0x49
 8005a2c:	d025      	beq.n	8005a7a <_strtod_l+0x352>
 8005a2e:	2a4e      	cmp	r2, #78	@ 0x4e
 8005a30:	f47f aecc 	bne.w	80057cc <_strtod_l+0xa4>
 8005a34:	4999      	ldr	r1, [pc, #612]	@ (8005c9c <_strtod_l+0x574>)
 8005a36:	a819      	add	r0, sp, #100	@ 0x64
 8005a38:	f001 fba0 	bl	800717c <__match>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	f43f aec5 	beq.w	80057cc <_strtod_l+0xa4>
 8005a42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b28      	cmp	r3, #40	@ 0x28
 8005a48:	d12e      	bne.n	8005aa8 <_strtod_l+0x380>
 8005a4a:	4995      	ldr	r1, [pc, #596]	@ (8005ca0 <_strtod_l+0x578>)
 8005a4c:	aa1c      	add	r2, sp, #112	@ 0x70
 8005a4e:	a819      	add	r0, sp, #100	@ 0x64
 8005a50:	f001 fba8 	bl	80071a4 <__hexnan>
 8005a54:	2805      	cmp	r0, #5
 8005a56:	d127      	bne.n	8005aa8 <_strtod_l+0x380>
 8005a58:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005a5a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005a5e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005a62:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005a66:	e698      	b.n	800579a <_strtod_l+0x72>
 8005a68:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005a6a:	fb08 2101 	mla	r1, r8, r1, r2
 8005a6e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005a72:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a74:	e7b5      	b.n	80059e2 <_strtod_l+0x2ba>
 8005a76:	2a6e      	cmp	r2, #110	@ 0x6e
 8005a78:	e7da      	b.n	8005a30 <_strtod_l+0x308>
 8005a7a:	498a      	ldr	r1, [pc, #552]	@ (8005ca4 <_strtod_l+0x57c>)
 8005a7c:	a819      	add	r0, sp, #100	@ 0x64
 8005a7e:	f001 fb7d 	bl	800717c <__match>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	f43f aea2 	beq.w	80057cc <_strtod_l+0xa4>
 8005a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a8a:	4987      	ldr	r1, [pc, #540]	@ (8005ca8 <_strtod_l+0x580>)
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	a819      	add	r0, sp, #100	@ 0x64
 8005a90:	9319      	str	r3, [sp, #100]	@ 0x64
 8005a92:	f001 fb73 	bl	800717c <__match>
 8005a96:	b910      	cbnz	r0, 8005a9e <_strtod_l+0x376>
 8005a98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	9319      	str	r3, [sp, #100]	@ 0x64
 8005a9e:	f04f 0a00 	mov.w	sl, #0
 8005aa2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8005cac <_strtod_l+0x584>
 8005aa6:	e678      	b.n	800579a <_strtod_l+0x72>
 8005aa8:	4881      	ldr	r0, [pc, #516]	@ (8005cb0 <_strtod_l+0x588>)
 8005aaa:	f001 f8a5 	bl	8006bf8 <nan>
 8005aae:	4682      	mov	sl, r0
 8005ab0:	468b      	mov	fp, r1
 8005ab2:	e672      	b.n	800579a <_strtod_l+0x72>
 8005ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ab6:	f1b9 0f00 	cmp.w	r9, #0
 8005aba:	bf08      	it	eq
 8005abc:	46a9      	moveq	r9, r5
 8005abe:	eba8 0303 	sub.w	r3, r8, r3
 8005ac2:	2d10      	cmp	r5, #16
 8005ac4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005ac6:	462c      	mov	r4, r5
 8005ac8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aca:	bfa8      	it	ge
 8005acc:	2410      	movge	r4, #16
 8005ace:	f7fa fc89 	bl	80003e4 <__aeabi_ui2d>
 8005ad2:	2d09      	cmp	r5, #9
 8005ad4:	4682      	mov	sl, r0
 8005ad6:	468b      	mov	fp, r1
 8005ad8:	dc11      	bgt.n	8005afe <_strtod_l+0x3d6>
 8005ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f43f ae5c 	beq.w	800579a <_strtod_l+0x72>
 8005ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ae4:	dd76      	ble.n	8005bd4 <_strtod_l+0x4ac>
 8005ae6:	2b16      	cmp	r3, #22
 8005ae8:	dc5d      	bgt.n	8005ba6 <_strtod_l+0x47e>
 8005aea:	4972      	ldr	r1, [pc, #456]	@ (8005cb4 <_strtod_l+0x58c>)
 8005aec:	4652      	mov	r2, sl
 8005aee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005af2:	465b      	mov	r3, fp
 8005af4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005af8:	f7fa fcee 	bl	80004d8 <__aeabi_dmul>
 8005afc:	e7d7      	b.n	8005aae <_strtod_l+0x386>
 8005afe:	4b6d      	ldr	r3, [pc, #436]	@ (8005cb4 <_strtod_l+0x58c>)
 8005b00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005b08:	f7fa fce6 	bl	80004d8 <__aeabi_dmul>
 8005b0c:	4682      	mov	sl, r0
 8005b0e:	4638      	mov	r0, r7
 8005b10:	468b      	mov	fp, r1
 8005b12:	f7fa fc67 	bl	80003e4 <__aeabi_ui2d>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4650      	mov	r0, sl
 8005b1c:	4659      	mov	r1, fp
 8005b1e:	f7fa fb25 	bl	800016c <__adddf3>
 8005b22:	2d0f      	cmp	r5, #15
 8005b24:	4682      	mov	sl, r0
 8005b26:	468b      	mov	fp, r1
 8005b28:	ddd7      	ble.n	8005ada <_strtod_l+0x3b2>
 8005b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b2c:	1b2c      	subs	r4, r5, r4
 8005b2e:	441c      	add	r4, r3
 8005b30:	2c00      	cmp	r4, #0
 8005b32:	f340 8093 	ble.w	8005c5c <_strtod_l+0x534>
 8005b36:	f014 030f 	ands.w	r3, r4, #15
 8005b3a:	d00a      	beq.n	8005b52 <_strtod_l+0x42a>
 8005b3c:	495d      	ldr	r1, [pc, #372]	@ (8005cb4 <_strtod_l+0x58c>)
 8005b3e:	4652      	mov	r2, sl
 8005b40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005b44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b48:	465b      	mov	r3, fp
 8005b4a:	f7fa fcc5 	bl	80004d8 <__aeabi_dmul>
 8005b4e:	4682      	mov	sl, r0
 8005b50:	468b      	mov	fp, r1
 8005b52:	f034 040f 	bics.w	r4, r4, #15
 8005b56:	d073      	beq.n	8005c40 <_strtod_l+0x518>
 8005b58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005b5c:	dd49      	ble.n	8005bf2 <_strtod_l+0x4ca>
 8005b5e:	2400      	movs	r4, #0
 8005b60:	46a0      	mov	r8, r4
 8005b62:	46a1      	mov	r9, r4
 8005b64:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005b66:	2322      	movs	r3, #34	@ 0x22
 8005b68:	f04f 0a00 	mov.w	sl, #0
 8005b6c:	9a05      	ldr	r2, [sp, #20]
 8005b6e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8005cac <_strtod_l+0x584>
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f43f ae0f 	beq.w	800579a <_strtod_l+0x72>
 8005b7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b7e:	9805      	ldr	r0, [sp, #20]
 8005b80:	f7ff f950 	bl	8004e24 <_Bfree>
 8005b84:	4649      	mov	r1, r9
 8005b86:	9805      	ldr	r0, [sp, #20]
 8005b88:	f7ff f94c 	bl	8004e24 <_Bfree>
 8005b8c:	4641      	mov	r1, r8
 8005b8e:	9805      	ldr	r0, [sp, #20]
 8005b90:	f7ff f948 	bl	8004e24 <_Bfree>
 8005b94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b96:	9805      	ldr	r0, [sp, #20]
 8005b98:	f7ff f944 	bl	8004e24 <_Bfree>
 8005b9c:	4621      	mov	r1, r4
 8005b9e:	9805      	ldr	r0, [sp, #20]
 8005ba0:	f7ff f940 	bl	8004e24 <_Bfree>
 8005ba4:	e5f9      	b.n	800579a <_strtod_l+0x72>
 8005ba6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ba8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005bac:	4293      	cmp	r3, r2
 8005bae:	dbbc      	blt.n	8005b2a <_strtod_l+0x402>
 8005bb0:	4c40      	ldr	r4, [pc, #256]	@ (8005cb4 <_strtod_l+0x58c>)
 8005bb2:	f1c5 050f 	rsb	r5, r5, #15
 8005bb6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005bba:	4652      	mov	r2, sl
 8005bbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005bc0:	465b      	mov	r3, fp
 8005bc2:	f7fa fc89 	bl	80004d8 <__aeabi_dmul>
 8005bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bc8:	1b5d      	subs	r5, r3, r5
 8005bca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005bce:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005bd2:	e791      	b.n	8005af8 <_strtod_l+0x3d0>
 8005bd4:	3316      	adds	r3, #22
 8005bd6:	dba8      	blt.n	8005b2a <_strtod_l+0x402>
 8005bd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bda:	4650      	mov	r0, sl
 8005bdc:	eba3 0808 	sub.w	r8, r3, r8
 8005be0:	4b34      	ldr	r3, [pc, #208]	@ (8005cb4 <_strtod_l+0x58c>)
 8005be2:	4659      	mov	r1, fp
 8005be4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005be8:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005bec:	f7fa fd9e 	bl	800072c <__aeabi_ddiv>
 8005bf0:	e75d      	b.n	8005aae <_strtod_l+0x386>
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	4650      	mov	r0, sl
 8005bf6:	4659      	mov	r1, fp
 8005bf8:	461e      	mov	r6, r3
 8005bfa:	4f2f      	ldr	r7, [pc, #188]	@ (8005cb8 <_strtod_l+0x590>)
 8005bfc:	1124      	asrs	r4, r4, #4
 8005bfe:	2c01      	cmp	r4, #1
 8005c00:	dc21      	bgt.n	8005c46 <_strtod_l+0x51e>
 8005c02:	b10b      	cbz	r3, 8005c08 <_strtod_l+0x4e0>
 8005c04:	4682      	mov	sl, r0
 8005c06:	468b      	mov	fp, r1
 8005c08:	492b      	ldr	r1, [pc, #172]	@ (8005cb8 <_strtod_l+0x590>)
 8005c0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005c0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005c12:	4652      	mov	r2, sl
 8005c14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c18:	465b      	mov	r3, fp
 8005c1a:	f7fa fc5d 	bl	80004d8 <__aeabi_dmul>
 8005c1e:	4b23      	ldr	r3, [pc, #140]	@ (8005cac <_strtod_l+0x584>)
 8005c20:	460a      	mov	r2, r1
 8005c22:	400b      	ands	r3, r1
 8005c24:	4925      	ldr	r1, [pc, #148]	@ (8005cbc <_strtod_l+0x594>)
 8005c26:	4682      	mov	sl, r0
 8005c28:	428b      	cmp	r3, r1
 8005c2a:	d898      	bhi.n	8005b5e <_strtod_l+0x436>
 8005c2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005c30:	428b      	cmp	r3, r1
 8005c32:	bf86      	itte	hi
 8005c34:	f04f 3aff 	movhi.w	sl, #4294967295
 8005c38:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8005cc0 <_strtod_l+0x598>
 8005c3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005c40:	2300      	movs	r3, #0
 8005c42:	9308      	str	r3, [sp, #32]
 8005c44:	e076      	b.n	8005d34 <_strtod_l+0x60c>
 8005c46:	07e2      	lsls	r2, r4, #31
 8005c48:	d504      	bpl.n	8005c54 <_strtod_l+0x52c>
 8005c4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c4e:	f7fa fc43 	bl	80004d8 <__aeabi_dmul>
 8005c52:	2301      	movs	r3, #1
 8005c54:	3601      	adds	r6, #1
 8005c56:	1064      	asrs	r4, r4, #1
 8005c58:	3708      	adds	r7, #8
 8005c5a:	e7d0      	b.n	8005bfe <_strtod_l+0x4d6>
 8005c5c:	d0f0      	beq.n	8005c40 <_strtod_l+0x518>
 8005c5e:	4264      	negs	r4, r4
 8005c60:	f014 020f 	ands.w	r2, r4, #15
 8005c64:	d00a      	beq.n	8005c7c <_strtod_l+0x554>
 8005c66:	4b13      	ldr	r3, [pc, #76]	@ (8005cb4 <_strtod_l+0x58c>)
 8005c68:	4650      	mov	r0, sl
 8005c6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c6e:	4659      	mov	r1, fp
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f7fa fd5a 	bl	800072c <__aeabi_ddiv>
 8005c78:	4682      	mov	sl, r0
 8005c7a:	468b      	mov	fp, r1
 8005c7c:	1124      	asrs	r4, r4, #4
 8005c7e:	d0df      	beq.n	8005c40 <_strtod_l+0x518>
 8005c80:	2c1f      	cmp	r4, #31
 8005c82:	dd1f      	ble.n	8005cc4 <_strtod_l+0x59c>
 8005c84:	2400      	movs	r4, #0
 8005c86:	46a0      	mov	r8, r4
 8005c88:	46a1      	mov	r9, r4
 8005c8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005c8c:	2322      	movs	r3, #34	@ 0x22
 8005c8e:	9a05      	ldr	r2, [sp, #20]
 8005c90:	f04f 0a00 	mov.w	sl, #0
 8005c94:	f04f 0b00 	mov.w	fp, #0
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	e76b      	b.n	8005b74 <_strtod_l+0x44c>
 8005c9c:	080075b3 	.word	0x080075b3
 8005ca0:	08007878 	.word	0x08007878
 8005ca4:	080075ab 	.word	0x080075ab
 8005ca8:	080075e2 	.word	0x080075e2
 8005cac:	7ff00000 	.word	0x7ff00000
 8005cb0:	0800771b 	.word	0x0800771b
 8005cb4:	080077b0 	.word	0x080077b0
 8005cb8:	08007788 	.word	0x08007788
 8005cbc:	7ca00000 	.word	0x7ca00000
 8005cc0:	7fefffff 	.word	0x7fefffff
 8005cc4:	f014 0310 	ands.w	r3, r4, #16
 8005cc8:	bf18      	it	ne
 8005cca:	236a      	movne	r3, #106	@ 0x6a
 8005ccc:	4650      	mov	r0, sl
 8005cce:	9308      	str	r3, [sp, #32]
 8005cd0:	4659      	mov	r1, fp
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	4e77      	ldr	r6, [pc, #476]	@ (8005eb4 <_strtod_l+0x78c>)
 8005cd6:	07e7      	lsls	r7, r4, #31
 8005cd8:	d504      	bpl.n	8005ce4 <_strtod_l+0x5bc>
 8005cda:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005cde:	f7fa fbfb 	bl	80004d8 <__aeabi_dmul>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	1064      	asrs	r4, r4, #1
 8005ce6:	f106 0608 	add.w	r6, r6, #8
 8005cea:	d1f4      	bne.n	8005cd6 <_strtod_l+0x5ae>
 8005cec:	b10b      	cbz	r3, 8005cf2 <_strtod_l+0x5ca>
 8005cee:	4682      	mov	sl, r0
 8005cf0:	468b      	mov	fp, r1
 8005cf2:	9b08      	ldr	r3, [sp, #32]
 8005cf4:	b1b3      	cbz	r3, 8005d24 <_strtod_l+0x5fc>
 8005cf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005cfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	4659      	mov	r1, fp
 8005d02:	dd0f      	ble.n	8005d24 <_strtod_l+0x5fc>
 8005d04:	2b1f      	cmp	r3, #31
 8005d06:	dd58      	ble.n	8005dba <_strtod_l+0x692>
 8005d08:	2b34      	cmp	r3, #52	@ 0x34
 8005d0a:	bfd8      	it	le
 8005d0c:	f04f 33ff 	movle.w	r3, #4294967295
 8005d10:	f04f 0a00 	mov.w	sl, #0
 8005d14:	bfcf      	iteee	gt
 8005d16:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005d1a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005d1e:	4093      	lslle	r3, r2
 8005d20:	ea03 0b01 	andle.w	fp, r3, r1
 8005d24:	2200      	movs	r2, #0
 8005d26:	2300      	movs	r3, #0
 8005d28:	4650      	mov	r0, sl
 8005d2a:	4659      	mov	r1, fp
 8005d2c:	f7fa fe3c 	bl	80009a8 <__aeabi_dcmpeq>
 8005d30:	2800      	cmp	r0, #0
 8005d32:	d1a7      	bne.n	8005c84 <_strtod_l+0x55c>
 8005d34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d36:	464a      	mov	r2, r9
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005d3c:	462b      	mov	r3, r5
 8005d3e:	9805      	ldr	r0, [sp, #20]
 8005d40:	f7ff f8d8 	bl	8004ef4 <__s2b>
 8005d44:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f43f af09 	beq.w	8005b5e <_strtod_l+0x436>
 8005d4c:	2400      	movs	r4, #0
 8005d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d52:	2a00      	cmp	r2, #0
 8005d54:	eba3 0308 	sub.w	r3, r3, r8
 8005d58:	bfa8      	it	ge
 8005d5a:	2300      	movge	r3, #0
 8005d5c:	46a0      	mov	r8, r4
 8005d5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005d60:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005d64:	9316      	str	r3, [sp, #88]	@ 0x58
 8005d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d68:	9805      	ldr	r0, [sp, #20]
 8005d6a:	6859      	ldr	r1, [r3, #4]
 8005d6c:	f7ff f81a 	bl	8004da4 <_Balloc>
 8005d70:	4681      	mov	r9, r0
 8005d72:	2800      	cmp	r0, #0
 8005d74:	f43f aef7 	beq.w	8005b66 <_strtod_l+0x43e>
 8005d78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d7a:	300c      	adds	r0, #12
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	f103 010c 	add.w	r1, r3, #12
 8005d82:	3202      	adds	r2, #2
 8005d84:	0092      	lsls	r2, r2, #2
 8005d86:	f000 ff29 	bl	8006bdc <memcpy>
 8005d8a:	ab1c      	add	r3, sp, #112	@ 0x70
 8005d8c:	9301      	str	r3, [sp, #4]
 8005d8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	4652      	mov	r2, sl
 8005d94:	465b      	mov	r3, fp
 8005d96:	9805      	ldr	r0, [sp, #20]
 8005d98:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005d9c:	f7ff fbd6 	bl	800554c <__d2b>
 8005da0:	901a      	str	r0, [sp, #104]	@ 0x68
 8005da2:	2800      	cmp	r0, #0
 8005da4:	f43f aedf 	beq.w	8005b66 <_strtod_l+0x43e>
 8005da8:	2101      	movs	r1, #1
 8005daa:	9805      	ldr	r0, [sp, #20]
 8005dac:	f7ff f938 	bl	8005020 <__i2b>
 8005db0:	4680      	mov	r8, r0
 8005db2:	b948      	cbnz	r0, 8005dc8 <_strtod_l+0x6a0>
 8005db4:	f04f 0800 	mov.w	r8, #0
 8005db8:	e6d5      	b.n	8005b66 <_strtod_l+0x43e>
 8005dba:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	ea03 0a0a 	and.w	sl, r3, sl
 8005dc6:	e7ad      	b.n	8005d24 <_strtod_l+0x5fc>
 8005dc8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005dca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005dcc:	2d00      	cmp	r5, #0
 8005dce:	bfab      	itete	ge
 8005dd0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005dd2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005dd4:	18ef      	addge	r7, r5, r3
 8005dd6:	1b5e      	sublt	r6, r3, r5
 8005dd8:	9b08      	ldr	r3, [sp, #32]
 8005dda:	bfa8      	it	ge
 8005ddc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005dde:	eba5 0503 	sub.w	r5, r5, r3
 8005de2:	4415      	add	r5, r2
 8005de4:	4b34      	ldr	r3, [pc, #208]	@ (8005eb8 <_strtod_l+0x790>)
 8005de6:	f105 35ff 	add.w	r5, r5, #4294967295
 8005dea:	bfb8      	it	lt
 8005dec:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005dee:	429d      	cmp	r5, r3
 8005df0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005df4:	da50      	bge.n	8005e98 <_strtod_l+0x770>
 8005df6:	1b5b      	subs	r3, r3, r5
 8005df8:	2b1f      	cmp	r3, #31
 8005dfa:	f04f 0101 	mov.w	r1, #1
 8005dfe:	eba2 0203 	sub.w	r2, r2, r3
 8005e02:	dc3d      	bgt.n	8005e80 <_strtod_l+0x758>
 8005e04:	fa01 f303 	lsl.w	r3, r1, r3
 8005e08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	9310      	str	r3, [sp, #64]	@ 0x40
 8005e0e:	18bd      	adds	r5, r7, r2
 8005e10:	9b08      	ldr	r3, [sp, #32]
 8005e12:	42af      	cmp	r7, r5
 8005e14:	4416      	add	r6, r2
 8005e16:	441e      	add	r6, r3
 8005e18:	463b      	mov	r3, r7
 8005e1a:	bfa8      	it	ge
 8005e1c:	462b      	movge	r3, r5
 8005e1e:	42b3      	cmp	r3, r6
 8005e20:	bfa8      	it	ge
 8005e22:	4633      	movge	r3, r6
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	bfc2      	ittt	gt
 8005e28:	1aed      	subgt	r5, r5, r3
 8005e2a:	1af6      	subgt	r6, r6, r3
 8005e2c:	1aff      	subgt	r7, r7, r3
 8005e2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	dd16      	ble.n	8005e62 <_strtod_l+0x73a>
 8005e34:	4641      	mov	r1, r8
 8005e36:	461a      	mov	r2, r3
 8005e38:	9805      	ldr	r0, [sp, #20]
 8005e3a:	f7ff f9a9 	bl	8005190 <__pow5mult>
 8005e3e:	4680      	mov	r8, r0
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d0b7      	beq.n	8005db4 <_strtod_l+0x68c>
 8005e44:	4601      	mov	r1, r0
 8005e46:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005e48:	9805      	ldr	r0, [sp, #20]
 8005e4a:	f7ff f8ff 	bl	800504c <__multiply>
 8005e4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8005e50:	2800      	cmp	r0, #0
 8005e52:	f43f ae88 	beq.w	8005b66 <_strtod_l+0x43e>
 8005e56:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005e58:	9805      	ldr	r0, [sp, #20]
 8005e5a:	f7fe ffe3 	bl	8004e24 <_Bfree>
 8005e5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e60:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e62:	2d00      	cmp	r5, #0
 8005e64:	dc1d      	bgt.n	8005ea2 <_strtod_l+0x77a>
 8005e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	dd27      	ble.n	8005ebc <_strtod_l+0x794>
 8005e6c:	4649      	mov	r1, r9
 8005e6e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005e70:	9805      	ldr	r0, [sp, #20]
 8005e72:	f7ff f98d 	bl	8005190 <__pow5mult>
 8005e76:	4681      	mov	r9, r0
 8005e78:	bb00      	cbnz	r0, 8005ebc <_strtod_l+0x794>
 8005e7a:	f04f 0900 	mov.w	r9, #0
 8005e7e:	e672      	b.n	8005b66 <_strtod_l+0x43e>
 8005e80:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005e84:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005e88:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005e8c:	35e2      	adds	r5, #226	@ 0xe2
 8005e8e:	fa01 f305 	lsl.w	r3, r1, r5
 8005e92:	9310      	str	r3, [sp, #64]	@ 0x40
 8005e94:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005e96:	e7ba      	b.n	8005e0e <_strtod_l+0x6e6>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005ea0:	e7b5      	b.n	8005e0e <_strtod_l+0x6e6>
 8005ea2:	462a      	mov	r2, r5
 8005ea4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005ea6:	9805      	ldr	r0, [sp, #20]
 8005ea8:	f7ff f9cc 	bl	8005244 <__lshift>
 8005eac:	901a      	str	r0, [sp, #104]	@ 0x68
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d1d9      	bne.n	8005e66 <_strtod_l+0x73e>
 8005eb2:	e658      	b.n	8005b66 <_strtod_l+0x43e>
 8005eb4:	080078a0 	.word	0x080078a0
 8005eb8:	fffffc02 	.word	0xfffffc02
 8005ebc:	2e00      	cmp	r6, #0
 8005ebe:	dd07      	ble.n	8005ed0 <_strtod_l+0x7a8>
 8005ec0:	4649      	mov	r1, r9
 8005ec2:	4632      	mov	r2, r6
 8005ec4:	9805      	ldr	r0, [sp, #20]
 8005ec6:	f7ff f9bd 	bl	8005244 <__lshift>
 8005eca:	4681      	mov	r9, r0
 8005ecc:	2800      	cmp	r0, #0
 8005ece:	d0d4      	beq.n	8005e7a <_strtod_l+0x752>
 8005ed0:	2f00      	cmp	r7, #0
 8005ed2:	dd08      	ble.n	8005ee6 <_strtod_l+0x7be>
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	463a      	mov	r2, r7
 8005ed8:	9805      	ldr	r0, [sp, #20]
 8005eda:	f7ff f9b3 	bl	8005244 <__lshift>
 8005ede:	4680      	mov	r8, r0
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	f43f ae40 	beq.w	8005b66 <_strtod_l+0x43e>
 8005ee6:	464a      	mov	r2, r9
 8005ee8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005eea:	9805      	ldr	r0, [sp, #20]
 8005eec:	f7ff fa32 	bl	8005354 <__mdiff>
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	f43f ae37 	beq.w	8005b66 <_strtod_l+0x43e>
 8005ef8:	68c3      	ldr	r3, [r0, #12]
 8005efa:	4641      	mov	r1, r8
 8005efc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005efe:	2300      	movs	r3, #0
 8005f00:	60c3      	str	r3, [r0, #12]
 8005f02:	f7ff fa0b 	bl	800531c <__mcmp>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	da3d      	bge.n	8005f86 <_strtod_l+0x85e>
 8005f0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f0c:	ea53 030a 	orrs.w	r3, r3, sl
 8005f10:	d163      	bne.n	8005fda <_strtod_l+0x8b2>
 8005f12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d15f      	bne.n	8005fda <_strtod_l+0x8b2>
 8005f1a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f1e:	0d1b      	lsrs	r3, r3, #20
 8005f20:	051b      	lsls	r3, r3, #20
 8005f22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005f26:	d958      	bls.n	8005fda <_strtod_l+0x8b2>
 8005f28:	6963      	ldr	r3, [r4, #20]
 8005f2a:	b913      	cbnz	r3, 8005f32 <_strtod_l+0x80a>
 8005f2c:	6923      	ldr	r3, [r4, #16]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	dd53      	ble.n	8005fda <_strtod_l+0x8b2>
 8005f32:	4621      	mov	r1, r4
 8005f34:	2201      	movs	r2, #1
 8005f36:	9805      	ldr	r0, [sp, #20]
 8005f38:	f7ff f984 	bl	8005244 <__lshift>
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	4604      	mov	r4, r0
 8005f40:	f7ff f9ec 	bl	800531c <__mcmp>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	dd48      	ble.n	8005fda <_strtod_l+0x8b2>
 8005f48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f4c:	9a08      	ldr	r2, [sp, #32]
 8005f4e:	0d1b      	lsrs	r3, r3, #20
 8005f50:	051b      	lsls	r3, r3, #20
 8005f52:	2a00      	cmp	r2, #0
 8005f54:	d062      	beq.n	800601c <_strtod_l+0x8f4>
 8005f56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005f5a:	d85f      	bhi.n	800601c <_strtod_l+0x8f4>
 8005f5c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005f60:	f67f ae94 	bls.w	8005c8c <_strtod_l+0x564>
 8005f64:	4650      	mov	r0, sl
 8005f66:	4659      	mov	r1, fp
 8005f68:	4ba3      	ldr	r3, [pc, #652]	@ (80061f8 <_strtod_l+0xad0>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f7fa fab4 	bl	80004d8 <__aeabi_dmul>
 8005f70:	4ba2      	ldr	r3, [pc, #648]	@ (80061fc <_strtod_l+0xad4>)
 8005f72:	4682      	mov	sl, r0
 8005f74:	400b      	ands	r3, r1
 8005f76:	468b      	mov	fp, r1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f47f adff 	bne.w	8005b7c <_strtod_l+0x454>
 8005f7e:	2322      	movs	r3, #34	@ 0x22
 8005f80:	9a05      	ldr	r2, [sp, #20]
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	e5fa      	b.n	8005b7c <_strtod_l+0x454>
 8005f86:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005f8a:	d165      	bne.n	8006058 <_strtod_l+0x930>
 8005f8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005f8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f92:	b35a      	cbz	r2, 8005fec <_strtod_l+0x8c4>
 8005f94:	4a9a      	ldr	r2, [pc, #616]	@ (8006200 <_strtod_l+0xad8>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d12b      	bne.n	8005ff2 <_strtod_l+0x8ca>
 8005f9a:	9b08      	ldr	r3, [sp, #32]
 8005f9c:	4651      	mov	r1, sl
 8005f9e:	b303      	cbz	r3, 8005fe2 <_strtod_l+0x8ba>
 8005fa0:	465a      	mov	r2, fp
 8005fa2:	4b96      	ldr	r3, [pc, #600]	@ (80061fc <_strtod_l+0xad4>)
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005faa:	f04f 32ff 	mov.w	r2, #4294967295
 8005fae:	d81b      	bhi.n	8005fe8 <_strtod_l+0x8c0>
 8005fb0:	0d1b      	lsrs	r3, r3, #20
 8005fb2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	4299      	cmp	r1, r3
 8005fbc:	d119      	bne.n	8005ff2 <_strtod_l+0x8ca>
 8005fbe:	4b91      	ldr	r3, [pc, #580]	@ (8006204 <_strtod_l+0xadc>)
 8005fc0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d102      	bne.n	8005fcc <_strtod_l+0x8a4>
 8005fc6:	3101      	adds	r1, #1
 8005fc8:	f43f adcd 	beq.w	8005b66 <_strtod_l+0x43e>
 8005fcc:	f04f 0a00 	mov.w	sl, #0
 8005fd0:	4b8a      	ldr	r3, [pc, #552]	@ (80061fc <_strtod_l+0xad4>)
 8005fd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fd4:	401a      	ands	r2, r3
 8005fd6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005fda:	9b08      	ldr	r3, [sp, #32]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1c1      	bne.n	8005f64 <_strtod_l+0x83c>
 8005fe0:	e5cc      	b.n	8005b7c <_strtod_l+0x454>
 8005fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe6:	e7e8      	b.n	8005fba <_strtod_l+0x892>
 8005fe8:	4613      	mov	r3, r2
 8005fea:	e7e6      	b.n	8005fba <_strtod_l+0x892>
 8005fec:	ea53 030a 	orrs.w	r3, r3, sl
 8005ff0:	d0aa      	beq.n	8005f48 <_strtod_l+0x820>
 8005ff2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ff4:	b1db      	cbz	r3, 800602e <_strtod_l+0x906>
 8005ff6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ff8:	4213      	tst	r3, r2
 8005ffa:	d0ee      	beq.n	8005fda <_strtod_l+0x8b2>
 8005ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ffe:	4650      	mov	r0, sl
 8006000:	4659      	mov	r1, fp
 8006002:	9a08      	ldr	r2, [sp, #32]
 8006004:	b1bb      	cbz	r3, 8006036 <_strtod_l+0x90e>
 8006006:	f7ff fb6d 	bl	80056e4 <sulp>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006012:	f7fa f8ab 	bl	800016c <__adddf3>
 8006016:	4682      	mov	sl, r0
 8006018:	468b      	mov	fp, r1
 800601a:	e7de      	b.n	8005fda <_strtod_l+0x8b2>
 800601c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006020:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006024:	f04f 3aff 	mov.w	sl, #4294967295
 8006028:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800602c:	e7d5      	b.n	8005fda <_strtod_l+0x8b2>
 800602e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006030:	ea13 0f0a 	tst.w	r3, sl
 8006034:	e7e1      	b.n	8005ffa <_strtod_l+0x8d2>
 8006036:	f7ff fb55 	bl	80056e4 <sulp>
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006042:	f7fa f891 	bl	8000168 <__aeabi_dsub>
 8006046:	2200      	movs	r2, #0
 8006048:	2300      	movs	r3, #0
 800604a:	4682      	mov	sl, r0
 800604c:	468b      	mov	fp, r1
 800604e:	f7fa fcab 	bl	80009a8 <__aeabi_dcmpeq>
 8006052:	2800      	cmp	r0, #0
 8006054:	d0c1      	beq.n	8005fda <_strtod_l+0x8b2>
 8006056:	e619      	b.n	8005c8c <_strtod_l+0x564>
 8006058:	4641      	mov	r1, r8
 800605a:	4620      	mov	r0, r4
 800605c:	f7ff face 	bl	80055fc <__ratio>
 8006060:	2200      	movs	r2, #0
 8006062:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006066:	4606      	mov	r6, r0
 8006068:	460f      	mov	r7, r1
 800606a:	f7fa fcb1 	bl	80009d0 <__aeabi_dcmple>
 800606e:	2800      	cmp	r0, #0
 8006070:	d06d      	beq.n	800614e <_strtod_l+0xa26>
 8006072:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006074:	2b00      	cmp	r3, #0
 8006076:	d178      	bne.n	800616a <_strtod_l+0xa42>
 8006078:	f1ba 0f00 	cmp.w	sl, #0
 800607c:	d156      	bne.n	800612c <_strtod_l+0xa04>
 800607e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006080:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006084:	2b00      	cmp	r3, #0
 8006086:	d158      	bne.n	800613a <_strtod_l+0xa12>
 8006088:	2200      	movs	r2, #0
 800608a:	4630      	mov	r0, r6
 800608c:	4639      	mov	r1, r7
 800608e:	4b5e      	ldr	r3, [pc, #376]	@ (8006208 <_strtod_l+0xae0>)
 8006090:	f7fa fc94 	bl	80009bc <__aeabi_dcmplt>
 8006094:	2800      	cmp	r0, #0
 8006096:	d157      	bne.n	8006148 <_strtod_l+0xa20>
 8006098:	4630      	mov	r0, r6
 800609a:	4639      	mov	r1, r7
 800609c:	2200      	movs	r2, #0
 800609e:	4b5b      	ldr	r3, [pc, #364]	@ (800620c <_strtod_l+0xae4>)
 80060a0:	f7fa fa1a 	bl	80004d8 <__aeabi_dmul>
 80060a4:	4606      	mov	r6, r0
 80060a6:	460f      	mov	r7, r1
 80060a8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80060ac:	9606      	str	r6, [sp, #24]
 80060ae:	9307      	str	r3, [sp, #28]
 80060b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060b4:	4d51      	ldr	r5, [pc, #324]	@ (80061fc <_strtod_l+0xad4>)
 80060b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80060ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060bc:	401d      	ands	r5, r3
 80060be:	4b54      	ldr	r3, [pc, #336]	@ (8006210 <_strtod_l+0xae8>)
 80060c0:	429d      	cmp	r5, r3
 80060c2:	f040 80ab 	bne.w	800621c <_strtod_l+0xaf4>
 80060c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060c8:	4650      	mov	r0, sl
 80060ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80060ce:	4659      	mov	r1, fp
 80060d0:	f7ff f9d4 	bl	800547c <__ulp>
 80060d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060d8:	f7fa f9fe 	bl	80004d8 <__aeabi_dmul>
 80060dc:	4652      	mov	r2, sl
 80060de:	465b      	mov	r3, fp
 80060e0:	f7fa f844 	bl	800016c <__adddf3>
 80060e4:	460b      	mov	r3, r1
 80060e6:	4945      	ldr	r1, [pc, #276]	@ (80061fc <_strtod_l+0xad4>)
 80060e8:	4a4a      	ldr	r2, [pc, #296]	@ (8006214 <_strtod_l+0xaec>)
 80060ea:	4019      	ands	r1, r3
 80060ec:	4291      	cmp	r1, r2
 80060ee:	4682      	mov	sl, r0
 80060f0:	d942      	bls.n	8006178 <_strtod_l+0xa50>
 80060f2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80060f4:	4b43      	ldr	r3, [pc, #268]	@ (8006204 <_strtod_l+0xadc>)
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d103      	bne.n	8006102 <_strtod_l+0x9da>
 80060fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80060fc:	3301      	adds	r3, #1
 80060fe:	f43f ad32 	beq.w	8005b66 <_strtod_l+0x43e>
 8006102:	f04f 3aff 	mov.w	sl, #4294967295
 8006106:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8006204 <_strtod_l+0xadc>
 800610a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800610c:	9805      	ldr	r0, [sp, #20]
 800610e:	f7fe fe89 	bl	8004e24 <_Bfree>
 8006112:	4649      	mov	r1, r9
 8006114:	9805      	ldr	r0, [sp, #20]
 8006116:	f7fe fe85 	bl	8004e24 <_Bfree>
 800611a:	4641      	mov	r1, r8
 800611c:	9805      	ldr	r0, [sp, #20]
 800611e:	f7fe fe81 	bl	8004e24 <_Bfree>
 8006122:	4621      	mov	r1, r4
 8006124:	9805      	ldr	r0, [sp, #20]
 8006126:	f7fe fe7d 	bl	8004e24 <_Bfree>
 800612a:	e61c      	b.n	8005d66 <_strtod_l+0x63e>
 800612c:	f1ba 0f01 	cmp.w	sl, #1
 8006130:	d103      	bne.n	800613a <_strtod_l+0xa12>
 8006132:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006134:	2b00      	cmp	r3, #0
 8006136:	f43f ada9 	beq.w	8005c8c <_strtod_l+0x564>
 800613a:	2200      	movs	r2, #0
 800613c:	4b36      	ldr	r3, [pc, #216]	@ (8006218 <_strtod_l+0xaf0>)
 800613e:	2600      	movs	r6, #0
 8006140:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006144:	4f30      	ldr	r7, [pc, #192]	@ (8006208 <_strtod_l+0xae0>)
 8006146:	e7b3      	b.n	80060b0 <_strtod_l+0x988>
 8006148:	2600      	movs	r6, #0
 800614a:	4f30      	ldr	r7, [pc, #192]	@ (800620c <_strtod_l+0xae4>)
 800614c:	e7ac      	b.n	80060a8 <_strtod_l+0x980>
 800614e:	4630      	mov	r0, r6
 8006150:	4639      	mov	r1, r7
 8006152:	4b2e      	ldr	r3, [pc, #184]	@ (800620c <_strtod_l+0xae4>)
 8006154:	2200      	movs	r2, #0
 8006156:	f7fa f9bf 	bl	80004d8 <__aeabi_dmul>
 800615a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800615c:	4606      	mov	r6, r0
 800615e:	460f      	mov	r7, r1
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0a1      	beq.n	80060a8 <_strtod_l+0x980>
 8006164:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006168:	e7a2      	b.n	80060b0 <_strtod_l+0x988>
 800616a:	2200      	movs	r2, #0
 800616c:	4b26      	ldr	r3, [pc, #152]	@ (8006208 <_strtod_l+0xae0>)
 800616e:	4616      	mov	r6, r2
 8006170:	461f      	mov	r7, r3
 8006172:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006176:	e79b      	b.n	80060b0 <_strtod_l+0x988>
 8006178:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800617c:	9b08      	ldr	r3, [sp, #32]
 800617e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1c1      	bne.n	800610a <_strtod_l+0x9e2>
 8006186:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800618a:	0d1b      	lsrs	r3, r3, #20
 800618c:	051b      	lsls	r3, r3, #20
 800618e:	429d      	cmp	r5, r3
 8006190:	d1bb      	bne.n	800610a <_strtod_l+0x9e2>
 8006192:	4630      	mov	r0, r6
 8006194:	4639      	mov	r1, r7
 8006196:	f7fa fce7 	bl	8000b68 <__aeabi_d2lz>
 800619a:	f7fa f96f 	bl	800047c <__aeabi_l2d>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4630      	mov	r0, r6
 80061a4:	4639      	mov	r1, r7
 80061a6:	f7f9 ffdf 	bl	8000168 <__aeabi_dsub>
 80061aa:	460b      	mov	r3, r1
 80061ac:	4602      	mov	r2, r0
 80061ae:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80061b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80061b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061b8:	ea46 060a 	orr.w	r6, r6, sl
 80061bc:	431e      	orrs	r6, r3
 80061be:	d06a      	beq.n	8006296 <_strtod_l+0xb6e>
 80061c0:	a309      	add	r3, pc, #36	@ (adr r3, 80061e8 <_strtod_l+0xac0>)
 80061c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c6:	f7fa fbf9 	bl	80009bc <__aeabi_dcmplt>
 80061ca:	2800      	cmp	r0, #0
 80061cc:	f47f acd6 	bne.w	8005b7c <_strtod_l+0x454>
 80061d0:	a307      	add	r3, pc, #28	@ (adr r3, 80061f0 <_strtod_l+0xac8>)
 80061d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061da:	f7fa fc0d 	bl	80009f8 <__aeabi_dcmpgt>
 80061de:	2800      	cmp	r0, #0
 80061e0:	d093      	beq.n	800610a <_strtod_l+0x9e2>
 80061e2:	e4cb      	b.n	8005b7c <_strtod_l+0x454>
 80061e4:	f3af 8000 	nop.w
 80061e8:	94a03595 	.word	0x94a03595
 80061ec:	3fdfffff 	.word	0x3fdfffff
 80061f0:	35afe535 	.word	0x35afe535
 80061f4:	3fe00000 	.word	0x3fe00000
 80061f8:	39500000 	.word	0x39500000
 80061fc:	7ff00000 	.word	0x7ff00000
 8006200:	000fffff 	.word	0x000fffff
 8006204:	7fefffff 	.word	0x7fefffff
 8006208:	3ff00000 	.word	0x3ff00000
 800620c:	3fe00000 	.word	0x3fe00000
 8006210:	7fe00000 	.word	0x7fe00000
 8006214:	7c9fffff 	.word	0x7c9fffff
 8006218:	bff00000 	.word	0xbff00000
 800621c:	9b08      	ldr	r3, [sp, #32]
 800621e:	b323      	cbz	r3, 800626a <_strtod_l+0xb42>
 8006220:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006224:	d821      	bhi.n	800626a <_strtod_l+0xb42>
 8006226:	a328      	add	r3, pc, #160	@ (adr r3, 80062c8 <_strtod_l+0xba0>)
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	4630      	mov	r0, r6
 800622e:	4639      	mov	r1, r7
 8006230:	f7fa fbce 	bl	80009d0 <__aeabi_dcmple>
 8006234:	b1a0      	cbz	r0, 8006260 <_strtod_l+0xb38>
 8006236:	4639      	mov	r1, r7
 8006238:	4630      	mov	r0, r6
 800623a:	f7fa fc25 	bl	8000a88 <__aeabi_d2uiz>
 800623e:	2801      	cmp	r0, #1
 8006240:	bf38      	it	cc
 8006242:	2001      	movcc	r0, #1
 8006244:	f7fa f8ce 	bl	80003e4 <__aeabi_ui2d>
 8006248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800624a:	4606      	mov	r6, r0
 800624c:	460f      	mov	r7, r1
 800624e:	b9fb      	cbnz	r3, 8006290 <_strtod_l+0xb68>
 8006250:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006254:	9014      	str	r0, [sp, #80]	@ 0x50
 8006256:	9315      	str	r3, [sp, #84]	@ 0x54
 8006258:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800625c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006260:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006262:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006266:	1b5b      	subs	r3, r3, r5
 8006268:	9311      	str	r3, [sp, #68]	@ 0x44
 800626a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800626e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006272:	f7ff f903 	bl	800547c <__ulp>
 8006276:	4602      	mov	r2, r0
 8006278:	460b      	mov	r3, r1
 800627a:	4650      	mov	r0, sl
 800627c:	4659      	mov	r1, fp
 800627e:	f7fa f92b 	bl	80004d8 <__aeabi_dmul>
 8006282:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006286:	f7f9 ff71 	bl	800016c <__adddf3>
 800628a:	4682      	mov	sl, r0
 800628c:	468b      	mov	fp, r1
 800628e:	e775      	b.n	800617c <_strtod_l+0xa54>
 8006290:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006294:	e7e0      	b.n	8006258 <_strtod_l+0xb30>
 8006296:	a30e      	add	r3, pc, #56	@ (adr r3, 80062d0 <_strtod_l+0xba8>)
 8006298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629c:	f7fa fb8e 	bl	80009bc <__aeabi_dcmplt>
 80062a0:	e79d      	b.n	80061de <_strtod_l+0xab6>
 80062a2:	2300      	movs	r3, #0
 80062a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80062a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80062a8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80062aa:	6013      	str	r3, [r2, #0]
 80062ac:	f7ff ba79 	b.w	80057a2 <_strtod_l+0x7a>
 80062b0:	2a65      	cmp	r2, #101	@ 0x65
 80062b2:	f43f ab72 	beq.w	800599a <_strtod_l+0x272>
 80062b6:	2a45      	cmp	r2, #69	@ 0x45
 80062b8:	f43f ab6f 	beq.w	800599a <_strtod_l+0x272>
 80062bc:	2301      	movs	r3, #1
 80062be:	f7ff bbaa 	b.w	8005a16 <_strtod_l+0x2ee>
 80062c2:	bf00      	nop
 80062c4:	f3af 8000 	nop.w
 80062c8:	ffc00000 	.word	0xffc00000
 80062cc:	41dfffff 	.word	0x41dfffff
 80062d0:	94a03595 	.word	0x94a03595
 80062d4:	3fcfffff 	.word	0x3fcfffff

080062d8 <_strtod_r>:
 80062d8:	4b01      	ldr	r3, [pc, #4]	@ (80062e0 <_strtod_r+0x8>)
 80062da:	f7ff ba25 	b.w	8005728 <_strtod_l>
 80062de:	bf00      	nop
 80062e0:	20000068 	.word	0x20000068

080062e4 <_strtol_l.isra.0>:
 80062e4:	2b24      	cmp	r3, #36	@ 0x24
 80062e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062ea:	4686      	mov	lr, r0
 80062ec:	4690      	mov	r8, r2
 80062ee:	d801      	bhi.n	80062f4 <_strtol_l.isra.0+0x10>
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d106      	bne.n	8006302 <_strtol_l.isra.0+0x1e>
 80062f4:	f7fd fdbc 	bl	8003e70 <__errno>
 80062f8:	2316      	movs	r3, #22
 80062fa:	6003      	str	r3, [r0, #0]
 80062fc:	2000      	movs	r0, #0
 80062fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006302:	460d      	mov	r5, r1
 8006304:	4833      	ldr	r0, [pc, #204]	@ (80063d4 <_strtol_l.isra.0+0xf0>)
 8006306:	462a      	mov	r2, r5
 8006308:	f815 4b01 	ldrb.w	r4, [r5], #1
 800630c:	5d06      	ldrb	r6, [r0, r4]
 800630e:	f016 0608 	ands.w	r6, r6, #8
 8006312:	d1f8      	bne.n	8006306 <_strtol_l.isra.0+0x22>
 8006314:	2c2d      	cmp	r4, #45	@ 0x2d
 8006316:	d110      	bne.n	800633a <_strtol_l.isra.0+0x56>
 8006318:	2601      	movs	r6, #1
 800631a:	782c      	ldrb	r4, [r5, #0]
 800631c:	1c95      	adds	r5, r2, #2
 800631e:	f033 0210 	bics.w	r2, r3, #16
 8006322:	d115      	bne.n	8006350 <_strtol_l.isra.0+0x6c>
 8006324:	2c30      	cmp	r4, #48	@ 0x30
 8006326:	d10d      	bne.n	8006344 <_strtol_l.isra.0+0x60>
 8006328:	782a      	ldrb	r2, [r5, #0]
 800632a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800632e:	2a58      	cmp	r2, #88	@ 0x58
 8006330:	d108      	bne.n	8006344 <_strtol_l.isra.0+0x60>
 8006332:	786c      	ldrb	r4, [r5, #1]
 8006334:	3502      	adds	r5, #2
 8006336:	2310      	movs	r3, #16
 8006338:	e00a      	b.n	8006350 <_strtol_l.isra.0+0x6c>
 800633a:	2c2b      	cmp	r4, #43	@ 0x2b
 800633c:	bf04      	itt	eq
 800633e:	782c      	ldrbeq	r4, [r5, #0]
 8006340:	1c95      	addeq	r5, r2, #2
 8006342:	e7ec      	b.n	800631e <_strtol_l.isra.0+0x3a>
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1f6      	bne.n	8006336 <_strtol_l.isra.0+0x52>
 8006348:	2c30      	cmp	r4, #48	@ 0x30
 800634a:	bf14      	ite	ne
 800634c:	230a      	movne	r3, #10
 800634e:	2308      	moveq	r3, #8
 8006350:	2200      	movs	r2, #0
 8006352:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006356:	f10c 3cff 	add.w	ip, ip, #4294967295
 800635a:	fbbc f9f3 	udiv	r9, ip, r3
 800635e:	4610      	mov	r0, r2
 8006360:	fb03 ca19 	mls	sl, r3, r9, ip
 8006364:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006368:	2f09      	cmp	r7, #9
 800636a:	d80f      	bhi.n	800638c <_strtol_l.isra.0+0xa8>
 800636c:	463c      	mov	r4, r7
 800636e:	42a3      	cmp	r3, r4
 8006370:	dd1b      	ble.n	80063aa <_strtol_l.isra.0+0xc6>
 8006372:	1c57      	adds	r7, r2, #1
 8006374:	d007      	beq.n	8006386 <_strtol_l.isra.0+0xa2>
 8006376:	4581      	cmp	r9, r0
 8006378:	d314      	bcc.n	80063a4 <_strtol_l.isra.0+0xc0>
 800637a:	d101      	bne.n	8006380 <_strtol_l.isra.0+0x9c>
 800637c:	45a2      	cmp	sl, r4
 800637e:	db11      	blt.n	80063a4 <_strtol_l.isra.0+0xc0>
 8006380:	2201      	movs	r2, #1
 8006382:	fb00 4003 	mla	r0, r0, r3, r4
 8006386:	f815 4b01 	ldrb.w	r4, [r5], #1
 800638a:	e7eb      	b.n	8006364 <_strtol_l.isra.0+0x80>
 800638c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006390:	2f19      	cmp	r7, #25
 8006392:	d801      	bhi.n	8006398 <_strtol_l.isra.0+0xb4>
 8006394:	3c37      	subs	r4, #55	@ 0x37
 8006396:	e7ea      	b.n	800636e <_strtol_l.isra.0+0x8a>
 8006398:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800639c:	2f19      	cmp	r7, #25
 800639e:	d804      	bhi.n	80063aa <_strtol_l.isra.0+0xc6>
 80063a0:	3c57      	subs	r4, #87	@ 0x57
 80063a2:	e7e4      	b.n	800636e <_strtol_l.isra.0+0x8a>
 80063a4:	f04f 32ff 	mov.w	r2, #4294967295
 80063a8:	e7ed      	b.n	8006386 <_strtol_l.isra.0+0xa2>
 80063aa:	1c53      	adds	r3, r2, #1
 80063ac:	d108      	bne.n	80063c0 <_strtol_l.isra.0+0xdc>
 80063ae:	2322      	movs	r3, #34	@ 0x22
 80063b0:	4660      	mov	r0, ip
 80063b2:	f8ce 3000 	str.w	r3, [lr]
 80063b6:	f1b8 0f00 	cmp.w	r8, #0
 80063ba:	d0a0      	beq.n	80062fe <_strtol_l.isra.0+0x1a>
 80063bc:	1e69      	subs	r1, r5, #1
 80063be:	e006      	b.n	80063ce <_strtol_l.isra.0+0xea>
 80063c0:	b106      	cbz	r6, 80063c4 <_strtol_l.isra.0+0xe0>
 80063c2:	4240      	negs	r0, r0
 80063c4:	f1b8 0f00 	cmp.w	r8, #0
 80063c8:	d099      	beq.n	80062fe <_strtol_l.isra.0+0x1a>
 80063ca:	2a00      	cmp	r2, #0
 80063cc:	d1f6      	bne.n	80063bc <_strtol_l.isra.0+0xd8>
 80063ce:	f8c8 1000 	str.w	r1, [r8]
 80063d2:	e794      	b.n	80062fe <_strtol_l.isra.0+0x1a>
 80063d4:	080078c9 	.word	0x080078c9

080063d8 <_strtol_r>:
 80063d8:	f7ff bf84 	b.w	80062e4 <_strtol_l.isra.0>

080063dc <__ssputs_r>:
 80063dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063e0:	461f      	mov	r7, r3
 80063e2:	688e      	ldr	r6, [r1, #8]
 80063e4:	4682      	mov	sl, r0
 80063e6:	42be      	cmp	r6, r7
 80063e8:	460c      	mov	r4, r1
 80063ea:	4690      	mov	r8, r2
 80063ec:	680b      	ldr	r3, [r1, #0]
 80063ee:	d82d      	bhi.n	800644c <__ssputs_r+0x70>
 80063f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80063f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80063f8:	d026      	beq.n	8006448 <__ssputs_r+0x6c>
 80063fa:	6965      	ldr	r5, [r4, #20]
 80063fc:	6909      	ldr	r1, [r1, #16]
 80063fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006402:	eba3 0901 	sub.w	r9, r3, r1
 8006406:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800640a:	1c7b      	adds	r3, r7, #1
 800640c:	444b      	add	r3, r9
 800640e:	106d      	asrs	r5, r5, #1
 8006410:	429d      	cmp	r5, r3
 8006412:	bf38      	it	cc
 8006414:	461d      	movcc	r5, r3
 8006416:	0553      	lsls	r3, r2, #21
 8006418:	d527      	bpl.n	800646a <__ssputs_r+0x8e>
 800641a:	4629      	mov	r1, r5
 800641c:	f7fe fc36 	bl	8004c8c <_malloc_r>
 8006420:	4606      	mov	r6, r0
 8006422:	b360      	cbz	r0, 800647e <__ssputs_r+0xa2>
 8006424:	464a      	mov	r2, r9
 8006426:	6921      	ldr	r1, [r4, #16]
 8006428:	f000 fbd8 	bl	8006bdc <memcpy>
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006436:	81a3      	strh	r3, [r4, #12]
 8006438:	6126      	str	r6, [r4, #16]
 800643a:	444e      	add	r6, r9
 800643c:	6026      	str	r6, [r4, #0]
 800643e:	463e      	mov	r6, r7
 8006440:	6165      	str	r5, [r4, #20]
 8006442:	eba5 0509 	sub.w	r5, r5, r9
 8006446:	60a5      	str	r5, [r4, #8]
 8006448:	42be      	cmp	r6, r7
 800644a:	d900      	bls.n	800644e <__ssputs_r+0x72>
 800644c:	463e      	mov	r6, r7
 800644e:	4632      	mov	r2, r6
 8006450:	4641      	mov	r1, r8
 8006452:	6820      	ldr	r0, [r4, #0]
 8006454:	f000 fb63 	bl	8006b1e <memmove>
 8006458:	2000      	movs	r0, #0
 800645a:	68a3      	ldr	r3, [r4, #8]
 800645c:	1b9b      	subs	r3, r3, r6
 800645e:	60a3      	str	r3, [r4, #8]
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	4433      	add	r3, r6
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800646a:	462a      	mov	r2, r5
 800646c:	f000 ff47 	bl	80072fe <_realloc_r>
 8006470:	4606      	mov	r6, r0
 8006472:	2800      	cmp	r0, #0
 8006474:	d1e0      	bne.n	8006438 <__ssputs_r+0x5c>
 8006476:	4650      	mov	r0, sl
 8006478:	6921      	ldr	r1, [r4, #16]
 800647a:	f7fe fb95 	bl	8004ba8 <_free_r>
 800647e:	230c      	movs	r3, #12
 8006480:	f8ca 3000 	str.w	r3, [sl]
 8006484:	89a3      	ldrh	r3, [r4, #12]
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800648e:	81a3      	strh	r3, [r4, #12]
 8006490:	e7e9      	b.n	8006466 <__ssputs_r+0x8a>
	...

08006494 <_svfiprintf_r>:
 8006494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006498:	4698      	mov	r8, r3
 800649a:	898b      	ldrh	r3, [r1, #12]
 800649c:	4607      	mov	r7, r0
 800649e:	061b      	lsls	r3, r3, #24
 80064a0:	460d      	mov	r5, r1
 80064a2:	4614      	mov	r4, r2
 80064a4:	b09d      	sub	sp, #116	@ 0x74
 80064a6:	d510      	bpl.n	80064ca <_svfiprintf_r+0x36>
 80064a8:	690b      	ldr	r3, [r1, #16]
 80064aa:	b973      	cbnz	r3, 80064ca <_svfiprintf_r+0x36>
 80064ac:	2140      	movs	r1, #64	@ 0x40
 80064ae:	f7fe fbed 	bl	8004c8c <_malloc_r>
 80064b2:	6028      	str	r0, [r5, #0]
 80064b4:	6128      	str	r0, [r5, #16]
 80064b6:	b930      	cbnz	r0, 80064c6 <_svfiprintf_r+0x32>
 80064b8:	230c      	movs	r3, #12
 80064ba:	603b      	str	r3, [r7, #0]
 80064bc:	f04f 30ff 	mov.w	r0, #4294967295
 80064c0:	b01d      	add	sp, #116	@ 0x74
 80064c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c6:	2340      	movs	r3, #64	@ 0x40
 80064c8:	616b      	str	r3, [r5, #20]
 80064ca:	2300      	movs	r3, #0
 80064cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ce:	2320      	movs	r3, #32
 80064d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064d4:	2330      	movs	r3, #48	@ 0x30
 80064d6:	f04f 0901 	mov.w	r9, #1
 80064da:	f8cd 800c 	str.w	r8, [sp, #12]
 80064de:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006678 <_svfiprintf_r+0x1e4>
 80064e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064e6:	4623      	mov	r3, r4
 80064e8:	469a      	mov	sl, r3
 80064ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064ee:	b10a      	cbz	r2, 80064f4 <_svfiprintf_r+0x60>
 80064f0:	2a25      	cmp	r2, #37	@ 0x25
 80064f2:	d1f9      	bne.n	80064e8 <_svfiprintf_r+0x54>
 80064f4:	ebba 0b04 	subs.w	fp, sl, r4
 80064f8:	d00b      	beq.n	8006512 <_svfiprintf_r+0x7e>
 80064fa:	465b      	mov	r3, fp
 80064fc:	4622      	mov	r2, r4
 80064fe:	4629      	mov	r1, r5
 8006500:	4638      	mov	r0, r7
 8006502:	f7ff ff6b 	bl	80063dc <__ssputs_r>
 8006506:	3001      	adds	r0, #1
 8006508:	f000 80a7 	beq.w	800665a <_svfiprintf_r+0x1c6>
 800650c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800650e:	445a      	add	r2, fp
 8006510:	9209      	str	r2, [sp, #36]	@ 0x24
 8006512:	f89a 3000 	ldrb.w	r3, [sl]
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 809f 	beq.w	800665a <_svfiprintf_r+0x1c6>
 800651c:	2300      	movs	r3, #0
 800651e:	f04f 32ff 	mov.w	r2, #4294967295
 8006522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006526:	f10a 0a01 	add.w	sl, sl, #1
 800652a:	9304      	str	r3, [sp, #16]
 800652c:	9307      	str	r3, [sp, #28]
 800652e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006532:	931a      	str	r3, [sp, #104]	@ 0x68
 8006534:	4654      	mov	r4, sl
 8006536:	2205      	movs	r2, #5
 8006538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800653c:	484e      	ldr	r0, [pc, #312]	@ (8006678 <_svfiprintf_r+0x1e4>)
 800653e:	f7fd fcc4 	bl	8003eca <memchr>
 8006542:	9a04      	ldr	r2, [sp, #16]
 8006544:	b9d8      	cbnz	r0, 800657e <_svfiprintf_r+0xea>
 8006546:	06d0      	lsls	r0, r2, #27
 8006548:	bf44      	itt	mi
 800654a:	2320      	movmi	r3, #32
 800654c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006550:	0711      	lsls	r1, r2, #28
 8006552:	bf44      	itt	mi
 8006554:	232b      	movmi	r3, #43	@ 0x2b
 8006556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800655a:	f89a 3000 	ldrb.w	r3, [sl]
 800655e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006560:	d015      	beq.n	800658e <_svfiprintf_r+0xfa>
 8006562:	4654      	mov	r4, sl
 8006564:	2000      	movs	r0, #0
 8006566:	f04f 0c0a 	mov.w	ip, #10
 800656a:	9a07      	ldr	r2, [sp, #28]
 800656c:	4621      	mov	r1, r4
 800656e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006572:	3b30      	subs	r3, #48	@ 0x30
 8006574:	2b09      	cmp	r3, #9
 8006576:	d94b      	bls.n	8006610 <_svfiprintf_r+0x17c>
 8006578:	b1b0      	cbz	r0, 80065a8 <_svfiprintf_r+0x114>
 800657a:	9207      	str	r2, [sp, #28]
 800657c:	e014      	b.n	80065a8 <_svfiprintf_r+0x114>
 800657e:	eba0 0308 	sub.w	r3, r0, r8
 8006582:	fa09 f303 	lsl.w	r3, r9, r3
 8006586:	4313      	orrs	r3, r2
 8006588:	46a2      	mov	sl, r4
 800658a:	9304      	str	r3, [sp, #16]
 800658c:	e7d2      	b.n	8006534 <_svfiprintf_r+0xa0>
 800658e:	9b03      	ldr	r3, [sp, #12]
 8006590:	1d19      	adds	r1, r3, #4
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	9103      	str	r1, [sp, #12]
 8006596:	2b00      	cmp	r3, #0
 8006598:	bfbb      	ittet	lt
 800659a:	425b      	neglt	r3, r3
 800659c:	f042 0202 	orrlt.w	r2, r2, #2
 80065a0:	9307      	strge	r3, [sp, #28]
 80065a2:	9307      	strlt	r3, [sp, #28]
 80065a4:	bfb8      	it	lt
 80065a6:	9204      	strlt	r2, [sp, #16]
 80065a8:	7823      	ldrb	r3, [r4, #0]
 80065aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80065ac:	d10a      	bne.n	80065c4 <_svfiprintf_r+0x130>
 80065ae:	7863      	ldrb	r3, [r4, #1]
 80065b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80065b2:	d132      	bne.n	800661a <_svfiprintf_r+0x186>
 80065b4:	9b03      	ldr	r3, [sp, #12]
 80065b6:	3402      	adds	r4, #2
 80065b8:	1d1a      	adds	r2, r3, #4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	9203      	str	r2, [sp, #12]
 80065be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800667c <_svfiprintf_r+0x1e8>
 80065c8:	2203      	movs	r2, #3
 80065ca:	4650      	mov	r0, sl
 80065cc:	7821      	ldrb	r1, [r4, #0]
 80065ce:	f7fd fc7c 	bl	8003eca <memchr>
 80065d2:	b138      	cbz	r0, 80065e4 <_svfiprintf_r+0x150>
 80065d4:	2240      	movs	r2, #64	@ 0x40
 80065d6:	9b04      	ldr	r3, [sp, #16]
 80065d8:	eba0 000a 	sub.w	r0, r0, sl
 80065dc:	4082      	lsls	r2, r0
 80065de:	4313      	orrs	r3, r2
 80065e0:	3401      	adds	r4, #1
 80065e2:	9304      	str	r3, [sp, #16]
 80065e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e8:	2206      	movs	r2, #6
 80065ea:	4825      	ldr	r0, [pc, #148]	@ (8006680 <_svfiprintf_r+0x1ec>)
 80065ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80065f0:	f7fd fc6b 	bl	8003eca <memchr>
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d036      	beq.n	8006666 <_svfiprintf_r+0x1d2>
 80065f8:	4b22      	ldr	r3, [pc, #136]	@ (8006684 <_svfiprintf_r+0x1f0>)
 80065fa:	bb1b      	cbnz	r3, 8006644 <_svfiprintf_r+0x1b0>
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	3307      	adds	r3, #7
 8006600:	f023 0307 	bic.w	r3, r3, #7
 8006604:	3308      	adds	r3, #8
 8006606:	9303      	str	r3, [sp, #12]
 8006608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660a:	4433      	add	r3, r6
 800660c:	9309      	str	r3, [sp, #36]	@ 0x24
 800660e:	e76a      	b.n	80064e6 <_svfiprintf_r+0x52>
 8006610:	460c      	mov	r4, r1
 8006612:	2001      	movs	r0, #1
 8006614:	fb0c 3202 	mla	r2, ip, r2, r3
 8006618:	e7a8      	b.n	800656c <_svfiprintf_r+0xd8>
 800661a:	2300      	movs	r3, #0
 800661c:	f04f 0c0a 	mov.w	ip, #10
 8006620:	4619      	mov	r1, r3
 8006622:	3401      	adds	r4, #1
 8006624:	9305      	str	r3, [sp, #20]
 8006626:	4620      	mov	r0, r4
 8006628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800662c:	3a30      	subs	r2, #48	@ 0x30
 800662e:	2a09      	cmp	r2, #9
 8006630:	d903      	bls.n	800663a <_svfiprintf_r+0x1a6>
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0c6      	beq.n	80065c4 <_svfiprintf_r+0x130>
 8006636:	9105      	str	r1, [sp, #20]
 8006638:	e7c4      	b.n	80065c4 <_svfiprintf_r+0x130>
 800663a:	4604      	mov	r4, r0
 800663c:	2301      	movs	r3, #1
 800663e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006642:	e7f0      	b.n	8006626 <_svfiprintf_r+0x192>
 8006644:	ab03      	add	r3, sp, #12
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	462a      	mov	r2, r5
 800664a:	4638      	mov	r0, r7
 800664c:	4b0e      	ldr	r3, [pc, #56]	@ (8006688 <_svfiprintf_r+0x1f4>)
 800664e:	a904      	add	r1, sp, #16
 8006650:	f7fc fbca 	bl	8002de8 <_printf_float>
 8006654:	1c42      	adds	r2, r0, #1
 8006656:	4606      	mov	r6, r0
 8006658:	d1d6      	bne.n	8006608 <_svfiprintf_r+0x174>
 800665a:	89ab      	ldrh	r3, [r5, #12]
 800665c:	065b      	lsls	r3, r3, #25
 800665e:	f53f af2d 	bmi.w	80064bc <_svfiprintf_r+0x28>
 8006662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006664:	e72c      	b.n	80064c0 <_svfiprintf_r+0x2c>
 8006666:	ab03      	add	r3, sp, #12
 8006668:	9300      	str	r3, [sp, #0]
 800666a:	462a      	mov	r2, r5
 800666c:	4638      	mov	r0, r7
 800666e:	4b06      	ldr	r3, [pc, #24]	@ (8006688 <_svfiprintf_r+0x1f4>)
 8006670:	a904      	add	r1, sp, #16
 8006672:	f7fc fe57 	bl	8003324 <_printf_i>
 8006676:	e7ed      	b.n	8006654 <_svfiprintf_r+0x1c0>
 8006678:	080076c7 	.word	0x080076c7
 800667c:	080076cd 	.word	0x080076cd
 8006680:	080076d1 	.word	0x080076d1
 8006684:	08002de9 	.word	0x08002de9
 8006688:	080063dd 	.word	0x080063dd

0800668c <__sfputc_r>:
 800668c:	6893      	ldr	r3, [r2, #8]
 800668e:	b410      	push	{r4}
 8006690:	3b01      	subs	r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	6093      	str	r3, [r2, #8]
 8006696:	da07      	bge.n	80066a8 <__sfputc_r+0x1c>
 8006698:	6994      	ldr	r4, [r2, #24]
 800669a:	42a3      	cmp	r3, r4
 800669c:	db01      	blt.n	80066a2 <__sfputc_r+0x16>
 800669e:	290a      	cmp	r1, #10
 80066a0:	d102      	bne.n	80066a8 <__sfputc_r+0x1c>
 80066a2:	bc10      	pop	{r4}
 80066a4:	f7fd bafd 	b.w	8003ca2 <__swbuf_r>
 80066a8:	6813      	ldr	r3, [r2, #0]
 80066aa:	1c58      	adds	r0, r3, #1
 80066ac:	6010      	str	r0, [r2, #0]
 80066ae:	7019      	strb	r1, [r3, #0]
 80066b0:	4608      	mov	r0, r1
 80066b2:	bc10      	pop	{r4}
 80066b4:	4770      	bx	lr

080066b6 <__sfputs_r>:
 80066b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b8:	4606      	mov	r6, r0
 80066ba:	460f      	mov	r7, r1
 80066bc:	4614      	mov	r4, r2
 80066be:	18d5      	adds	r5, r2, r3
 80066c0:	42ac      	cmp	r4, r5
 80066c2:	d101      	bne.n	80066c8 <__sfputs_r+0x12>
 80066c4:	2000      	movs	r0, #0
 80066c6:	e007      	b.n	80066d8 <__sfputs_r+0x22>
 80066c8:	463a      	mov	r2, r7
 80066ca:	4630      	mov	r0, r6
 80066cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066d0:	f7ff ffdc 	bl	800668c <__sfputc_r>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d1f3      	bne.n	80066c0 <__sfputs_r+0xa>
 80066d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066dc <_vfiprintf_r>:
 80066dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e0:	460d      	mov	r5, r1
 80066e2:	4614      	mov	r4, r2
 80066e4:	4698      	mov	r8, r3
 80066e6:	4606      	mov	r6, r0
 80066e8:	b09d      	sub	sp, #116	@ 0x74
 80066ea:	b118      	cbz	r0, 80066f4 <_vfiprintf_r+0x18>
 80066ec:	6a03      	ldr	r3, [r0, #32]
 80066ee:	b90b      	cbnz	r3, 80066f4 <_vfiprintf_r+0x18>
 80066f0:	f7fd f9cc 	bl	8003a8c <__sinit>
 80066f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066f6:	07d9      	lsls	r1, r3, #31
 80066f8:	d405      	bmi.n	8006706 <_vfiprintf_r+0x2a>
 80066fa:	89ab      	ldrh	r3, [r5, #12]
 80066fc:	059a      	lsls	r2, r3, #22
 80066fe:	d402      	bmi.n	8006706 <_vfiprintf_r+0x2a>
 8006700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006702:	f7fd fbe0 	bl	8003ec6 <__retarget_lock_acquire_recursive>
 8006706:	89ab      	ldrh	r3, [r5, #12]
 8006708:	071b      	lsls	r3, r3, #28
 800670a:	d501      	bpl.n	8006710 <_vfiprintf_r+0x34>
 800670c:	692b      	ldr	r3, [r5, #16]
 800670e:	b99b      	cbnz	r3, 8006738 <_vfiprintf_r+0x5c>
 8006710:	4629      	mov	r1, r5
 8006712:	4630      	mov	r0, r6
 8006714:	f7fd fb04 	bl	8003d20 <__swsetup_r>
 8006718:	b170      	cbz	r0, 8006738 <_vfiprintf_r+0x5c>
 800671a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800671c:	07dc      	lsls	r4, r3, #31
 800671e:	d504      	bpl.n	800672a <_vfiprintf_r+0x4e>
 8006720:	f04f 30ff 	mov.w	r0, #4294967295
 8006724:	b01d      	add	sp, #116	@ 0x74
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	89ab      	ldrh	r3, [r5, #12]
 800672c:	0598      	lsls	r0, r3, #22
 800672e:	d4f7      	bmi.n	8006720 <_vfiprintf_r+0x44>
 8006730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006732:	f7fd fbc9 	bl	8003ec8 <__retarget_lock_release_recursive>
 8006736:	e7f3      	b.n	8006720 <_vfiprintf_r+0x44>
 8006738:	2300      	movs	r3, #0
 800673a:	9309      	str	r3, [sp, #36]	@ 0x24
 800673c:	2320      	movs	r3, #32
 800673e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006742:	2330      	movs	r3, #48	@ 0x30
 8006744:	f04f 0901 	mov.w	r9, #1
 8006748:	f8cd 800c 	str.w	r8, [sp, #12]
 800674c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80068f8 <_vfiprintf_r+0x21c>
 8006750:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006754:	4623      	mov	r3, r4
 8006756:	469a      	mov	sl, r3
 8006758:	f813 2b01 	ldrb.w	r2, [r3], #1
 800675c:	b10a      	cbz	r2, 8006762 <_vfiprintf_r+0x86>
 800675e:	2a25      	cmp	r2, #37	@ 0x25
 8006760:	d1f9      	bne.n	8006756 <_vfiprintf_r+0x7a>
 8006762:	ebba 0b04 	subs.w	fp, sl, r4
 8006766:	d00b      	beq.n	8006780 <_vfiprintf_r+0xa4>
 8006768:	465b      	mov	r3, fp
 800676a:	4622      	mov	r2, r4
 800676c:	4629      	mov	r1, r5
 800676e:	4630      	mov	r0, r6
 8006770:	f7ff ffa1 	bl	80066b6 <__sfputs_r>
 8006774:	3001      	adds	r0, #1
 8006776:	f000 80a7 	beq.w	80068c8 <_vfiprintf_r+0x1ec>
 800677a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800677c:	445a      	add	r2, fp
 800677e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006780:	f89a 3000 	ldrb.w	r3, [sl]
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 809f 	beq.w	80068c8 <_vfiprintf_r+0x1ec>
 800678a:	2300      	movs	r3, #0
 800678c:	f04f 32ff 	mov.w	r2, #4294967295
 8006790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006794:	f10a 0a01 	add.w	sl, sl, #1
 8006798:	9304      	str	r3, [sp, #16]
 800679a:	9307      	str	r3, [sp, #28]
 800679c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80067a2:	4654      	mov	r4, sl
 80067a4:	2205      	movs	r2, #5
 80067a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067aa:	4853      	ldr	r0, [pc, #332]	@ (80068f8 <_vfiprintf_r+0x21c>)
 80067ac:	f7fd fb8d 	bl	8003eca <memchr>
 80067b0:	9a04      	ldr	r2, [sp, #16]
 80067b2:	b9d8      	cbnz	r0, 80067ec <_vfiprintf_r+0x110>
 80067b4:	06d1      	lsls	r1, r2, #27
 80067b6:	bf44      	itt	mi
 80067b8:	2320      	movmi	r3, #32
 80067ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067be:	0713      	lsls	r3, r2, #28
 80067c0:	bf44      	itt	mi
 80067c2:	232b      	movmi	r3, #43	@ 0x2b
 80067c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067c8:	f89a 3000 	ldrb.w	r3, [sl]
 80067cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ce:	d015      	beq.n	80067fc <_vfiprintf_r+0x120>
 80067d0:	4654      	mov	r4, sl
 80067d2:	2000      	movs	r0, #0
 80067d4:	f04f 0c0a 	mov.w	ip, #10
 80067d8:	9a07      	ldr	r2, [sp, #28]
 80067da:	4621      	mov	r1, r4
 80067dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067e0:	3b30      	subs	r3, #48	@ 0x30
 80067e2:	2b09      	cmp	r3, #9
 80067e4:	d94b      	bls.n	800687e <_vfiprintf_r+0x1a2>
 80067e6:	b1b0      	cbz	r0, 8006816 <_vfiprintf_r+0x13a>
 80067e8:	9207      	str	r2, [sp, #28]
 80067ea:	e014      	b.n	8006816 <_vfiprintf_r+0x13a>
 80067ec:	eba0 0308 	sub.w	r3, r0, r8
 80067f0:	fa09 f303 	lsl.w	r3, r9, r3
 80067f4:	4313      	orrs	r3, r2
 80067f6:	46a2      	mov	sl, r4
 80067f8:	9304      	str	r3, [sp, #16]
 80067fa:	e7d2      	b.n	80067a2 <_vfiprintf_r+0xc6>
 80067fc:	9b03      	ldr	r3, [sp, #12]
 80067fe:	1d19      	adds	r1, r3, #4
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	9103      	str	r1, [sp, #12]
 8006804:	2b00      	cmp	r3, #0
 8006806:	bfbb      	ittet	lt
 8006808:	425b      	neglt	r3, r3
 800680a:	f042 0202 	orrlt.w	r2, r2, #2
 800680e:	9307      	strge	r3, [sp, #28]
 8006810:	9307      	strlt	r3, [sp, #28]
 8006812:	bfb8      	it	lt
 8006814:	9204      	strlt	r2, [sp, #16]
 8006816:	7823      	ldrb	r3, [r4, #0]
 8006818:	2b2e      	cmp	r3, #46	@ 0x2e
 800681a:	d10a      	bne.n	8006832 <_vfiprintf_r+0x156>
 800681c:	7863      	ldrb	r3, [r4, #1]
 800681e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006820:	d132      	bne.n	8006888 <_vfiprintf_r+0x1ac>
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	3402      	adds	r4, #2
 8006826:	1d1a      	adds	r2, r3, #4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	9203      	str	r2, [sp, #12]
 800682c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006830:	9305      	str	r3, [sp, #20]
 8006832:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80068fc <_vfiprintf_r+0x220>
 8006836:	2203      	movs	r2, #3
 8006838:	4650      	mov	r0, sl
 800683a:	7821      	ldrb	r1, [r4, #0]
 800683c:	f7fd fb45 	bl	8003eca <memchr>
 8006840:	b138      	cbz	r0, 8006852 <_vfiprintf_r+0x176>
 8006842:	2240      	movs	r2, #64	@ 0x40
 8006844:	9b04      	ldr	r3, [sp, #16]
 8006846:	eba0 000a 	sub.w	r0, r0, sl
 800684a:	4082      	lsls	r2, r0
 800684c:	4313      	orrs	r3, r2
 800684e:	3401      	adds	r4, #1
 8006850:	9304      	str	r3, [sp, #16]
 8006852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006856:	2206      	movs	r2, #6
 8006858:	4829      	ldr	r0, [pc, #164]	@ (8006900 <_vfiprintf_r+0x224>)
 800685a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800685e:	f7fd fb34 	bl	8003eca <memchr>
 8006862:	2800      	cmp	r0, #0
 8006864:	d03f      	beq.n	80068e6 <_vfiprintf_r+0x20a>
 8006866:	4b27      	ldr	r3, [pc, #156]	@ (8006904 <_vfiprintf_r+0x228>)
 8006868:	bb1b      	cbnz	r3, 80068b2 <_vfiprintf_r+0x1d6>
 800686a:	9b03      	ldr	r3, [sp, #12]
 800686c:	3307      	adds	r3, #7
 800686e:	f023 0307 	bic.w	r3, r3, #7
 8006872:	3308      	adds	r3, #8
 8006874:	9303      	str	r3, [sp, #12]
 8006876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006878:	443b      	add	r3, r7
 800687a:	9309      	str	r3, [sp, #36]	@ 0x24
 800687c:	e76a      	b.n	8006754 <_vfiprintf_r+0x78>
 800687e:	460c      	mov	r4, r1
 8006880:	2001      	movs	r0, #1
 8006882:	fb0c 3202 	mla	r2, ip, r2, r3
 8006886:	e7a8      	b.n	80067da <_vfiprintf_r+0xfe>
 8006888:	2300      	movs	r3, #0
 800688a:	f04f 0c0a 	mov.w	ip, #10
 800688e:	4619      	mov	r1, r3
 8006890:	3401      	adds	r4, #1
 8006892:	9305      	str	r3, [sp, #20]
 8006894:	4620      	mov	r0, r4
 8006896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800689a:	3a30      	subs	r2, #48	@ 0x30
 800689c:	2a09      	cmp	r2, #9
 800689e:	d903      	bls.n	80068a8 <_vfiprintf_r+0x1cc>
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0c6      	beq.n	8006832 <_vfiprintf_r+0x156>
 80068a4:	9105      	str	r1, [sp, #20]
 80068a6:	e7c4      	b.n	8006832 <_vfiprintf_r+0x156>
 80068a8:	4604      	mov	r4, r0
 80068aa:	2301      	movs	r3, #1
 80068ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80068b0:	e7f0      	b.n	8006894 <_vfiprintf_r+0x1b8>
 80068b2:	ab03      	add	r3, sp, #12
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	462a      	mov	r2, r5
 80068b8:	4630      	mov	r0, r6
 80068ba:	4b13      	ldr	r3, [pc, #76]	@ (8006908 <_vfiprintf_r+0x22c>)
 80068bc:	a904      	add	r1, sp, #16
 80068be:	f7fc fa93 	bl	8002de8 <_printf_float>
 80068c2:	4607      	mov	r7, r0
 80068c4:	1c78      	adds	r0, r7, #1
 80068c6:	d1d6      	bne.n	8006876 <_vfiprintf_r+0x19a>
 80068c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068ca:	07d9      	lsls	r1, r3, #31
 80068cc:	d405      	bmi.n	80068da <_vfiprintf_r+0x1fe>
 80068ce:	89ab      	ldrh	r3, [r5, #12]
 80068d0:	059a      	lsls	r2, r3, #22
 80068d2:	d402      	bmi.n	80068da <_vfiprintf_r+0x1fe>
 80068d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068d6:	f7fd faf7 	bl	8003ec8 <__retarget_lock_release_recursive>
 80068da:	89ab      	ldrh	r3, [r5, #12]
 80068dc:	065b      	lsls	r3, r3, #25
 80068de:	f53f af1f 	bmi.w	8006720 <_vfiprintf_r+0x44>
 80068e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068e4:	e71e      	b.n	8006724 <_vfiprintf_r+0x48>
 80068e6:	ab03      	add	r3, sp, #12
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	462a      	mov	r2, r5
 80068ec:	4630      	mov	r0, r6
 80068ee:	4b06      	ldr	r3, [pc, #24]	@ (8006908 <_vfiprintf_r+0x22c>)
 80068f0:	a904      	add	r1, sp, #16
 80068f2:	f7fc fd17 	bl	8003324 <_printf_i>
 80068f6:	e7e4      	b.n	80068c2 <_vfiprintf_r+0x1e6>
 80068f8:	080076c7 	.word	0x080076c7
 80068fc:	080076cd 	.word	0x080076cd
 8006900:	080076d1 	.word	0x080076d1
 8006904:	08002de9 	.word	0x08002de9
 8006908:	080066b7 	.word	0x080066b7

0800690c <__sflush_r>:
 800690c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006912:	0716      	lsls	r6, r2, #28
 8006914:	4605      	mov	r5, r0
 8006916:	460c      	mov	r4, r1
 8006918:	d454      	bmi.n	80069c4 <__sflush_r+0xb8>
 800691a:	684b      	ldr	r3, [r1, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	dc02      	bgt.n	8006926 <__sflush_r+0x1a>
 8006920:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006922:	2b00      	cmp	r3, #0
 8006924:	dd48      	ble.n	80069b8 <__sflush_r+0xac>
 8006926:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006928:	2e00      	cmp	r6, #0
 800692a:	d045      	beq.n	80069b8 <__sflush_r+0xac>
 800692c:	2300      	movs	r3, #0
 800692e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006932:	682f      	ldr	r7, [r5, #0]
 8006934:	6a21      	ldr	r1, [r4, #32]
 8006936:	602b      	str	r3, [r5, #0]
 8006938:	d030      	beq.n	800699c <__sflush_r+0x90>
 800693a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	0759      	lsls	r1, r3, #29
 8006940:	d505      	bpl.n	800694e <__sflush_r+0x42>
 8006942:	6863      	ldr	r3, [r4, #4]
 8006944:	1ad2      	subs	r2, r2, r3
 8006946:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006948:	b10b      	cbz	r3, 800694e <__sflush_r+0x42>
 800694a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800694c:	1ad2      	subs	r2, r2, r3
 800694e:	2300      	movs	r3, #0
 8006950:	4628      	mov	r0, r5
 8006952:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006954:	6a21      	ldr	r1, [r4, #32]
 8006956:	47b0      	blx	r6
 8006958:	1c43      	adds	r3, r0, #1
 800695a:	89a3      	ldrh	r3, [r4, #12]
 800695c:	d106      	bne.n	800696c <__sflush_r+0x60>
 800695e:	6829      	ldr	r1, [r5, #0]
 8006960:	291d      	cmp	r1, #29
 8006962:	d82b      	bhi.n	80069bc <__sflush_r+0xb0>
 8006964:	4a28      	ldr	r2, [pc, #160]	@ (8006a08 <__sflush_r+0xfc>)
 8006966:	40ca      	lsrs	r2, r1
 8006968:	07d6      	lsls	r6, r2, #31
 800696a:	d527      	bpl.n	80069bc <__sflush_r+0xb0>
 800696c:	2200      	movs	r2, #0
 800696e:	6062      	str	r2, [r4, #4]
 8006970:	6922      	ldr	r2, [r4, #16]
 8006972:	04d9      	lsls	r1, r3, #19
 8006974:	6022      	str	r2, [r4, #0]
 8006976:	d504      	bpl.n	8006982 <__sflush_r+0x76>
 8006978:	1c42      	adds	r2, r0, #1
 800697a:	d101      	bne.n	8006980 <__sflush_r+0x74>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	b903      	cbnz	r3, 8006982 <__sflush_r+0x76>
 8006980:	6560      	str	r0, [r4, #84]	@ 0x54
 8006982:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006984:	602f      	str	r7, [r5, #0]
 8006986:	b1b9      	cbz	r1, 80069b8 <__sflush_r+0xac>
 8006988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800698c:	4299      	cmp	r1, r3
 800698e:	d002      	beq.n	8006996 <__sflush_r+0x8a>
 8006990:	4628      	mov	r0, r5
 8006992:	f7fe f909 	bl	8004ba8 <_free_r>
 8006996:	2300      	movs	r3, #0
 8006998:	6363      	str	r3, [r4, #52]	@ 0x34
 800699a:	e00d      	b.n	80069b8 <__sflush_r+0xac>
 800699c:	2301      	movs	r3, #1
 800699e:	4628      	mov	r0, r5
 80069a0:	47b0      	blx	r6
 80069a2:	4602      	mov	r2, r0
 80069a4:	1c50      	adds	r0, r2, #1
 80069a6:	d1c9      	bne.n	800693c <__sflush_r+0x30>
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d0c6      	beq.n	800693c <__sflush_r+0x30>
 80069ae:	2b1d      	cmp	r3, #29
 80069b0:	d001      	beq.n	80069b6 <__sflush_r+0xaa>
 80069b2:	2b16      	cmp	r3, #22
 80069b4:	d11d      	bne.n	80069f2 <__sflush_r+0xe6>
 80069b6:	602f      	str	r7, [r5, #0]
 80069b8:	2000      	movs	r0, #0
 80069ba:	e021      	b.n	8006a00 <__sflush_r+0xf4>
 80069bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069c0:	b21b      	sxth	r3, r3
 80069c2:	e01a      	b.n	80069fa <__sflush_r+0xee>
 80069c4:	690f      	ldr	r7, [r1, #16]
 80069c6:	2f00      	cmp	r7, #0
 80069c8:	d0f6      	beq.n	80069b8 <__sflush_r+0xac>
 80069ca:	0793      	lsls	r3, r2, #30
 80069cc:	bf18      	it	ne
 80069ce:	2300      	movne	r3, #0
 80069d0:	680e      	ldr	r6, [r1, #0]
 80069d2:	bf08      	it	eq
 80069d4:	694b      	ldreq	r3, [r1, #20]
 80069d6:	1bf6      	subs	r6, r6, r7
 80069d8:	600f      	str	r7, [r1, #0]
 80069da:	608b      	str	r3, [r1, #8]
 80069dc:	2e00      	cmp	r6, #0
 80069de:	ddeb      	ble.n	80069b8 <__sflush_r+0xac>
 80069e0:	4633      	mov	r3, r6
 80069e2:	463a      	mov	r2, r7
 80069e4:	4628      	mov	r0, r5
 80069e6:	6a21      	ldr	r1, [r4, #32]
 80069e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80069ec:	47e0      	blx	ip
 80069ee:	2800      	cmp	r0, #0
 80069f0:	dc07      	bgt.n	8006a02 <__sflush_r+0xf6>
 80069f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069fa:	f04f 30ff 	mov.w	r0, #4294967295
 80069fe:	81a3      	strh	r3, [r4, #12]
 8006a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a02:	4407      	add	r7, r0
 8006a04:	1a36      	subs	r6, r6, r0
 8006a06:	e7e9      	b.n	80069dc <__sflush_r+0xd0>
 8006a08:	20400001 	.word	0x20400001

08006a0c <_fflush_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	690b      	ldr	r3, [r1, #16]
 8006a10:	4605      	mov	r5, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	b913      	cbnz	r3, 8006a1c <_fflush_r+0x10>
 8006a16:	2500      	movs	r5, #0
 8006a18:	4628      	mov	r0, r5
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	b118      	cbz	r0, 8006a26 <_fflush_r+0x1a>
 8006a1e:	6a03      	ldr	r3, [r0, #32]
 8006a20:	b90b      	cbnz	r3, 8006a26 <_fflush_r+0x1a>
 8006a22:	f7fd f833 	bl	8003a8c <__sinit>
 8006a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0f3      	beq.n	8006a16 <_fflush_r+0xa>
 8006a2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a30:	07d0      	lsls	r0, r2, #31
 8006a32:	d404      	bmi.n	8006a3e <_fflush_r+0x32>
 8006a34:	0599      	lsls	r1, r3, #22
 8006a36:	d402      	bmi.n	8006a3e <_fflush_r+0x32>
 8006a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a3a:	f7fd fa44 	bl	8003ec6 <__retarget_lock_acquire_recursive>
 8006a3e:	4628      	mov	r0, r5
 8006a40:	4621      	mov	r1, r4
 8006a42:	f7ff ff63 	bl	800690c <__sflush_r>
 8006a46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a48:	4605      	mov	r5, r0
 8006a4a:	07da      	lsls	r2, r3, #31
 8006a4c:	d4e4      	bmi.n	8006a18 <_fflush_r+0xc>
 8006a4e:	89a3      	ldrh	r3, [r4, #12]
 8006a50:	059b      	lsls	r3, r3, #22
 8006a52:	d4e1      	bmi.n	8006a18 <_fflush_r+0xc>
 8006a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a56:	f7fd fa37 	bl	8003ec8 <__retarget_lock_release_recursive>
 8006a5a:	e7dd      	b.n	8006a18 <_fflush_r+0xc>

08006a5c <__swhatbuf_r>:
 8006a5c:	b570      	push	{r4, r5, r6, lr}
 8006a5e:	460c      	mov	r4, r1
 8006a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a64:	4615      	mov	r5, r2
 8006a66:	2900      	cmp	r1, #0
 8006a68:	461e      	mov	r6, r3
 8006a6a:	b096      	sub	sp, #88	@ 0x58
 8006a6c:	da0c      	bge.n	8006a88 <__swhatbuf_r+0x2c>
 8006a6e:	89a3      	ldrh	r3, [r4, #12]
 8006a70:	2100      	movs	r1, #0
 8006a72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a76:	bf14      	ite	ne
 8006a78:	2340      	movne	r3, #64	@ 0x40
 8006a7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a7e:	2000      	movs	r0, #0
 8006a80:	6031      	str	r1, [r6, #0]
 8006a82:	602b      	str	r3, [r5, #0]
 8006a84:	b016      	add	sp, #88	@ 0x58
 8006a86:	bd70      	pop	{r4, r5, r6, pc}
 8006a88:	466a      	mov	r2, sp
 8006a8a:	f000 f875 	bl	8006b78 <_fstat_r>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	dbed      	blt.n	8006a6e <__swhatbuf_r+0x12>
 8006a92:	9901      	ldr	r1, [sp, #4]
 8006a94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a9c:	4259      	negs	r1, r3
 8006a9e:	4159      	adcs	r1, r3
 8006aa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006aa4:	e7eb      	b.n	8006a7e <__swhatbuf_r+0x22>

08006aa6 <__smakebuf_r>:
 8006aa6:	898b      	ldrh	r3, [r1, #12]
 8006aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aaa:	079d      	lsls	r5, r3, #30
 8006aac:	4606      	mov	r6, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	d507      	bpl.n	8006ac2 <__smakebuf_r+0x1c>
 8006ab2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ab6:	6023      	str	r3, [r4, #0]
 8006ab8:	6123      	str	r3, [r4, #16]
 8006aba:	2301      	movs	r3, #1
 8006abc:	6163      	str	r3, [r4, #20]
 8006abe:	b003      	add	sp, #12
 8006ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ac2:	466a      	mov	r2, sp
 8006ac4:	ab01      	add	r3, sp, #4
 8006ac6:	f7ff ffc9 	bl	8006a5c <__swhatbuf_r>
 8006aca:	9f00      	ldr	r7, [sp, #0]
 8006acc:	4605      	mov	r5, r0
 8006ace:	4639      	mov	r1, r7
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	f7fe f8db 	bl	8004c8c <_malloc_r>
 8006ad6:	b948      	cbnz	r0, 8006aec <__smakebuf_r+0x46>
 8006ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006adc:	059a      	lsls	r2, r3, #22
 8006ade:	d4ee      	bmi.n	8006abe <__smakebuf_r+0x18>
 8006ae0:	f023 0303 	bic.w	r3, r3, #3
 8006ae4:	f043 0302 	orr.w	r3, r3, #2
 8006ae8:	81a3      	strh	r3, [r4, #12]
 8006aea:	e7e2      	b.n	8006ab2 <__smakebuf_r+0xc>
 8006aec:	89a3      	ldrh	r3, [r4, #12]
 8006aee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006af2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006af6:	81a3      	strh	r3, [r4, #12]
 8006af8:	9b01      	ldr	r3, [sp, #4]
 8006afa:	6020      	str	r0, [r4, #0]
 8006afc:	b15b      	cbz	r3, 8006b16 <__smakebuf_r+0x70>
 8006afe:	4630      	mov	r0, r6
 8006b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b04:	f000 f84a 	bl	8006b9c <_isatty_r>
 8006b08:	b128      	cbz	r0, 8006b16 <__smakebuf_r+0x70>
 8006b0a:	89a3      	ldrh	r3, [r4, #12]
 8006b0c:	f023 0303 	bic.w	r3, r3, #3
 8006b10:	f043 0301 	orr.w	r3, r3, #1
 8006b14:	81a3      	strh	r3, [r4, #12]
 8006b16:	89a3      	ldrh	r3, [r4, #12]
 8006b18:	431d      	orrs	r5, r3
 8006b1a:	81a5      	strh	r5, [r4, #12]
 8006b1c:	e7cf      	b.n	8006abe <__smakebuf_r+0x18>

08006b1e <memmove>:
 8006b1e:	4288      	cmp	r0, r1
 8006b20:	b510      	push	{r4, lr}
 8006b22:	eb01 0402 	add.w	r4, r1, r2
 8006b26:	d902      	bls.n	8006b2e <memmove+0x10>
 8006b28:	4284      	cmp	r4, r0
 8006b2a:	4623      	mov	r3, r4
 8006b2c:	d807      	bhi.n	8006b3e <memmove+0x20>
 8006b2e:	1e43      	subs	r3, r0, #1
 8006b30:	42a1      	cmp	r1, r4
 8006b32:	d008      	beq.n	8006b46 <memmove+0x28>
 8006b34:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b38:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b3c:	e7f8      	b.n	8006b30 <memmove+0x12>
 8006b3e:	4601      	mov	r1, r0
 8006b40:	4402      	add	r2, r0
 8006b42:	428a      	cmp	r2, r1
 8006b44:	d100      	bne.n	8006b48 <memmove+0x2a>
 8006b46:	bd10      	pop	{r4, pc}
 8006b48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b4c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b50:	e7f7      	b.n	8006b42 <memmove+0x24>

08006b52 <strncmp>:
 8006b52:	b510      	push	{r4, lr}
 8006b54:	b16a      	cbz	r2, 8006b72 <strncmp+0x20>
 8006b56:	3901      	subs	r1, #1
 8006b58:	1884      	adds	r4, r0, r2
 8006b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b5e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d103      	bne.n	8006b6e <strncmp+0x1c>
 8006b66:	42a0      	cmp	r0, r4
 8006b68:	d001      	beq.n	8006b6e <strncmp+0x1c>
 8006b6a:	2a00      	cmp	r2, #0
 8006b6c:	d1f5      	bne.n	8006b5a <strncmp+0x8>
 8006b6e:	1ad0      	subs	r0, r2, r3
 8006b70:	bd10      	pop	{r4, pc}
 8006b72:	4610      	mov	r0, r2
 8006b74:	e7fc      	b.n	8006b70 <strncmp+0x1e>
	...

08006b78 <_fstat_r>:
 8006b78:	b538      	push	{r3, r4, r5, lr}
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	4d06      	ldr	r5, [pc, #24]	@ (8006b98 <_fstat_r+0x20>)
 8006b7e:	4604      	mov	r4, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	602b      	str	r3, [r5, #0]
 8006b86:	f7fa fbb1 	bl	80012ec <_fstat>
 8006b8a:	1c43      	adds	r3, r0, #1
 8006b8c:	d102      	bne.n	8006b94 <_fstat_r+0x1c>
 8006b8e:	682b      	ldr	r3, [r5, #0]
 8006b90:	b103      	cbz	r3, 8006b94 <_fstat_r+0x1c>
 8006b92:	6023      	str	r3, [r4, #0]
 8006b94:	bd38      	pop	{r3, r4, r5, pc}
 8006b96:	bf00      	nop
 8006b98:	200003d0 	.word	0x200003d0

08006b9c <_isatty_r>:
 8006b9c:	b538      	push	{r3, r4, r5, lr}
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	4d05      	ldr	r5, [pc, #20]	@ (8006bb8 <_isatty_r+0x1c>)
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	4608      	mov	r0, r1
 8006ba6:	602b      	str	r3, [r5, #0]
 8006ba8:	f7fa fbaf 	bl	800130a <_isatty>
 8006bac:	1c43      	adds	r3, r0, #1
 8006bae:	d102      	bne.n	8006bb6 <_isatty_r+0x1a>
 8006bb0:	682b      	ldr	r3, [r5, #0]
 8006bb2:	b103      	cbz	r3, 8006bb6 <_isatty_r+0x1a>
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
 8006bb8:	200003d0 	.word	0x200003d0

08006bbc <_sbrk_r>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	4d05      	ldr	r5, [pc, #20]	@ (8006bd8 <_sbrk_r+0x1c>)
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	602b      	str	r3, [r5, #0]
 8006bc8:	f7fa fbb6 	bl	8001338 <_sbrk>
 8006bcc:	1c43      	adds	r3, r0, #1
 8006bce:	d102      	bne.n	8006bd6 <_sbrk_r+0x1a>
 8006bd0:	682b      	ldr	r3, [r5, #0]
 8006bd2:	b103      	cbz	r3, 8006bd6 <_sbrk_r+0x1a>
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	bd38      	pop	{r3, r4, r5, pc}
 8006bd8:	200003d0 	.word	0x200003d0

08006bdc <memcpy>:
 8006bdc:	440a      	add	r2, r1
 8006bde:	4291      	cmp	r1, r2
 8006be0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006be4:	d100      	bne.n	8006be8 <memcpy+0xc>
 8006be6:	4770      	bx	lr
 8006be8:	b510      	push	{r4, lr}
 8006bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bee:	4291      	cmp	r1, r2
 8006bf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bf4:	d1f9      	bne.n	8006bea <memcpy+0xe>
 8006bf6:	bd10      	pop	{r4, pc}

08006bf8 <nan>:
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	4901      	ldr	r1, [pc, #4]	@ (8006c00 <nan+0x8>)
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	7ff80000 	.word	0x7ff80000

08006c04 <__assert_func>:
 8006c04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c06:	4614      	mov	r4, r2
 8006c08:	461a      	mov	r2, r3
 8006c0a:	4b09      	ldr	r3, [pc, #36]	@ (8006c30 <__assert_func+0x2c>)
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68d8      	ldr	r0, [r3, #12]
 8006c12:	b14c      	cbz	r4, 8006c28 <__assert_func+0x24>
 8006c14:	4b07      	ldr	r3, [pc, #28]	@ (8006c34 <__assert_func+0x30>)
 8006c16:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c1a:	9100      	str	r1, [sp, #0]
 8006c1c:	462b      	mov	r3, r5
 8006c1e:	4906      	ldr	r1, [pc, #24]	@ (8006c38 <__assert_func+0x34>)
 8006c20:	f000 fba8 	bl	8007374 <fiprintf>
 8006c24:	f000 fbb8 	bl	8007398 <abort>
 8006c28:	4b04      	ldr	r3, [pc, #16]	@ (8006c3c <__assert_func+0x38>)
 8006c2a:	461c      	mov	r4, r3
 8006c2c:	e7f3      	b.n	8006c16 <__assert_func+0x12>
 8006c2e:	bf00      	nop
 8006c30:	20000018 	.word	0x20000018
 8006c34:	080076e0 	.word	0x080076e0
 8006c38:	080076ed 	.word	0x080076ed
 8006c3c:	0800771b 	.word	0x0800771b

08006c40 <_calloc_r>:
 8006c40:	b570      	push	{r4, r5, r6, lr}
 8006c42:	fba1 5402 	umull	r5, r4, r1, r2
 8006c46:	b934      	cbnz	r4, 8006c56 <_calloc_r+0x16>
 8006c48:	4629      	mov	r1, r5
 8006c4a:	f7fe f81f 	bl	8004c8c <_malloc_r>
 8006c4e:	4606      	mov	r6, r0
 8006c50:	b928      	cbnz	r0, 8006c5e <_calloc_r+0x1e>
 8006c52:	4630      	mov	r0, r6
 8006c54:	bd70      	pop	{r4, r5, r6, pc}
 8006c56:	220c      	movs	r2, #12
 8006c58:	2600      	movs	r6, #0
 8006c5a:	6002      	str	r2, [r0, #0]
 8006c5c:	e7f9      	b.n	8006c52 <_calloc_r+0x12>
 8006c5e:	462a      	mov	r2, r5
 8006c60:	4621      	mov	r1, r4
 8006c62:	f7fd f8b3 	bl	8003dcc <memset>
 8006c66:	e7f4      	b.n	8006c52 <_calloc_r+0x12>

08006c68 <rshift>:
 8006c68:	6903      	ldr	r3, [r0, #16]
 8006c6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006c72:	f100 0414 	add.w	r4, r0, #20
 8006c76:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006c7a:	dd46      	ble.n	8006d0a <rshift+0xa2>
 8006c7c:	f011 011f 	ands.w	r1, r1, #31
 8006c80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006c84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006c88:	d10c      	bne.n	8006ca4 <rshift+0x3c>
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	f100 0710 	add.w	r7, r0, #16
 8006c90:	42b1      	cmp	r1, r6
 8006c92:	d335      	bcc.n	8006d00 <rshift+0x98>
 8006c94:	1a9b      	subs	r3, r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	1eea      	subs	r2, r5, #3
 8006c9a:	4296      	cmp	r6, r2
 8006c9c:	bf38      	it	cc
 8006c9e:	2300      	movcc	r3, #0
 8006ca0:	4423      	add	r3, r4
 8006ca2:	e015      	b.n	8006cd0 <rshift+0x68>
 8006ca4:	46a1      	mov	r9, r4
 8006ca6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006caa:	f1c1 0820 	rsb	r8, r1, #32
 8006cae:	40cf      	lsrs	r7, r1
 8006cb0:	f105 0e04 	add.w	lr, r5, #4
 8006cb4:	4576      	cmp	r6, lr
 8006cb6:	46f4      	mov	ip, lr
 8006cb8:	d816      	bhi.n	8006ce8 <rshift+0x80>
 8006cba:	1a9a      	subs	r2, r3, r2
 8006cbc:	0092      	lsls	r2, r2, #2
 8006cbe:	3a04      	subs	r2, #4
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	42ae      	cmp	r6, r5
 8006cc4:	bf38      	it	cc
 8006cc6:	2200      	movcc	r2, #0
 8006cc8:	18a3      	adds	r3, r4, r2
 8006cca:	50a7      	str	r7, [r4, r2]
 8006ccc:	b107      	cbz	r7, 8006cd0 <rshift+0x68>
 8006cce:	3304      	adds	r3, #4
 8006cd0:	42a3      	cmp	r3, r4
 8006cd2:	eba3 0204 	sub.w	r2, r3, r4
 8006cd6:	bf08      	it	eq
 8006cd8:	2300      	moveq	r3, #0
 8006cda:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006cde:	6102      	str	r2, [r0, #16]
 8006ce0:	bf08      	it	eq
 8006ce2:	6143      	streq	r3, [r0, #20]
 8006ce4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ce8:	f8dc c000 	ldr.w	ip, [ip]
 8006cec:	fa0c fc08 	lsl.w	ip, ip, r8
 8006cf0:	ea4c 0707 	orr.w	r7, ip, r7
 8006cf4:	f849 7b04 	str.w	r7, [r9], #4
 8006cf8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006cfc:	40cf      	lsrs	r7, r1
 8006cfe:	e7d9      	b.n	8006cb4 <rshift+0x4c>
 8006d00:	f851 cb04 	ldr.w	ip, [r1], #4
 8006d04:	f847 cf04 	str.w	ip, [r7, #4]!
 8006d08:	e7c2      	b.n	8006c90 <rshift+0x28>
 8006d0a:	4623      	mov	r3, r4
 8006d0c:	e7e0      	b.n	8006cd0 <rshift+0x68>

08006d0e <__hexdig_fun>:
 8006d0e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006d12:	2b09      	cmp	r3, #9
 8006d14:	d802      	bhi.n	8006d1c <__hexdig_fun+0xe>
 8006d16:	3820      	subs	r0, #32
 8006d18:	b2c0      	uxtb	r0, r0
 8006d1a:	4770      	bx	lr
 8006d1c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006d20:	2b05      	cmp	r3, #5
 8006d22:	d801      	bhi.n	8006d28 <__hexdig_fun+0x1a>
 8006d24:	3847      	subs	r0, #71	@ 0x47
 8006d26:	e7f7      	b.n	8006d18 <__hexdig_fun+0xa>
 8006d28:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006d2c:	2b05      	cmp	r3, #5
 8006d2e:	d801      	bhi.n	8006d34 <__hexdig_fun+0x26>
 8006d30:	3827      	subs	r0, #39	@ 0x27
 8006d32:	e7f1      	b.n	8006d18 <__hexdig_fun+0xa>
 8006d34:	2000      	movs	r0, #0
 8006d36:	4770      	bx	lr

08006d38 <__gethex>:
 8006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	468a      	mov	sl, r1
 8006d3e:	4690      	mov	r8, r2
 8006d40:	b085      	sub	sp, #20
 8006d42:	9302      	str	r3, [sp, #8]
 8006d44:	680b      	ldr	r3, [r1, #0]
 8006d46:	9001      	str	r0, [sp, #4]
 8006d48:	1c9c      	adds	r4, r3, #2
 8006d4a:	46a1      	mov	r9, r4
 8006d4c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006d50:	2830      	cmp	r0, #48	@ 0x30
 8006d52:	d0fa      	beq.n	8006d4a <__gethex+0x12>
 8006d54:	eba9 0303 	sub.w	r3, r9, r3
 8006d58:	f1a3 0b02 	sub.w	fp, r3, #2
 8006d5c:	f7ff ffd7 	bl	8006d0e <__hexdig_fun>
 8006d60:	4605      	mov	r5, r0
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d168      	bne.n	8006e38 <__gethex+0x100>
 8006d66:	2201      	movs	r2, #1
 8006d68:	4648      	mov	r0, r9
 8006d6a:	499f      	ldr	r1, [pc, #636]	@ (8006fe8 <__gethex+0x2b0>)
 8006d6c:	f7ff fef1 	bl	8006b52 <strncmp>
 8006d70:	4607      	mov	r7, r0
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d167      	bne.n	8006e46 <__gethex+0x10e>
 8006d76:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006d7a:	4626      	mov	r6, r4
 8006d7c:	f7ff ffc7 	bl	8006d0e <__hexdig_fun>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d062      	beq.n	8006e4a <__gethex+0x112>
 8006d84:	4623      	mov	r3, r4
 8006d86:	7818      	ldrb	r0, [r3, #0]
 8006d88:	4699      	mov	r9, r3
 8006d8a:	2830      	cmp	r0, #48	@ 0x30
 8006d8c:	f103 0301 	add.w	r3, r3, #1
 8006d90:	d0f9      	beq.n	8006d86 <__gethex+0x4e>
 8006d92:	f7ff ffbc 	bl	8006d0e <__hexdig_fun>
 8006d96:	fab0 f580 	clz	r5, r0
 8006d9a:	f04f 0b01 	mov.w	fp, #1
 8006d9e:	096d      	lsrs	r5, r5, #5
 8006da0:	464a      	mov	r2, r9
 8006da2:	4616      	mov	r6, r2
 8006da4:	7830      	ldrb	r0, [r6, #0]
 8006da6:	3201      	adds	r2, #1
 8006da8:	f7ff ffb1 	bl	8006d0e <__hexdig_fun>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d1f8      	bne.n	8006da2 <__gethex+0x6a>
 8006db0:	2201      	movs	r2, #1
 8006db2:	4630      	mov	r0, r6
 8006db4:	498c      	ldr	r1, [pc, #560]	@ (8006fe8 <__gethex+0x2b0>)
 8006db6:	f7ff fecc 	bl	8006b52 <strncmp>
 8006dba:	2800      	cmp	r0, #0
 8006dbc:	d13f      	bne.n	8006e3e <__gethex+0x106>
 8006dbe:	b944      	cbnz	r4, 8006dd2 <__gethex+0x9a>
 8006dc0:	1c74      	adds	r4, r6, #1
 8006dc2:	4622      	mov	r2, r4
 8006dc4:	4616      	mov	r6, r2
 8006dc6:	7830      	ldrb	r0, [r6, #0]
 8006dc8:	3201      	adds	r2, #1
 8006dca:	f7ff ffa0 	bl	8006d0e <__hexdig_fun>
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d1f8      	bne.n	8006dc4 <__gethex+0x8c>
 8006dd2:	1ba4      	subs	r4, r4, r6
 8006dd4:	00a7      	lsls	r7, r4, #2
 8006dd6:	7833      	ldrb	r3, [r6, #0]
 8006dd8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006ddc:	2b50      	cmp	r3, #80	@ 0x50
 8006dde:	d13e      	bne.n	8006e5e <__gethex+0x126>
 8006de0:	7873      	ldrb	r3, [r6, #1]
 8006de2:	2b2b      	cmp	r3, #43	@ 0x2b
 8006de4:	d033      	beq.n	8006e4e <__gethex+0x116>
 8006de6:	2b2d      	cmp	r3, #45	@ 0x2d
 8006de8:	d034      	beq.n	8006e54 <__gethex+0x11c>
 8006dea:	2400      	movs	r4, #0
 8006dec:	1c71      	adds	r1, r6, #1
 8006dee:	7808      	ldrb	r0, [r1, #0]
 8006df0:	f7ff ff8d 	bl	8006d0e <__hexdig_fun>
 8006df4:	1e43      	subs	r3, r0, #1
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b18      	cmp	r3, #24
 8006dfa:	d830      	bhi.n	8006e5e <__gethex+0x126>
 8006dfc:	f1a0 0210 	sub.w	r2, r0, #16
 8006e00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006e04:	f7ff ff83 	bl	8006d0e <__hexdig_fun>
 8006e08:	f100 3cff 	add.w	ip, r0, #4294967295
 8006e0c:	fa5f fc8c 	uxtb.w	ip, ip
 8006e10:	f1bc 0f18 	cmp.w	ip, #24
 8006e14:	f04f 030a 	mov.w	r3, #10
 8006e18:	d91e      	bls.n	8006e58 <__gethex+0x120>
 8006e1a:	b104      	cbz	r4, 8006e1e <__gethex+0xe6>
 8006e1c:	4252      	negs	r2, r2
 8006e1e:	4417      	add	r7, r2
 8006e20:	f8ca 1000 	str.w	r1, [sl]
 8006e24:	b1ed      	cbz	r5, 8006e62 <__gethex+0x12a>
 8006e26:	f1bb 0f00 	cmp.w	fp, #0
 8006e2a:	bf0c      	ite	eq
 8006e2c:	2506      	moveq	r5, #6
 8006e2e:	2500      	movne	r5, #0
 8006e30:	4628      	mov	r0, r5
 8006e32:	b005      	add	sp, #20
 8006e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e38:	2500      	movs	r5, #0
 8006e3a:	462c      	mov	r4, r5
 8006e3c:	e7b0      	b.n	8006da0 <__gethex+0x68>
 8006e3e:	2c00      	cmp	r4, #0
 8006e40:	d1c7      	bne.n	8006dd2 <__gethex+0x9a>
 8006e42:	4627      	mov	r7, r4
 8006e44:	e7c7      	b.n	8006dd6 <__gethex+0x9e>
 8006e46:	464e      	mov	r6, r9
 8006e48:	462f      	mov	r7, r5
 8006e4a:	2501      	movs	r5, #1
 8006e4c:	e7c3      	b.n	8006dd6 <__gethex+0x9e>
 8006e4e:	2400      	movs	r4, #0
 8006e50:	1cb1      	adds	r1, r6, #2
 8006e52:	e7cc      	b.n	8006dee <__gethex+0xb6>
 8006e54:	2401      	movs	r4, #1
 8006e56:	e7fb      	b.n	8006e50 <__gethex+0x118>
 8006e58:	fb03 0002 	mla	r0, r3, r2, r0
 8006e5c:	e7ce      	b.n	8006dfc <__gethex+0xc4>
 8006e5e:	4631      	mov	r1, r6
 8006e60:	e7de      	b.n	8006e20 <__gethex+0xe8>
 8006e62:	4629      	mov	r1, r5
 8006e64:	eba6 0309 	sub.w	r3, r6, r9
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	2b07      	cmp	r3, #7
 8006e6c:	dc0a      	bgt.n	8006e84 <__gethex+0x14c>
 8006e6e:	9801      	ldr	r0, [sp, #4]
 8006e70:	f7fd ff98 	bl	8004da4 <_Balloc>
 8006e74:	4604      	mov	r4, r0
 8006e76:	b940      	cbnz	r0, 8006e8a <__gethex+0x152>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	21e4      	movs	r1, #228	@ 0xe4
 8006e7c:	4b5b      	ldr	r3, [pc, #364]	@ (8006fec <__gethex+0x2b4>)
 8006e7e:	485c      	ldr	r0, [pc, #368]	@ (8006ff0 <__gethex+0x2b8>)
 8006e80:	f7ff fec0 	bl	8006c04 <__assert_func>
 8006e84:	3101      	adds	r1, #1
 8006e86:	105b      	asrs	r3, r3, #1
 8006e88:	e7ef      	b.n	8006e6a <__gethex+0x132>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f100 0a14 	add.w	sl, r0, #20
 8006e90:	4655      	mov	r5, sl
 8006e92:	469b      	mov	fp, r3
 8006e94:	45b1      	cmp	r9, r6
 8006e96:	d337      	bcc.n	8006f08 <__gethex+0x1d0>
 8006e98:	f845 bb04 	str.w	fp, [r5], #4
 8006e9c:	eba5 050a 	sub.w	r5, r5, sl
 8006ea0:	10ad      	asrs	r5, r5, #2
 8006ea2:	6125      	str	r5, [r4, #16]
 8006ea4:	4658      	mov	r0, fp
 8006ea6:	f7fe f86f 	bl	8004f88 <__hi0bits>
 8006eaa:	016d      	lsls	r5, r5, #5
 8006eac:	f8d8 6000 	ldr.w	r6, [r8]
 8006eb0:	1a2d      	subs	r5, r5, r0
 8006eb2:	42b5      	cmp	r5, r6
 8006eb4:	dd54      	ble.n	8006f60 <__gethex+0x228>
 8006eb6:	1bad      	subs	r5, r5, r6
 8006eb8:	4629      	mov	r1, r5
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f7fe fbf1 	bl	80056a2 <__any_on>
 8006ec0:	4681      	mov	r9, r0
 8006ec2:	b178      	cbz	r0, 8006ee4 <__gethex+0x1ac>
 8006ec4:	f04f 0901 	mov.w	r9, #1
 8006ec8:	1e6b      	subs	r3, r5, #1
 8006eca:	1159      	asrs	r1, r3, #5
 8006ecc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006ed0:	f003 021f 	and.w	r2, r3, #31
 8006ed4:	fa09 f202 	lsl.w	r2, r9, r2
 8006ed8:	420a      	tst	r2, r1
 8006eda:	d003      	beq.n	8006ee4 <__gethex+0x1ac>
 8006edc:	454b      	cmp	r3, r9
 8006ede:	dc36      	bgt.n	8006f4e <__gethex+0x216>
 8006ee0:	f04f 0902 	mov.w	r9, #2
 8006ee4:	4629      	mov	r1, r5
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f7ff febe 	bl	8006c68 <rshift>
 8006eec:	442f      	add	r7, r5
 8006eee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ef2:	42bb      	cmp	r3, r7
 8006ef4:	da42      	bge.n	8006f7c <__gethex+0x244>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	9801      	ldr	r0, [sp, #4]
 8006efa:	f7fd ff93 	bl	8004e24 <_Bfree>
 8006efe:	2300      	movs	r3, #0
 8006f00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f02:	25a3      	movs	r5, #163	@ 0xa3
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	e793      	b.n	8006e30 <__gethex+0xf8>
 8006f08:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006f0c:	2a2e      	cmp	r2, #46	@ 0x2e
 8006f0e:	d012      	beq.n	8006f36 <__gethex+0x1fe>
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	d104      	bne.n	8006f1e <__gethex+0x1e6>
 8006f14:	f845 bb04 	str.w	fp, [r5], #4
 8006f18:	f04f 0b00 	mov.w	fp, #0
 8006f1c:	465b      	mov	r3, fp
 8006f1e:	7830      	ldrb	r0, [r6, #0]
 8006f20:	9303      	str	r3, [sp, #12]
 8006f22:	f7ff fef4 	bl	8006d0e <__hexdig_fun>
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	f000 000f 	and.w	r0, r0, #15
 8006f2c:	4098      	lsls	r0, r3
 8006f2e:	ea4b 0b00 	orr.w	fp, fp, r0
 8006f32:	3304      	adds	r3, #4
 8006f34:	e7ae      	b.n	8006e94 <__gethex+0x15c>
 8006f36:	45b1      	cmp	r9, r6
 8006f38:	d8ea      	bhi.n	8006f10 <__gethex+0x1d8>
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	492a      	ldr	r1, [pc, #168]	@ (8006fe8 <__gethex+0x2b0>)
 8006f40:	9303      	str	r3, [sp, #12]
 8006f42:	f7ff fe06 	bl	8006b52 <strncmp>
 8006f46:	9b03      	ldr	r3, [sp, #12]
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	d1e1      	bne.n	8006f10 <__gethex+0x1d8>
 8006f4c:	e7a2      	b.n	8006e94 <__gethex+0x15c>
 8006f4e:	4620      	mov	r0, r4
 8006f50:	1ea9      	subs	r1, r5, #2
 8006f52:	f7fe fba6 	bl	80056a2 <__any_on>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d0c2      	beq.n	8006ee0 <__gethex+0x1a8>
 8006f5a:	f04f 0903 	mov.w	r9, #3
 8006f5e:	e7c1      	b.n	8006ee4 <__gethex+0x1ac>
 8006f60:	da09      	bge.n	8006f76 <__gethex+0x23e>
 8006f62:	1b75      	subs	r5, r6, r5
 8006f64:	4621      	mov	r1, r4
 8006f66:	462a      	mov	r2, r5
 8006f68:	9801      	ldr	r0, [sp, #4]
 8006f6a:	f7fe f96b 	bl	8005244 <__lshift>
 8006f6e:	4604      	mov	r4, r0
 8006f70:	1b7f      	subs	r7, r7, r5
 8006f72:	f100 0a14 	add.w	sl, r0, #20
 8006f76:	f04f 0900 	mov.w	r9, #0
 8006f7a:	e7b8      	b.n	8006eee <__gethex+0x1b6>
 8006f7c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006f80:	42bd      	cmp	r5, r7
 8006f82:	dd6f      	ble.n	8007064 <__gethex+0x32c>
 8006f84:	1bed      	subs	r5, r5, r7
 8006f86:	42ae      	cmp	r6, r5
 8006f88:	dc34      	bgt.n	8006ff4 <__gethex+0x2bc>
 8006f8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d022      	beq.n	8006fd8 <__gethex+0x2a0>
 8006f92:	2b03      	cmp	r3, #3
 8006f94:	d024      	beq.n	8006fe0 <__gethex+0x2a8>
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d115      	bne.n	8006fc6 <__gethex+0x28e>
 8006f9a:	42ae      	cmp	r6, r5
 8006f9c:	d113      	bne.n	8006fc6 <__gethex+0x28e>
 8006f9e:	2e01      	cmp	r6, #1
 8006fa0:	d10b      	bne.n	8006fba <__gethex+0x282>
 8006fa2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006fa6:	9a02      	ldr	r2, [sp, #8]
 8006fa8:	2562      	movs	r5, #98	@ 0x62
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	2301      	movs	r3, #1
 8006fae:	6123      	str	r3, [r4, #16]
 8006fb0:	f8ca 3000 	str.w	r3, [sl]
 8006fb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fb6:	601c      	str	r4, [r3, #0]
 8006fb8:	e73a      	b.n	8006e30 <__gethex+0xf8>
 8006fba:	4620      	mov	r0, r4
 8006fbc:	1e71      	subs	r1, r6, #1
 8006fbe:	f7fe fb70 	bl	80056a2 <__any_on>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d1ed      	bne.n	8006fa2 <__gethex+0x26a>
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	9801      	ldr	r0, [sp, #4]
 8006fca:	f7fd ff2b 	bl	8004e24 <_Bfree>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006fd2:	2550      	movs	r5, #80	@ 0x50
 8006fd4:	6013      	str	r3, [r2, #0]
 8006fd6:	e72b      	b.n	8006e30 <__gethex+0xf8>
 8006fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1f3      	bne.n	8006fc6 <__gethex+0x28e>
 8006fde:	e7e0      	b.n	8006fa2 <__gethex+0x26a>
 8006fe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1dd      	bne.n	8006fa2 <__gethex+0x26a>
 8006fe6:	e7ee      	b.n	8006fc6 <__gethex+0x28e>
 8006fe8:	080076c5 	.word	0x080076c5
 8006fec:	0800765b 	.word	0x0800765b
 8006ff0:	0800771c 	.word	0x0800771c
 8006ff4:	1e6f      	subs	r7, r5, #1
 8006ff6:	f1b9 0f00 	cmp.w	r9, #0
 8006ffa:	d130      	bne.n	800705e <__gethex+0x326>
 8006ffc:	b127      	cbz	r7, 8007008 <__gethex+0x2d0>
 8006ffe:	4639      	mov	r1, r7
 8007000:	4620      	mov	r0, r4
 8007002:	f7fe fb4e 	bl	80056a2 <__any_on>
 8007006:	4681      	mov	r9, r0
 8007008:	2301      	movs	r3, #1
 800700a:	4629      	mov	r1, r5
 800700c:	1b76      	subs	r6, r6, r5
 800700e:	2502      	movs	r5, #2
 8007010:	117a      	asrs	r2, r7, #5
 8007012:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007016:	f007 071f 	and.w	r7, r7, #31
 800701a:	40bb      	lsls	r3, r7
 800701c:	4213      	tst	r3, r2
 800701e:	4620      	mov	r0, r4
 8007020:	bf18      	it	ne
 8007022:	f049 0902 	orrne.w	r9, r9, #2
 8007026:	f7ff fe1f 	bl	8006c68 <rshift>
 800702a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800702e:	f1b9 0f00 	cmp.w	r9, #0
 8007032:	d047      	beq.n	80070c4 <__gethex+0x38c>
 8007034:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007038:	2b02      	cmp	r3, #2
 800703a:	d015      	beq.n	8007068 <__gethex+0x330>
 800703c:	2b03      	cmp	r3, #3
 800703e:	d017      	beq.n	8007070 <__gethex+0x338>
 8007040:	2b01      	cmp	r3, #1
 8007042:	d109      	bne.n	8007058 <__gethex+0x320>
 8007044:	f019 0f02 	tst.w	r9, #2
 8007048:	d006      	beq.n	8007058 <__gethex+0x320>
 800704a:	f8da 3000 	ldr.w	r3, [sl]
 800704e:	ea49 0903 	orr.w	r9, r9, r3
 8007052:	f019 0f01 	tst.w	r9, #1
 8007056:	d10e      	bne.n	8007076 <__gethex+0x33e>
 8007058:	f045 0510 	orr.w	r5, r5, #16
 800705c:	e032      	b.n	80070c4 <__gethex+0x38c>
 800705e:	f04f 0901 	mov.w	r9, #1
 8007062:	e7d1      	b.n	8007008 <__gethex+0x2d0>
 8007064:	2501      	movs	r5, #1
 8007066:	e7e2      	b.n	800702e <__gethex+0x2f6>
 8007068:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800706a:	f1c3 0301 	rsb	r3, r3, #1
 800706e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007072:	2b00      	cmp	r3, #0
 8007074:	d0f0      	beq.n	8007058 <__gethex+0x320>
 8007076:	f04f 0c00 	mov.w	ip, #0
 800707a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800707e:	f104 0314 	add.w	r3, r4, #20
 8007082:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007086:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800708a:	4618      	mov	r0, r3
 800708c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007090:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007094:	d01b      	beq.n	80070ce <__gethex+0x396>
 8007096:	3201      	adds	r2, #1
 8007098:	6002      	str	r2, [r0, #0]
 800709a:	2d02      	cmp	r5, #2
 800709c:	f104 0314 	add.w	r3, r4, #20
 80070a0:	d13c      	bne.n	800711c <__gethex+0x3e4>
 80070a2:	f8d8 2000 	ldr.w	r2, [r8]
 80070a6:	3a01      	subs	r2, #1
 80070a8:	42b2      	cmp	r2, r6
 80070aa:	d109      	bne.n	80070c0 <__gethex+0x388>
 80070ac:	2201      	movs	r2, #1
 80070ae:	1171      	asrs	r1, r6, #5
 80070b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80070b4:	f006 061f 	and.w	r6, r6, #31
 80070b8:	fa02 f606 	lsl.w	r6, r2, r6
 80070bc:	421e      	tst	r6, r3
 80070be:	d13a      	bne.n	8007136 <__gethex+0x3fe>
 80070c0:	f045 0520 	orr.w	r5, r5, #32
 80070c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070c6:	601c      	str	r4, [r3, #0]
 80070c8:	9b02      	ldr	r3, [sp, #8]
 80070ca:	601f      	str	r7, [r3, #0]
 80070cc:	e6b0      	b.n	8006e30 <__gethex+0xf8>
 80070ce:	4299      	cmp	r1, r3
 80070d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80070d4:	d8d9      	bhi.n	800708a <__gethex+0x352>
 80070d6:	68a3      	ldr	r3, [r4, #8]
 80070d8:	459b      	cmp	fp, r3
 80070da:	db17      	blt.n	800710c <__gethex+0x3d4>
 80070dc:	6861      	ldr	r1, [r4, #4]
 80070de:	9801      	ldr	r0, [sp, #4]
 80070e0:	3101      	adds	r1, #1
 80070e2:	f7fd fe5f 	bl	8004da4 <_Balloc>
 80070e6:	4681      	mov	r9, r0
 80070e8:	b918      	cbnz	r0, 80070f2 <__gethex+0x3ba>
 80070ea:	4602      	mov	r2, r0
 80070ec:	2184      	movs	r1, #132	@ 0x84
 80070ee:	4b19      	ldr	r3, [pc, #100]	@ (8007154 <__gethex+0x41c>)
 80070f0:	e6c5      	b.n	8006e7e <__gethex+0x146>
 80070f2:	6922      	ldr	r2, [r4, #16]
 80070f4:	f104 010c 	add.w	r1, r4, #12
 80070f8:	3202      	adds	r2, #2
 80070fa:	0092      	lsls	r2, r2, #2
 80070fc:	300c      	adds	r0, #12
 80070fe:	f7ff fd6d 	bl	8006bdc <memcpy>
 8007102:	4621      	mov	r1, r4
 8007104:	9801      	ldr	r0, [sp, #4]
 8007106:	f7fd fe8d 	bl	8004e24 <_Bfree>
 800710a:	464c      	mov	r4, r9
 800710c:	6923      	ldr	r3, [r4, #16]
 800710e:	1c5a      	adds	r2, r3, #1
 8007110:	6122      	str	r2, [r4, #16]
 8007112:	2201      	movs	r2, #1
 8007114:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007118:	615a      	str	r2, [r3, #20]
 800711a:	e7be      	b.n	800709a <__gethex+0x362>
 800711c:	6922      	ldr	r2, [r4, #16]
 800711e:	455a      	cmp	r2, fp
 8007120:	dd0b      	ble.n	800713a <__gethex+0x402>
 8007122:	2101      	movs	r1, #1
 8007124:	4620      	mov	r0, r4
 8007126:	f7ff fd9f 	bl	8006c68 <rshift>
 800712a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800712e:	3701      	adds	r7, #1
 8007130:	42bb      	cmp	r3, r7
 8007132:	f6ff aee0 	blt.w	8006ef6 <__gethex+0x1be>
 8007136:	2501      	movs	r5, #1
 8007138:	e7c2      	b.n	80070c0 <__gethex+0x388>
 800713a:	f016 061f 	ands.w	r6, r6, #31
 800713e:	d0fa      	beq.n	8007136 <__gethex+0x3fe>
 8007140:	4453      	add	r3, sl
 8007142:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007146:	f7fd ff1f 	bl	8004f88 <__hi0bits>
 800714a:	f1c6 0620 	rsb	r6, r6, #32
 800714e:	42b0      	cmp	r0, r6
 8007150:	dbe7      	blt.n	8007122 <__gethex+0x3ea>
 8007152:	e7f0      	b.n	8007136 <__gethex+0x3fe>
 8007154:	0800765b 	.word	0x0800765b

08007158 <L_shift>:
 8007158:	f1c2 0208 	rsb	r2, r2, #8
 800715c:	0092      	lsls	r2, r2, #2
 800715e:	b570      	push	{r4, r5, r6, lr}
 8007160:	f1c2 0620 	rsb	r6, r2, #32
 8007164:	6843      	ldr	r3, [r0, #4]
 8007166:	6804      	ldr	r4, [r0, #0]
 8007168:	fa03 f506 	lsl.w	r5, r3, r6
 800716c:	432c      	orrs	r4, r5
 800716e:	40d3      	lsrs	r3, r2
 8007170:	6004      	str	r4, [r0, #0]
 8007172:	f840 3f04 	str.w	r3, [r0, #4]!
 8007176:	4288      	cmp	r0, r1
 8007178:	d3f4      	bcc.n	8007164 <L_shift+0xc>
 800717a:	bd70      	pop	{r4, r5, r6, pc}

0800717c <__match>:
 800717c:	b530      	push	{r4, r5, lr}
 800717e:	6803      	ldr	r3, [r0, #0]
 8007180:	3301      	adds	r3, #1
 8007182:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007186:	b914      	cbnz	r4, 800718e <__match+0x12>
 8007188:	6003      	str	r3, [r0, #0]
 800718a:	2001      	movs	r0, #1
 800718c:	bd30      	pop	{r4, r5, pc}
 800718e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007192:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007196:	2d19      	cmp	r5, #25
 8007198:	bf98      	it	ls
 800719a:	3220      	addls	r2, #32
 800719c:	42a2      	cmp	r2, r4
 800719e:	d0f0      	beq.n	8007182 <__match+0x6>
 80071a0:	2000      	movs	r0, #0
 80071a2:	e7f3      	b.n	800718c <__match+0x10>

080071a4 <__hexnan>:
 80071a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a8:	2500      	movs	r5, #0
 80071aa:	680b      	ldr	r3, [r1, #0]
 80071ac:	4682      	mov	sl, r0
 80071ae:	115e      	asrs	r6, r3, #5
 80071b0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80071b4:	f013 031f 	ands.w	r3, r3, #31
 80071b8:	bf18      	it	ne
 80071ba:	3604      	addne	r6, #4
 80071bc:	1f37      	subs	r7, r6, #4
 80071be:	4690      	mov	r8, r2
 80071c0:	46b9      	mov	r9, r7
 80071c2:	463c      	mov	r4, r7
 80071c4:	46ab      	mov	fp, r5
 80071c6:	b087      	sub	sp, #28
 80071c8:	6801      	ldr	r1, [r0, #0]
 80071ca:	9301      	str	r3, [sp, #4]
 80071cc:	f846 5c04 	str.w	r5, [r6, #-4]
 80071d0:	9502      	str	r5, [sp, #8]
 80071d2:	784a      	ldrb	r2, [r1, #1]
 80071d4:	1c4b      	adds	r3, r1, #1
 80071d6:	9303      	str	r3, [sp, #12]
 80071d8:	b342      	cbz	r2, 800722c <__hexnan+0x88>
 80071da:	4610      	mov	r0, r2
 80071dc:	9105      	str	r1, [sp, #20]
 80071de:	9204      	str	r2, [sp, #16]
 80071e0:	f7ff fd95 	bl	8006d0e <__hexdig_fun>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d151      	bne.n	800728c <__hexnan+0xe8>
 80071e8:	9a04      	ldr	r2, [sp, #16]
 80071ea:	9905      	ldr	r1, [sp, #20]
 80071ec:	2a20      	cmp	r2, #32
 80071ee:	d818      	bhi.n	8007222 <__hexnan+0x7e>
 80071f0:	9b02      	ldr	r3, [sp, #8]
 80071f2:	459b      	cmp	fp, r3
 80071f4:	dd13      	ble.n	800721e <__hexnan+0x7a>
 80071f6:	454c      	cmp	r4, r9
 80071f8:	d206      	bcs.n	8007208 <__hexnan+0x64>
 80071fa:	2d07      	cmp	r5, #7
 80071fc:	dc04      	bgt.n	8007208 <__hexnan+0x64>
 80071fe:	462a      	mov	r2, r5
 8007200:	4649      	mov	r1, r9
 8007202:	4620      	mov	r0, r4
 8007204:	f7ff ffa8 	bl	8007158 <L_shift>
 8007208:	4544      	cmp	r4, r8
 800720a:	d952      	bls.n	80072b2 <__hexnan+0x10e>
 800720c:	2300      	movs	r3, #0
 800720e:	f1a4 0904 	sub.w	r9, r4, #4
 8007212:	f844 3c04 	str.w	r3, [r4, #-4]
 8007216:	461d      	mov	r5, r3
 8007218:	464c      	mov	r4, r9
 800721a:	f8cd b008 	str.w	fp, [sp, #8]
 800721e:	9903      	ldr	r1, [sp, #12]
 8007220:	e7d7      	b.n	80071d2 <__hexnan+0x2e>
 8007222:	2a29      	cmp	r2, #41	@ 0x29
 8007224:	d157      	bne.n	80072d6 <__hexnan+0x132>
 8007226:	3102      	adds	r1, #2
 8007228:	f8ca 1000 	str.w	r1, [sl]
 800722c:	f1bb 0f00 	cmp.w	fp, #0
 8007230:	d051      	beq.n	80072d6 <__hexnan+0x132>
 8007232:	454c      	cmp	r4, r9
 8007234:	d206      	bcs.n	8007244 <__hexnan+0xa0>
 8007236:	2d07      	cmp	r5, #7
 8007238:	dc04      	bgt.n	8007244 <__hexnan+0xa0>
 800723a:	462a      	mov	r2, r5
 800723c:	4649      	mov	r1, r9
 800723e:	4620      	mov	r0, r4
 8007240:	f7ff ff8a 	bl	8007158 <L_shift>
 8007244:	4544      	cmp	r4, r8
 8007246:	d936      	bls.n	80072b6 <__hexnan+0x112>
 8007248:	4623      	mov	r3, r4
 800724a:	f1a8 0204 	sub.w	r2, r8, #4
 800724e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007252:	429f      	cmp	r7, r3
 8007254:	f842 1f04 	str.w	r1, [r2, #4]!
 8007258:	d2f9      	bcs.n	800724e <__hexnan+0xaa>
 800725a:	1b3b      	subs	r3, r7, r4
 800725c:	f023 0303 	bic.w	r3, r3, #3
 8007260:	3304      	adds	r3, #4
 8007262:	3401      	adds	r4, #1
 8007264:	3e03      	subs	r6, #3
 8007266:	42b4      	cmp	r4, r6
 8007268:	bf88      	it	hi
 800726a:	2304      	movhi	r3, #4
 800726c:	2200      	movs	r2, #0
 800726e:	4443      	add	r3, r8
 8007270:	f843 2b04 	str.w	r2, [r3], #4
 8007274:	429f      	cmp	r7, r3
 8007276:	d2fb      	bcs.n	8007270 <__hexnan+0xcc>
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	b91b      	cbnz	r3, 8007284 <__hexnan+0xe0>
 800727c:	4547      	cmp	r7, r8
 800727e:	d128      	bne.n	80072d2 <__hexnan+0x12e>
 8007280:	2301      	movs	r3, #1
 8007282:	603b      	str	r3, [r7, #0]
 8007284:	2005      	movs	r0, #5
 8007286:	b007      	add	sp, #28
 8007288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800728c:	3501      	adds	r5, #1
 800728e:	2d08      	cmp	r5, #8
 8007290:	f10b 0b01 	add.w	fp, fp, #1
 8007294:	dd06      	ble.n	80072a4 <__hexnan+0x100>
 8007296:	4544      	cmp	r4, r8
 8007298:	d9c1      	bls.n	800721e <__hexnan+0x7a>
 800729a:	2300      	movs	r3, #0
 800729c:	2501      	movs	r5, #1
 800729e:	f844 3c04 	str.w	r3, [r4, #-4]
 80072a2:	3c04      	subs	r4, #4
 80072a4:	6822      	ldr	r2, [r4, #0]
 80072a6:	f000 000f 	and.w	r0, r0, #15
 80072aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80072ae:	6020      	str	r0, [r4, #0]
 80072b0:	e7b5      	b.n	800721e <__hexnan+0x7a>
 80072b2:	2508      	movs	r5, #8
 80072b4:	e7b3      	b.n	800721e <__hexnan+0x7a>
 80072b6:	9b01      	ldr	r3, [sp, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d0dd      	beq.n	8007278 <__hexnan+0xd4>
 80072bc:	f04f 32ff 	mov.w	r2, #4294967295
 80072c0:	f1c3 0320 	rsb	r3, r3, #32
 80072c4:	40da      	lsrs	r2, r3
 80072c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80072ca:	4013      	ands	r3, r2
 80072cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80072d0:	e7d2      	b.n	8007278 <__hexnan+0xd4>
 80072d2:	3f04      	subs	r7, #4
 80072d4:	e7d0      	b.n	8007278 <__hexnan+0xd4>
 80072d6:	2004      	movs	r0, #4
 80072d8:	e7d5      	b.n	8007286 <__hexnan+0xe2>

080072da <__ascii_mbtowc>:
 80072da:	b082      	sub	sp, #8
 80072dc:	b901      	cbnz	r1, 80072e0 <__ascii_mbtowc+0x6>
 80072de:	a901      	add	r1, sp, #4
 80072e0:	b142      	cbz	r2, 80072f4 <__ascii_mbtowc+0x1a>
 80072e2:	b14b      	cbz	r3, 80072f8 <__ascii_mbtowc+0x1e>
 80072e4:	7813      	ldrb	r3, [r2, #0]
 80072e6:	600b      	str	r3, [r1, #0]
 80072e8:	7812      	ldrb	r2, [r2, #0]
 80072ea:	1e10      	subs	r0, r2, #0
 80072ec:	bf18      	it	ne
 80072ee:	2001      	movne	r0, #1
 80072f0:	b002      	add	sp, #8
 80072f2:	4770      	bx	lr
 80072f4:	4610      	mov	r0, r2
 80072f6:	e7fb      	b.n	80072f0 <__ascii_mbtowc+0x16>
 80072f8:	f06f 0001 	mvn.w	r0, #1
 80072fc:	e7f8      	b.n	80072f0 <__ascii_mbtowc+0x16>

080072fe <_realloc_r>:
 80072fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007302:	4607      	mov	r7, r0
 8007304:	4614      	mov	r4, r2
 8007306:	460d      	mov	r5, r1
 8007308:	b921      	cbnz	r1, 8007314 <_realloc_r+0x16>
 800730a:	4611      	mov	r1, r2
 800730c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007310:	f7fd bcbc 	b.w	8004c8c <_malloc_r>
 8007314:	b92a      	cbnz	r2, 8007322 <_realloc_r+0x24>
 8007316:	f7fd fc47 	bl	8004ba8 <_free_r>
 800731a:	4625      	mov	r5, r4
 800731c:	4628      	mov	r0, r5
 800731e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007322:	f000 f840 	bl	80073a6 <_malloc_usable_size_r>
 8007326:	4284      	cmp	r4, r0
 8007328:	4606      	mov	r6, r0
 800732a:	d802      	bhi.n	8007332 <_realloc_r+0x34>
 800732c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007330:	d8f4      	bhi.n	800731c <_realloc_r+0x1e>
 8007332:	4621      	mov	r1, r4
 8007334:	4638      	mov	r0, r7
 8007336:	f7fd fca9 	bl	8004c8c <_malloc_r>
 800733a:	4680      	mov	r8, r0
 800733c:	b908      	cbnz	r0, 8007342 <_realloc_r+0x44>
 800733e:	4645      	mov	r5, r8
 8007340:	e7ec      	b.n	800731c <_realloc_r+0x1e>
 8007342:	42b4      	cmp	r4, r6
 8007344:	4622      	mov	r2, r4
 8007346:	4629      	mov	r1, r5
 8007348:	bf28      	it	cs
 800734a:	4632      	movcs	r2, r6
 800734c:	f7ff fc46 	bl	8006bdc <memcpy>
 8007350:	4629      	mov	r1, r5
 8007352:	4638      	mov	r0, r7
 8007354:	f7fd fc28 	bl	8004ba8 <_free_r>
 8007358:	e7f1      	b.n	800733e <_realloc_r+0x40>

0800735a <__ascii_wctomb>:
 800735a:	4603      	mov	r3, r0
 800735c:	4608      	mov	r0, r1
 800735e:	b141      	cbz	r1, 8007372 <__ascii_wctomb+0x18>
 8007360:	2aff      	cmp	r2, #255	@ 0xff
 8007362:	d904      	bls.n	800736e <__ascii_wctomb+0x14>
 8007364:	228a      	movs	r2, #138	@ 0x8a
 8007366:	f04f 30ff 	mov.w	r0, #4294967295
 800736a:	601a      	str	r2, [r3, #0]
 800736c:	4770      	bx	lr
 800736e:	2001      	movs	r0, #1
 8007370:	700a      	strb	r2, [r1, #0]
 8007372:	4770      	bx	lr

08007374 <fiprintf>:
 8007374:	b40e      	push	{r1, r2, r3}
 8007376:	b503      	push	{r0, r1, lr}
 8007378:	4601      	mov	r1, r0
 800737a:	ab03      	add	r3, sp, #12
 800737c:	4805      	ldr	r0, [pc, #20]	@ (8007394 <fiprintf+0x20>)
 800737e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007382:	6800      	ldr	r0, [r0, #0]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	f7ff f9a9 	bl	80066dc <_vfiprintf_r>
 800738a:	b002      	add	sp, #8
 800738c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007390:	b003      	add	sp, #12
 8007392:	4770      	bx	lr
 8007394:	20000018 	.word	0x20000018

08007398 <abort>:
 8007398:	2006      	movs	r0, #6
 800739a:	b508      	push	{r3, lr}
 800739c:	f000 f834 	bl	8007408 <raise>
 80073a0:	2001      	movs	r0, #1
 80073a2:	f7f9 ff54 	bl	800124e <_exit>

080073a6 <_malloc_usable_size_r>:
 80073a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073aa:	1f18      	subs	r0, r3, #4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	bfbc      	itt	lt
 80073b0:	580b      	ldrlt	r3, [r1, r0]
 80073b2:	18c0      	addlt	r0, r0, r3
 80073b4:	4770      	bx	lr

080073b6 <_raise_r>:
 80073b6:	291f      	cmp	r1, #31
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	4605      	mov	r5, r0
 80073bc:	460c      	mov	r4, r1
 80073be:	d904      	bls.n	80073ca <_raise_r+0x14>
 80073c0:	2316      	movs	r3, #22
 80073c2:	6003      	str	r3, [r0, #0]
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295
 80073c8:	bd38      	pop	{r3, r4, r5, pc}
 80073ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80073cc:	b112      	cbz	r2, 80073d4 <_raise_r+0x1e>
 80073ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073d2:	b94b      	cbnz	r3, 80073e8 <_raise_r+0x32>
 80073d4:	4628      	mov	r0, r5
 80073d6:	f000 f831 	bl	800743c <_getpid_r>
 80073da:	4622      	mov	r2, r4
 80073dc:	4601      	mov	r1, r0
 80073de:	4628      	mov	r0, r5
 80073e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073e4:	f000 b818 	b.w	8007418 <_kill_r>
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d00a      	beq.n	8007402 <_raise_r+0x4c>
 80073ec:	1c59      	adds	r1, r3, #1
 80073ee:	d103      	bne.n	80073f8 <_raise_r+0x42>
 80073f0:	2316      	movs	r3, #22
 80073f2:	6003      	str	r3, [r0, #0]
 80073f4:	2001      	movs	r0, #1
 80073f6:	e7e7      	b.n	80073c8 <_raise_r+0x12>
 80073f8:	2100      	movs	r1, #0
 80073fa:	4620      	mov	r0, r4
 80073fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007400:	4798      	blx	r3
 8007402:	2000      	movs	r0, #0
 8007404:	e7e0      	b.n	80073c8 <_raise_r+0x12>
	...

08007408 <raise>:
 8007408:	4b02      	ldr	r3, [pc, #8]	@ (8007414 <raise+0xc>)
 800740a:	4601      	mov	r1, r0
 800740c:	6818      	ldr	r0, [r3, #0]
 800740e:	f7ff bfd2 	b.w	80073b6 <_raise_r>
 8007412:	bf00      	nop
 8007414:	20000018 	.word	0x20000018

08007418 <_kill_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	2300      	movs	r3, #0
 800741c:	4d06      	ldr	r5, [pc, #24]	@ (8007438 <_kill_r+0x20>)
 800741e:	4604      	mov	r4, r0
 8007420:	4608      	mov	r0, r1
 8007422:	4611      	mov	r1, r2
 8007424:	602b      	str	r3, [r5, #0]
 8007426:	f7f9 ff02 	bl	800122e <_kill>
 800742a:	1c43      	adds	r3, r0, #1
 800742c:	d102      	bne.n	8007434 <_kill_r+0x1c>
 800742e:	682b      	ldr	r3, [r5, #0]
 8007430:	b103      	cbz	r3, 8007434 <_kill_r+0x1c>
 8007432:	6023      	str	r3, [r4, #0]
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	bf00      	nop
 8007438:	200003d0 	.word	0x200003d0

0800743c <_getpid_r>:
 800743c:	f7f9 bef0 	b.w	8001220 <_getpid>

08007440 <_init>:
 8007440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007442:	bf00      	nop
 8007444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007446:	bc08      	pop	{r3}
 8007448:	469e      	mov	lr, r3
 800744a:	4770      	bx	lr

0800744c <_fini>:
 800744c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744e:	bf00      	nop
 8007450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007452:	bc08      	pop	{r3}
 8007454:	469e      	mov	lr, r3
 8007456:	4770      	bx	lr
