
---------- Begin Simulation Statistics ----------
final_tick                               2541679791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   195018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.51                       # Real time elapsed on the host
host_tick_rate                              542617992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194201                       # Number of instructions simulated
sim_ops                                       4194201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011670                       # Number of seconds simulated
sim_ticks                                 11669946500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.663492                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328309                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               541197                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2651                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            859554                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48626                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          177547                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           128921                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1031816                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       636382                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       144767                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1725                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          704                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       116121                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        16995                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        15740                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        27406                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        16899                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        12582                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         3647                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         6604                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1930                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          179                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          255                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3853                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4290                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2099                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       552935                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7145                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        47497                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        35248                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        32267                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        28021                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        34953                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        11745                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        11285                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        13946                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2526                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          658                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          216                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          278                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       201612                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1813                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11076                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25883                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194201                       # Number of instructions committed
system.cpu.committedOps                       4194201                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.561518                       # CPI: cycles per instruction
system.cpu.discardedOps                        188320                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606553                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1449998                       # DTB hits
system.cpu.dtb.data_misses                       7564                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405336                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848003                       # DTB read hits
system.cpu.dtb.read_misses                       6754                       # DTB read misses
system.cpu.dtb.write_accesses                  201217                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      601995                       # DTB write hits
system.cpu.dtb.write_misses                       810                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18081                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387073                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1024845                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           653983                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16654692                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179807                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891511                       # ITB accesses
system.cpu.itb.fetch_acv                          523                       # ITB acv
system.cpu.itb.fetch_hits                      884479                       # ITB hits
system.cpu.itb.fetch_misses                      7032                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2673     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10762600500     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9236500      0.08%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17813000      0.15%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884833000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11674483000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902357                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7931405000     67.94%     67.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3743078000     32.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23326124                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85404      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540375     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838941     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592366     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104787      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194201                       # Class of committed instruction
system.cpu.quiesceCycles                        13769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6671432                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22735456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22735456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22735456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22735456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116592.082051                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116592.082051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116592.082051                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116592.082051                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12972483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12972483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12972483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12972483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66525.553846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66525.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66525.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66525.553846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22385959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22385959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116593.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116593.536458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12772986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12772986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66525.968750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66525.968750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298359                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539272984000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298359                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206147                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206147                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127359                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85840                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34121                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86430                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40823                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11021248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11021248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17719025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156656                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002764                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052501                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156223     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156656                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           816364030                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375537750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          458190000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4467584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9995072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5527488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5527488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473651529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382828147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856479676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473651529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473651529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191068571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191068571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191068571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473651529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382828147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1047548247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120467                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10388                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1990382500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4723851250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13652.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32402.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79830                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.921814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.457903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.654949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34137     42.20%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24175     29.89%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9938     12.29%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4524      5.59%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2356      2.91%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1412      1.75%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          959      1.19%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          575      0.71%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80884                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.993554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.375914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.767310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1305     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5518     75.68%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           276      3.79%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.14%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      0.67%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.225072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6566     90.06%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.26%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              418      5.73%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.10%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9330240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7571008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9995072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7709888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11669941500                       # Total gap between requests
system.mem_ctrls.avgGap                      42184.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4893568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7571008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419330799.845569133759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380179292.167277693748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648761157.559719681740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2475746000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2248105250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286871901750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28665.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32205.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2381331.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313645920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166676400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557776800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308794320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     920730720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5097711210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188450400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7553785770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.285381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439701500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10840765000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263965800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140278380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           483128100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308716020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     920730720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5048294490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230064480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7395177990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.694250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    547454000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10733012500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11662746500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1534989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1534989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1534989                       # number of overall hits
system.cpu.icache.overall_hits::total         1534989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86431                       # number of overall misses
system.cpu.icache.overall_misses::total         86431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5304309000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5304309000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5304309000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5304309000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1621420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1621420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1621420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1621420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053306                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053306                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053306                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053306                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61370.445789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61370.445789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61370.445789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61370.445789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85840                       # number of writebacks
system.cpu.icache.writebacks::total             85840                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5217879000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5217879000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5217879000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5217879000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60370.457359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60370.457359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60370.457359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60370.457359                       # average overall mshr miss latency
system.cpu.icache.replacements                  85840                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1534989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1534989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5304309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5304309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1621420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1621420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053306                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61370.445789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61370.445789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5217879000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5217879000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60370.457359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60370.457359                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.807961                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1562072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.180963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.807961                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3329270                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3329270                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311037                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105660                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105660                       # number of overall misses
system.cpu.dcache.overall_misses::total        105660                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778153000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778153000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778153000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778153000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416697                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416697                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416697                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416697                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64150.605716                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64150.605716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64150.605716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64150.605716                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36720                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36720                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63734.870902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63734.870902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63734.870902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63734.870902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294852500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294852500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66982.161008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66982.161008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66827.933297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66827.933297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483300500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483300500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61684.088897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61684.088897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724908000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724908000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59475.484449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59475.484449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72628.959276                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72628.959276                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71628.959276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71628.959276                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541679791500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.355885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.031883                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.355885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2947798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2947798                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3155408081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217707                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751940                       # Number of bytes of host memory used
host_op_rate                                   217707                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1772.44                       # Real time elapsed on the host
host_tick_rate                              345012198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   385874245                       # Number of instructions simulated
sim_ops                                     385874245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.611515                       # Number of seconds simulated
sim_ticks                                611514847000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.175897                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                48595942                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             66409766                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             224766                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3225699                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          74351613                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5071579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14440720                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9369141                       # Number of indirect misses.
system.cpu.branchPred.lookups               104998204                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     59772859                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     11919271                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        27384                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1097                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     10427634                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      3607281                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      4214137                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3      4331020                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      5111936                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5      3205803                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       806141                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       195390                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        95378                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        96980                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        68559                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        30834                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       657951                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       525303                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       440369                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     39107349                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2791                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      6454886                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      4723668                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      4901110                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      5070330                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5      5385093                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      3738121                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       999598                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       410634                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       201252                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       186780                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        65869                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        53752                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     29485701                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       260038                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      1607072                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 9301288                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       548300                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   380941017                       # Number of instructions committed
system.cpu.committedOps                     380941017                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.210152                       # CPI: cycles per instruction
system.cpu.discardedOps                       8667676                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                104076058                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    107887250                       # DTB hits
system.cpu.dtb.data_misses                    1068453                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 70776669                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     71144494                       # DTB read hits
system.cpu.dtb.read_misses                    1038612                       # DTB read misses
system.cpu.dtb.write_accesses                33299389                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    36742756                       # DTB write hits
system.cpu.dtb.write_misses                     29841                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              358027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          279967536                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80098182                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         37599450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       583883739                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311512                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               182244354                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                   182241870                       # ITB hits
system.cpu.itb.fetch_misses                      2484                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23136      6.84%      6.90% # number of callpals executed
system.cpu.kern.callpal::rdps                    1435      0.42%      7.33% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.33% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.33% # number of callpals executed
system.cpu.kern.callpal::rti                     3591      1.06%      8.39% # number of callpals executed
system.cpu.kern.callpal::callsys                  183      0.05%      8.44% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.44% # number of callpals executed
system.cpu.kern.callpal::rdunique              309519     91.56%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 338068                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1344109                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10043     36.65%     36.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.19%     36.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     627      2.29%     39.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16684     60.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                27405                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10042     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.25%     48.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      627      3.02%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10042     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 20762                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             598227306500     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                81766000      0.01%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               802658000      0.13%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12286117500      2.01%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         611397848000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999900                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.601894                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.757599                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3495                      
system.cpu.kern.mode_good::user                  3495                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3779                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3495                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.924848                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.960957                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        49659051500      8.12%      8.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         561738668500     91.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1222878717                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29386219      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               229833770     60.33%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 221685      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                231323      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 42119      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14045      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               73989607     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36630428      9.62%     97.22% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43222      0.01%     97.23% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            43242      0.01%     97.24% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10505357      2.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                380941017                       # Class of committed instruction
system.cpu.quiesceCycles                       150977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       638994978                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6154485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12308860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3627442345                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3627442345                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3627442345                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3627442345                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118288.734918                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118288.734918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118288.734918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118288.734918                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           542                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    60.222222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2092390378                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2092390378                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2092390378                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2092390378                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68231.604317                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68231.604317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68231.604317                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68231.604317                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8522467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8522467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115168.472973                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115168.472973                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4822467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4822467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65168.472973                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65168.472973                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3618919878                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3618919878                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118296.282623                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118296.282623                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2087567911                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2087567911                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68239.013827                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68239.013827                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5648983                       # Transaction distribution
system.membus.trans_dist::WriteReq               1561                       # Transaction distribution
system.membus.trans_dist::WriteResp              1561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1010310                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3428252                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1715810                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            476003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           476003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3428253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2219526                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10284758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10284758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8086376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8091910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18438000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    438816320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    438816320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    235211008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    235219403                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               675993611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6157154                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004853                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6157009    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6157154                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5091500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31261229062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14591381500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        17791420750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      219408192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      172509056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          391917248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    219408192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     219408192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     64659840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64659840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3428253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2695454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6123707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1010310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1010310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         358794546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         282101174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             640895720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    358794546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        358794546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105737155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105737155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105737155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        358794546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        282101174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746632874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4057400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   1934432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2684405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152310500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       239948                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       239948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13525703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3822133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6123707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4438523                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6123707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4438523                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1504870                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                381123                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            164246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            235951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            280003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            142390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            344315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            458648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            184296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            181211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           580474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           281083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           213612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           442465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            109954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            335480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            214347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             84982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             87774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            308974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             99022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            580536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             77818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           451497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           277063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           261246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           124487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           434490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           524921                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63136616250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23094185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149739810000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13669.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32419.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2934838                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2912350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6123707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4438523                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4464486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  86244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 226984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 245676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 243350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 244417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 258092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 242459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 242765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 241077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 240226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 240087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 240086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    329                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2829053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.277197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.807549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.524487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038167     36.70%     36.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1109633     39.22%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       285446     10.09%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154228      5.45%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98863      3.49%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35588      1.26%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23793      0.84%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15417      0.54%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67918      2.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2829053                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       239948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.249371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.298935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14221      5.93%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          74884     31.21%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         87546     36.49%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         35823     14.93%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20256      8.44%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4436      1.85%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1010      0.42%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           536      0.22%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           356      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           216      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           202      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           143      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           83      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           76      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           54      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           46      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           40      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           19      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        239948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       239948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.909555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.860441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.324387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           154003     64.18%     64.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2974      1.24%     65.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            49362     20.57%     85.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            19852      8.27%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12505      5.21%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              873      0.36%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              181      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              113      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        239948                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              295605568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                96311680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               259674496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               391917248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            284065472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       483.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    640.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    464.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  611514824000                       # Total gap between requests
system.mem_ctrls.avgGap                      57896.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    123803648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    171801920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    259674496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 202454034.611525952816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 280944805.907549738884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424641359.525323152542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3428253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2695454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4438523                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  61047772250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88692037750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14796672531750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     17807.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32904.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3333692.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11317478340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6015363420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18246912600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11673720900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     48271981680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264274625010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12274738080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       372074820030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.447729                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29594792000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20419620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 561500667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8882045760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4720892715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14731619280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9505980180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     48271981680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     260139145050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15757158240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       362008822905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.986972                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38659827000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20419620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 552435632000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32153                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32153                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8395                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1966875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1775000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3971000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159812345                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1535500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1587000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              145000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    613649090000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    181851412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        181851412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    181851412                       # number of overall hits
system.cpu.icache.overall_hits::total       181851412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3428252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3428252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3428252                       # number of overall misses
system.cpu.icache.overall_misses::total       3428252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 160865074500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 160865074500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 160865074500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 160865074500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    185279664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    185279664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    185279664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    185279664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46923.351755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46923.351755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46923.351755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46923.351755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3428252                       # number of writebacks
system.cpu.icache.writebacks::total           3428252                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3428252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3428252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3428252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3428252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 157436821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 157436821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 157436821500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 157436821500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45923.351463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45923.351463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45923.351463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45923.351463                       # average overall mshr miss latency
system.cpu.icache.replacements                3428252                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    181851412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       181851412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3428252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3428252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 160865074500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 160865074500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    185279664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    185279664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46923.351755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46923.351755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3428252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3428252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 157436821500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 157436821500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45923.351463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45923.351463                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           185337528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3428764                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.053743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         373987581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        373987581                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    101280048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        101280048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    101280048                       # number of overall hits
system.cpu.dcache.overall_hits::total       101280048                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3075192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3075192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3075192                       # number of overall misses
system.cpu.dcache.overall_misses::total       3075192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 201016082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201016082000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 201016082000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201016082000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    104355240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104355240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    104355240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104355240                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65367.002125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65367.002125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65367.002125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65367.002125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       979718                       # number of writebacks
system.cpu.dcache.writebacks::total            979718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       387395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       387395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2687797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2687797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2687797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2687797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2766                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 174231889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 174231889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 174231889000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 174231889000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241365500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241365500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025756                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025756                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64823.306596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64823.306596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64823.306596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64823.306596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 87261.569053                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 87261.569053                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2695454                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67058260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67058260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2217498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2217498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 148271141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148271141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69275758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69275758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66864.159968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66864.159968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2211870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2211870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 145653542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 145653542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241365500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241365500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65850.860132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65850.860132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200303.319502                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200303.319502                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34221788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34221788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       857694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       857694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52744941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52744941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35079482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35079482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61496.222429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61496.222429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       381767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       381767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       475927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       475927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1561                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1561                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28578347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28578347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60047.753122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60047.753122                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1565696                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1565696                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7672                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7672                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    576342500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    576342500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1573368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1573368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004876                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004876                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75122.849322                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75122.849322                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7672                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7672                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    568670500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    568670500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004876                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004876                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74122.849322                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74122.849322                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1573071                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1573071                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1573071                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1573071                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 613728290000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107137384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2696478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.732341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         217698812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        217698812                       # Number of data accesses

---------- End Simulation Statistics   ----------
