0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/TheSNESRedo/TheSNESRedo.sim/sim_1/synth/func/xsim/simulation_top_func_synth.v,1714859731,verilog,,,,CEGen;DSP;DSP_LHRomMap;MulDiv;REGRAM;SCPU;SMP;SNES;SNES_toplevel;SPC700;SPC700_ALU;SPC700_AddrGen;SPPU;WRAM;blk_mem_brr_buf;blk_mem_brr_buf_blk_mem_gen_generic_cstr;blk_mem_brr_buf_blk_mem_gen_prim_width;blk_mem_brr_buf_blk_mem_gen_prim_wrapper;blk_mem_brr_buf_blk_mem_gen_top;blk_mem_brr_buf_blk_mem_gen_v8_4_5;blk_mem_brr_buf_blk_mem_gen_v8_4_5_synth;blk_mem_gen_aram;blk_mem_gen_aram_blk_mem_gen_generic_cstr;blk_mem_gen_aram_blk_mem_gen_prim_width;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_aram_blk_mem_gen_prim_wrapper;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_aram_blk_mem_gen_top;blk_mem_gen_aram_blk_mem_gen_v8_4_5;blk_mem_gen_aram_blk_mem_gen_v8_4_5_synth;blk_mem_gen_cgram;blk_mem_gen_cgram_blk_mem_gen_generic_cstr;blk_mem_gen_cgram_blk_mem_gen_prim_width;blk_mem_gen_cgram_blk_mem_gen_prim_wrapper;blk_mem_gen_cgram_blk_mem_gen_top;blk_mem_gen_cgram_blk_mem_gen_v8_4_5;blk_mem_gen_cgram_blk_mem_gen_v8_4_5_synth;blk_mem_gen_oam;blk_mem_gen_oam_blk_mem_gen_generic_cstr;blk_mem_gen_oam_blk_mem_gen_prim_width;blk_mem_gen_oam_blk_mem_gen_prim_wrapper;blk_mem_gen_oam_blk_mem_gen_top;blk_mem_gen_oam_blk_mem_gen_v8_4_5;blk_mem_gen_oam_blk_mem_gen_v8_4_5_synth;blk_mem_gen_vram;blk_mem_gen_vram_blk_mem_gen_generic_cstr;blk_mem_gen_vram_blk_mem_gen_prim_width;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized0;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized1;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized2;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized3;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized4;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized5;blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized6;blk_mem_gen_vram_blk_mem_gen_prim_wrapper;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized0;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized1;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized2;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized3;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized4;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized5;blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized6;blk_mem_gen_vram_blk_mem_gen_top;blk_mem_gen_vram_blk_mem_gen_v8_4_5;blk_mem_gen_vram_blk_mem_gen_v8_4_5_synth;blk_mem_rom;blk_mem_rom_bindec;blk_mem_rom_blk_mem_gen_generic_cstr;blk_mem_rom_blk_mem_gen_mux;blk_mem_rom_blk_mem_gen_prim_width;blk_mem_rom_blk_mem_gen_prim_width__parameterized0;blk_mem_rom_blk_mem_gen_prim_width__parameterized1;blk_mem_rom_blk_mem_gen_prim_width__parameterized10;blk_mem_rom_blk_mem_gen_prim_width__parameterized11;blk_mem_rom_blk_mem_gen_prim_width__parameterized12;blk_mem_rom_blk_mem_gen_prim_width__parameterized13;blk_mem_rom_blk_mem_gen_prim_width__parameterized2;blk_mem_rom_blk_mem_gen_prim_width__parameterized3;blk_mem_rom_blk_mem_gen_prim_width__parameterized4;blk_mem_rom_blk_mem_gen_prim_width__parameterized5;blk_mem_rom_blk_mem_gen_prim_width__parameterized6;blk_mem_rom_blk_mem_gen_prim_width__parameterized7;blk_mem_rom_blk_mem_gen_prim_width__parameterized8;blk_mem_rom_blk_mem_gen_prim_width__parameterized9;blk_mem_rom_blk_mem_gen_prim_wrapper_init;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized10;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized11;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized12;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized13;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized9;blk_mem_rom_blk_mem_gen_top;blk_mem_rom_blk_mem_gen_v8_4_5;blk_mem_rom_blk_mem_gen_v8_4_5_synth;clk_wiz_0;clk_wiz_0_clk_wiz;glbl;hdmi_tx_0;hdmi_tx_0_encode;hdmi_tx_0_encode__parameterized0;hdmi_tx_0_encode__parameterized1;hdmi_tx_0_hdmi_tx_v1_0;hdmi_tx_0_serdes_10_to_1;hdmi_tx_0_serdes_10_to_1_0;hdmi_tx_0_serdes_10_to_1_1;hdmi_tx_0_serdes_10_to_1_2;hdmi_tx_0_srldelay;main,,uvm,../../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/TheSNESRedo/TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sim_1/new/simulation_top.sv,1714859725,systemVerilog,,,,simulation_top,,uvm,../../../../../TheSNESRedo.gen/sources_1/ip/clk_wiz_0,,,,,
