// Seed: 884062601
module module_0;
  assign id_1 = 1;
  assign module_2.type_13 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  tri  id_3,
    output wand id_4,
    input  tri  id_5,
    output tri0 id_6,
    input  tri  id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2
    , id_10,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wor id_8
);
  wire id_11;
  wire id_12;
  assign id_10 = 1 == 1'b0;
  nor primCall (id_1, id_10, id_11, id_12, id_3, id_5, id_6);
  module_0 modCall_1 ();
endmodule
