(function() {var implementors = {};
implementors["raw_cpuid"] = [{"text":"impl Default for CpuId","synthetic":false,"types":[]},{"text":"impl Default for CpuIdResult","synthetic":false,"types":[]},{"text":"impl Default for VendorInfo","synthetic":false,"types":[]},{"text":"impl Default for CacheInfoIter","synthetic":false,"types":[]},{"text":"impl Default for CacheInfoType","synthetic":false,"types":[]},{"text":"impl Default for CacheInfo","synthetic":false,"types":[]},{"text":"impl Default for ProcessorSerial","synthetic":false,"types":[]},{"text":"impl Default for FeatureInfo","synthetic":false,"types":[]},{"text":"impl Default for CacheParametersIter","synthetic":false,"types":[]},{"text":"impl Default for CacheParameter","synthetic":false,"types":[]},{"text":"impl Default for CacheType","synthetic":false,"types":[]},{"text":"impl Default for MonitorMwaitInfo","synthetic":false,"types":[]},{"text":"impl Default for ThermalPowerInfo","synthetic":false,"types":[]},{"text":"impl Default for ExtendedFeatures","synthetic":false,"types":[]},{"text":"impl Default for DirectCacheAccessInfo","synthetic":false,"types":[]},{"text":"impl Default for PerformanceMonitoringInfo","synthetic":false,"types":[]},{"text":"impl Default for ExtendedTopologyIter","synthetic":false,"types":[]},{"text":"impl Default for ExtendedTopologyLevel","synthetic":false,"types":[]},{"text":"impl Default for TopologyType","synthetic":false,"types":[]},{"text":"impl Default for ExtendedStateInfo","synthetic":false,"types":[]},{"text":"impl Default for ExtendedStateIter","synthetic":false,"types":[]},{"text":"impl Default for ExtendedState","synthetic":false,"types":[]},{"text":"impl Default for RdtMonitoringInfo","synthetic":false,"types":[]},{"text":"impl Default for L3MonitoringInfo","synthetic":false,"types":[]},{"text":"impl Default for RdtAllocationInfo","synthetic":false,"types":[]},{"text":"impl Default for L3CatInfo","synthetic":false,"types":[]},{"text":"impl Default for L2CatInfo","synthetic":false,"types":[]},{"text":"impl Default for MemBwAllocationInfo","synthetic":false,"types":[]},{"text":"impl Default for SgxInfo","synthetic":false,"types":[]},{"text":"impl Default for SgxSectionIter","synthetic":false,"types":[]},{"text":"impl Default for SgxSectionInfo","synthetic":false,"types":[]},{"text":"impl Default for EpcSection","synthetic":false,"types":[]},{"text":"impl Default for ProcessorTraceInfo","synthetic":false,"types":[]},{"text":"impl Default for TscInfo","synthetic":false,"types":[]},{"text":"impl Default for ProcessorFrequencyInfo","synthetic":false,"types":[]},{"text":"impl Default for DatIter","synthetic":false,"types":[]},{"text":"impl Default for DatInfo","synthetic":false,"types":[]},{"text":"impl Default for DatType","synthetic":false,"types":[]},{"text":"impl Default for SoCVendorInfo","synthetic":false,"types":[]},{"text":"impl Default for SoCVendorAttributesIter","synthetic":false,"types":[]},{"text":"impl Default for SoCVendorBrand","synthetic":false,"types":[]},{"text":"impl Default for ExtendedFunctionInfo","synthetic":false,"types":[]},{"text":"impl Default for L2Associativity","synthetic":false,"types":[]},{"text":"impl Default for MemoryEncryptionInfo","synthetic":false,"types":[]}];
implementors["trapframe"] = [{"text":"impl Default for UserContext","synthetic":false,"types":[]},{"text":"impl Default for GeneralRegs","synthetic":false,"types":[]}];
implementors["x86_64"] = [{"text":"impl Default for PageTable","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()