## Board:                   Hitech Global Z920 ZU19-PS
##      Device:             xczu19egffvc1760-2-e
##
## -----------------------------------------------------------------------------
## -- PCIe Bus --
## -----------------------------------------------------------------------------
##  Bank:                   224, 225, 226, 227; 94
##      VCCO:               
##  Location:               PEA1, PEA2
##      Vendor:             N/A
##      Device:             PCI_E_FINGER_16X_Side_A
##      Characteristics:    

##------------
##PCIe Clocks:

## { IN  }  Bank 224 PCIE_CLK0_MGT0_N
set_property PACKAGE_PIN    AK11            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_N ]
## { IN  }  Bank 224 PCIE_CLK0_MGT0_P
set_property PACKAGE_PIN    AK12            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_P ]

## { IN  }  Bank 227 PCIE_CLK0_MGT1_N
set_property PACKAGE_PIN    AC9             [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_N ]
## { IN  }  Bank 227 PCIE_CLK0_MGT1_P
set_property PACKAGE_PIN    AC10            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_P ]

## { IN  }  Bank 226 PCIE_CLK1_MGT_N
set_property PACKAGE_PIN    AF11            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_N ]
## { IN  }  Bank 226 PCIE_CLK1_MGT_P
set_property PACKAGE_PIN    AF12            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_P ]

## { IN  }  Bank 227 PCIE_CLK2_MGT_N
set_property PACKAGE_PIN    AD11            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_N ]
## { IN  }  Bank 227 PCIE_CLK2_MGT_P
set_property PACKAGE_PIN    AD12            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_P ]

## { IN  }  Bank 225 PCIE_CLK3_MGT_N
set_property PACKAGE_PIN    AH11            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_N ]
## { IN  }  Bank 225 PCIE_CLK3_MGT_P
set_property PACKAGE_PIN    AH12            [ get_ports HTG_Z920_BUS_PCIe_PCIE_CLK_P ]


##------------
##PCIe RX:

## { IN  }  Bank 227 
set_property PACKAGE_PIN    AE1             [ get_ports HTG_Z920_BUS_PCIe_RX[0]_N ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AE2             [ get_ports HTG_Z920_BUS_PCIe_RX[0]_P ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AF3             [ get_ports HTG_Z920_BUS_PCIe_RX[1]_N ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AF4             [ get_ports HTG_Z920_BUS_PCIe_RX[1]_P ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AG1             [ get_ports HTG_Z920_BUS_PCIe_RX[2]_N ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AG2             [ get_ports HTG_Z920_BUS_PCIe_RX[2]_P ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AH3             [ get_ports HTG_Z920_BUS_PCIe_RX[3]_N ]
## { IN  }  Bank 227 
set_property PACKAGE_PIN    AH4             [ get_ports HTG_Z920_BUS_PCIe_RX[3]_P ]


## { IN  }  Bank 226 
set_property PACKAGE_PIN    AJ1             [ get_ports HTG_Z920_BUS_PCIe_RX[4]_N ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AJ2             [ get_ports HTG_Z920_BUS_PCIe_RX[4]_P ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AK3             [ get_ports HTG_Z920_BUS_PCIe_RX[5]_N ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AK4             [ get_ports HTG_Z920_BUS_PCIe_RX[5]_P ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AL1             [ get_ports HTG_Z920_BUS_PCIe_RX[6]_N ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AL2             [ get_ports HTG_Z920_BUS_PCIe_RX[6]_P ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AM3             [ get_ports HTG_Z920_BUS_PCIe_RX[7]_N ]
## { IN  }  Bank 226 
set_property PACKAGE_PIN    AM4             [ get_ports HTG_Z920_BUS_PCIe_RX[7]_P ]


## { IN  }  Bank 225 
set_property PACKAGE_PIN    AN1             [ get_ports HTG_Z920_BUS_PCIe_RX[8]_N ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AN2             [ get_ports HTG_Z920_BUS_PCIe_RX[8]_P ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AP3             [ get_ports HTG_Z920_BUS_PCIe_RX[9]_N ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AP4             [ get_ports HTG_Z920_BUS_PCIe_RX[9]_P ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AR1             [ get_ports HTG_Z920_BUS_PCIe_RX[10]_N ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AR2             [ get_ports HTG_Z920_BUS_PCIe_RX[10]_P ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AT3             [ get_ports HTG_Z920_BUS_PCIe_RX[11]_N ]
## { IN  }  Bank 225 
set_property PACKAGE_PIN    AT4             [ get_ports HTG_Z920_BUS_PCIe_RX[11]_P ]


## { IN  }  Bank 224 
set_property PACKAGE_PIN    AU1             [ get_ports HTG_Z920_BUS_PCIe_RX[12]_N ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    AU2             [ get_ports HTG_Z920_BUS_PCIe_RX[12]_P ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    AV3             [ get_ports HTG_Z920_BUS_PCIe_RX[13]_N ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    AV4             [ get_ports HTG_Z920_BUS_PCIe_RX[13]_P ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    AW1             [ get_ports HTG_Z920_BUS_PCIe_RX[14]_N ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    AW2             [ get_ports HTG_Z920_BUS_PCIe_RX[14]_P ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    BA1             [ get_ports HTG_Z920_BUS_PCIe_RX[15]_N ]
## { IN  }  Bank 224 
set_property PACKAGE_PIN    BA2             [ get_ports HTG_Z920_BUS_PCIe_RX[15]_P ]


##------------
##PCIe TX:

## { OUT }  Bank 227
set_property PACKAGE_PIN    AD7             [ get_ports HTG_Z920_BUS_PCIe_TX[0]_N ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AD8             [ get_ports HTG_Z920_BUS_PCIe_TX[0]_P ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AE5             [ get_ports HTG_Z920_BUS_PCIe_TX[1]_N ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AE6             [ get_ports HTG_Z920_BUS_PCIe_TX[1]_P ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AF7             [ get_ports HTG_Z920_BUS_PCIe_TX[2]_N ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AF8             [ get_ports HTG_Z920_BUS_PCIe_TX[2]_P ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AG5             [ get_ports HTG_Z920_BUS_PCIe_TX[3]_N ]
## { OUT }  Bank 227
set_property PACKAGE_PIN    AG6             [ get_ports HTG_Z920_BUS_PCIe_TX[3]_P ]



## { OUT }  Bank 226
set_property PACKAGE_PIN    AH7             [ get_ports HTG_Z920_BUS_PCIe_TX[4]_N ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AH8             [ get_ports HTG_Z920_BUS_PCIe_TX[4]_P ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AJ5             [ get_ports HTG_Z920_BUS_PCIe_TX[5]_N ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AJ6             [ get_ports HTG_Z920_BUS_PCIe_TX[5]_P ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AK7             [ get_ports HTG_Z920_BUS_PCIe_TX[6]_N ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AK8             [ get_ports HTG_Z920_BUS_PCIe_TX[6]_P ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AL5             [ get_ports HTG_Z920_BUS_PCIe_TX[7]_N ]
## { OUT }  Bank 226
set_property PACKAGE_PIN    AL6             [ get_ports HTG_Z920_BUS_PCIe_TX[7]_P ]



## { OUT }  Bank 225
set_property PACKAGE_PIN    AM7             [ get_ports HTG_Z920_BUS_PCIe_TX[8]_N ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AM8             [ get_ports HTG_Z920_BUS_PCIe_TX[8]_P ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AN5             [ get_ports HTG_Z920_BUS_PCIe_TX[9]_N ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AN6             [ get_ports HTG_Z920_BUS_PCIe_TX[9]_P ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AP7             [ get_ports HTG_Z920_BUS_PCIe_TX[10]_N ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AP8             [ get_ports HTG_Z920_BUS_PCIe_TX[10]_P ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AR5             [ get_ports HTG_Z920_BUS_PCIe_TX[11]_N ]
## { OUT }  Bank 225
set_property PACKAGE_PIN    AR6             [ get_ports HTG_Z920_BUS_PCIe_TX[11]_P ]


## { OUT }  Bank 22
set_property PACKAGE_PIN    AT7             [ get_ports HTG_Z920_BUS_PCIe_TX[12]_N ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AT8             [ get_ports HTG_Z920_BUS_PCIe_TX[12]_P ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AU5             [ get_ports HTG_Z920_BUS_PCIe_TX[13]_N ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AU6             [ get_ports HTG_Z920_BUS_PCIe_TX[13]_P ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AW5             [ get_ports HTG_Z920_BUS_PCIe_TX[14]_N ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AW6             [ get_ports HTG_Z920_BUS_PCIe_TX[14]_P ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AY3             [ get_ports HTG_Z920_BUS_PCIe_TX[15]_N ]
## { OUT }  Bank 22
set_property PACKAGE_PIN    AY4             [ get_ports HTG_Z920_BUS_PCIe_TX[15]_P ]


##-------------
##PCIe control:

## { IN  }  Bank 94; Bank Voltage 3V3
set_property PACKAGE_PIN    E1              [ get_ports HTG_Z920_BUS_PCIe_WAKE ]


## { IN  }  Bank 94; Bank Voltage 3V3
set_property PACKAGE_PIN    D2              [ get_ports HTG_Z920_BUS_PCIe_PERST_N ]



## set I/O standard
set_property IOSTANDARD     LVCMOS33        [get_ports HTG_Z920_BUS_PCIe_WAKE]
set_property IOSTANDARD     LVCMOS33        [get_ports HTG_Z920_BUS_PCIe_PERST_N]

#TODO Timing
#TODO IO Standard for GTHs not needed, is this true?
