#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 10 21:01:32 2022
# Process ID: 14352
# Current directory: C:/SSTU Dosyalar/project_experiment_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18688 C:\SSTU Dosyalar\project_experiment_7\project_experiment_7.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_7/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 736.602 ; gain = 125.516
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 21:18:52 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 754.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 783.547 ; gain = 28.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 792.574 ; gain = 6.832
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 792.574 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 792.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 793.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MULTS
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.340 ; gain = 175.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:37]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:38]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1379.059 ; gain = 242.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1379.059 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1379.059 ; gain = 242.973
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1501.023 ; gain = 364.938
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1501.023 ; gain = 547.254
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1520.133 ; gain = 19.109
export_ip_user_files -of_objects  [get_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}
file delete -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
export_ip_user_files -of_objects  [get_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}
file delete -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master_first.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master_first.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1 -jobs 6
[Sun Dec 11 11:07:36 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Dec 11 11:10:29 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Dec 11 11:14:01 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 11:14:35 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_24). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_32). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA2_n_29). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_24). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_32). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA4_n_29). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_15). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_23). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_31). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_7). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_111). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_118). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_12). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_125). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_132). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_21). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_5). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_51). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_58). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_65). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_81). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_11). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_110). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_117). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_124). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_131). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_15). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_4). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_50). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_57). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_64). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_75). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_10). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_109). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_116). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_123). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_130). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_20). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_49). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_56). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_63). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_80). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_108). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_115). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_122). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_129). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_17). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_2). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_48). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_55). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_62). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_77). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_9). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_107). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_114). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_121). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_128). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_19). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_47). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_54). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_61). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_79). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_8). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_112). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_119). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_126). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_13). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_133). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_18). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_52). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_59). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_66). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_78). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_0). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_106). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_113). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_120). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_127). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_46). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_53). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_60). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_7). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_76). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: p_0_in0_in). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:51]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 11 11:16:32 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Dec 11 11:18:24 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 11:18:59 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 11 11:20:02 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Dec 11 11:21:05 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 11:21:43 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 11 11:23:04 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3361.016 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3361.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3361.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_hw
file copy -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/MULTS.bit} {C:/SSTU Dosyalar/project_experiment_7/MULTS.bit}
close_hw
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v} w ]
add_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v}}
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim/MULTS_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim/MULTS_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim/MULTS_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim/MULTS_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim/MULTS_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MULTS_tb_time_impl.sdf", for root module "MULTS_tb/mults".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MULTS_tb_time_impl.sdf", for root module "MULTS_tb/mults".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CLA_29
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.CLA_30
Compiling module xil_defaultlib.CLA_31
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.CLA_25
Compiling module xil_defaultlib.CLA_26
Compiling module xil_defaultlib.CLA_27
Compiling module xil_defaultlib.CLA_28
Compiling module xil_defaultlib.CLA_16_bit_0
Compiling module xil_defaultlib.CLA_21
Compiling module xil_defaultlib.CLA_22
Compiling module xil_defaultlib.CLA_23
Compiling module xil_defaultlib.CLA_24
Compiling module xil_defaultlib.CLA_16_bit_1
Compiling module xil_defaultlib.CLA_17
Compiling module xil_defaultlib.CLA_18
Compiling module xil_defaultlib.CLA_19
Compiling module xil_defaultlib.CLA_20
Compiling module xil_defaultlib.CLA_16_bit_2
Compiling module xil_defaultlib.CLA_13
Compiling module xil_defaultlib.CLA_14
Compiling module xil_defaultlib.CLA_15
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.CLA_16_bit_3
Compiling module xil_defaultlib.CLA_9
Compiling module xil_defaultlib.CLA_10
Compiling module xil_defaultlib.CLA_11
Compiling module xil_defaultlib.CLA_12
Compiling module xil_defaultlib.CLA_16_bit_4
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_6
Compiling module xil_defaultlib.CLA_7
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.CLA_16_bit_5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 11 11:28:40 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3361.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_time_impl -key {Post-Implementation:sim_1:Timing:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3361.016 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: Dosya baka bir ilem tarafndan kullanldndan bu ilem dosyaya eriemiyor: "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3361.016 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CLA_29
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.CLA_30
Compiling module xil_defaultlib.CLA_31
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.CLA_25
Compiling module xil_defaultlib.CLA_26
Compiling module xil_defaultlib.CLA_27
Compiling module xil_defaultlib.CLA_28
Compiling module xil_defaultlib.CLA_16_bit_0
Compiling module xil_defaultlib.CLA_21
Compiling module xil_defaultlib.CLA_22
Compiling module xil_defaultlib.CLA_23
Compiling module xil_defaultlib.CLA_24
Compiling module xil_defaultlib.CLA_16_bit_1
Compiling module xil_defaultlib.CLA_17
Compiling module xil_defaultlib.CLA_18
Compiling module xil_defaultlib.CLA_19
Compiling module xil_defaultlib.CLA_20
Compiling module xil_defaultlib.CLA_16_bit_2
Compiling module xil_defaultlib.CLA_13
Compiling module xil_defaultlib.CLA_14
Compiling module xil_defaultlib.CLA_15
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.CLA_16_bit_3
Compiling module xil_defaultlib.CLA_9
Compiling module xil_defaultlib.CLA_10
Compiling module xil_defaultlib.CLA_11
Compiling module xil_defaultlib.CLA_12
Compiling module xil_defaultlib.CLA_16_bit_4
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_6
Compiling module xil_defaultlib.CLA_7
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.CLA_16_bit_5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SSTU -notrace
couldn't read file "C:/SSTU": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 11 11:34:38 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_time_synth -key {Post-Synthesis:sim_1:Timing:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3361.016 ; gain = 0.000
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: Dosya baka bir ilem tarafndan kullanldndan bu ilem dosyaya eriemiyor: "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Dosya baka bir ilem tarafndan kullanldndan bu ilem dosyaya eriemiyor: "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CLA_29
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.CLA_30
Compiling module xil_defaultlib.CLA_31
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.CLA_25
Compiling module xil_defaultlib.CLA_26
Compiling module xil_defaultlib.CLA_27
Compiling module xil_defaultlib.CLA_28
Compiling module xil_defaultlib.CLA_16_bit_0
Compiling module xil_defaultlib.CLA_21
Compiling module xil_defaultlib.CLA_22
Compiling module xil_defaultlib.CLA_23
Compiling module xil_defaultlib.CLA_24
Compiling module xil_defaultlib.CLA_16_bit_1
Compiling module xil_defaultlib.CLA_17
Compiling module xil_defaultlib.CLA_18
Compiling module xil_defaultlib.CLA_19
Compiling module xil_defaultlib.CLA_20
Compiling module xil_defaultlib.CLA_16_bit_2
Compiling module xil_defaultlib.CLA_13
Compiling module xil_defaultlib.CLA_14
Compiling module xil_defaultlib.CLA_15
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.CLA_16_bit_3
Compiling module xil_defaultlib.CLA_9
Compiling module xil_defaultlib.CLA_10
Compiling module xil_defaultlib.CLA_11
Compiling module xil_defaultlib.CLA_12
Compiling module xil_defaultlib.CLA_16_bit_4
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_6
Compiling module xil_defaultlib.CLA_7
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.CLA_16_bit_5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_time_synth -key {Post-Synthesis:sim_1:Timing:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3361.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Dec 11 11:42:25 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 11:43:03 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_24). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA1_n_32). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA2_n_29). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_24). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA3_n_32). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA4_n_29). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_15). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_23). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_31). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: CLA5_n_7). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_111). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_118). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_12). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_125). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_132). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_21). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_5). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_51). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_58). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_65). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0010_out_81). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_11). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_110). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_117). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_124). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_131). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_15). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_4). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_50). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_57). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_64). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0012_out_75). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_10). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_109). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_116). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_123). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_130). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_20). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_49). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_56). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_63). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in0013_out_80). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_108). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_115). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_122). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_129). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_17). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_2). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_48). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_55). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_62). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_77). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in006_out_9). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_107). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_114). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_121). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_128). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_19). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_47). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_54). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_61). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_79). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in007_out_8). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_112). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_119). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_126). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_13). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_133). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_18). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_52). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_59). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_66). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in009_out_78). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_0). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_106). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_113). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_120). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_127). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_16). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_46). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_53). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_60). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_7). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: in00_76). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: p_0_in0_in). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3361.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CLA_29
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.CLA_30
Compiling module xil_defaultlib.CLA_31
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.CLA_25
Compiling module xil_defaultlib.CLA_26
Compiling module xil_defaultlib.CLA_27
Compiling module xil_defaultlib.CLA_28
Compiling module xil_defaultlib.CLA_16_bit_0
Compiling module xil_defaultlib.CLA_21
Compiling module xil_defaultlib.CLA_22
Compiling module xil_defaultlib.CLA_23
Compiling module xil_defaultlib.CLA_24
Compiling module xil_defaultlib.CLA_16_bit_1
Compiling module xil_defaultlib.CLA_17
Compiling module xil_defaultlib.CLA_18
Compiling module xil_defaultlib.CLA_19
Compiling module xil_defaultlib.CLA_20
Compiling module xil_defaultlib.CLA_16_bit_2
Compiling module xil_defaultlib.CLA_13
Compiling module xil_defaultlib.CLA_14
Compiling module xil_defaultlib.CLA_15
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.CLA_16_bit_3
Compiling module xil_defaultlib.CLA_9
Compiling module xil_defaultlib.CLA_10
Compiling module xil_defaultlib.CLA_11
Compiling module xil_defaultlib.CLA_12
Compiling module xil_defaultlib.CLA_16_bit_4
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_6
Compiling module xil_defaultlib.CLA_7
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.CLA_16_bit_5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_time_synth -key {Post-Synthesis:sim_1:Timing:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3361.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3361.016 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:37]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:38]
WARNING: [Synth 8-6014] Unused sequential element select2_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:42]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.016 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'done'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum7[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:52]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3361.016 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3361.016 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Dec 11 12:49:22 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 12:50:05 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3361.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim/MULTS_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module CLA_10
INFO: [VRFC 10-311] analyzing module CLA_11
INFO: [VRFC 10-311] analyzing module CLA_12
INFO: [VRFC 10-311] analyzing module CLA_13
INFO: [VRFC 10-311] analyzing module CLA_14
INFO: [VRFC 10-311] analyzing module CLA_15
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA_16_bit_0
INFO: [VRFC 10-311] analyzing module CLA_16_bit_1
INFO: [VRFC 10-311] analyzing module CLA_16_bit_2
INFO: [VRFC 10-311] analyzing module CLA_16_bit_3
INFO: [VRFC 10-311] analyzing module CLA_16_bit_4
INFO: [VRFC 10-311] analyzing module CLA_16_bit_5
INFO: [VRFC 10-311] analyzing module CLA_17
INFO: [VRFC 10-311] analyzing module CLA_18
INFO: [VRFC 10-311] analyzing module CLA_19
INFO: [VRFC 10-311] analyzing module CLA_20
INFO: [VRFC 10-311] analyzing module CLA_21
INFO: [VRFC 10-311] analyzing module CLA_22
INFO: [VRFC 10-311] analyzing module CLA_23
INFO: [VRFC 10-311] analyzing module CLA_24
INFO: [VRFC 10-311] analyzing module CLA_25
INFO: [VRFC 10-311] analyzing module CLA_26
INFO: [VRFC 10-311] analyzing module CLA_27
INFO: [VRFC 10-311] analyzing module CLA_28
INFO: [VRFC 10-311] analyzing module CLA_29
INFO: [VRFC 10-311] analyzing module CLA_30
INFO: [VRFC 10-311] analyzing module CLA_31
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-311] analyzing module CLA_6
INFO: [VRFC 10-311] analyzing module CLA_7
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-311] analyzing module CLA_9
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MULTS_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MULTS_tb_time_synth.sdf", for root module "MULTS_tb/mults".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CLA_29
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.CLA_30
Compiling module xil_defaultlib.CLA_31
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.CLA_25
Compiling module xil_defaultlib.CLA_26
Compiling module xil_defaultlib.CLA_27
Compiling module xil_defaultlib.CLA_28
Compiling module xil_defaultlib.CLA_16_bit_0
Compiling module xil_defaultlib.CLA_21
Compiling module xil_defaultlib.CLA_22
Compiling module xil_defaultlib.CLA_23
Compiling module xil_defaultlib.CLA_24
Compiling module xil_defaultlib.CLA_16_bit_1
Compiling module xil_defaultlib.CLA_17
Compiling module xil_defaultlib.CLA_18
Compiling module xil_defaultlib.CLA_19
Compiling module xil_defaultlib.CLA_20
Compiling module xil_defaultlib.CLA_16_bit_2
Compiling module xil_defaultlib.CLA_13
Compiling module xil_defaultlib.CLA_14
Compiling module xil_defaultlib.CLA_15
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.CLA_16_bit_3
Compiling module xil_defaultlib.CLA_9
Compiling module xil_defaultlib.CLA_10
Compiling module xil_defaultlib.CLA_11
Compiling module xil_defaultlib.CLA_12
Compiling module xil_defaultlib.CLA_16_bit_4
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_6
Compiling module xil_defaultlib.CLA_7
Compiling module xil_defaultlib.CLA_8
Compiling module xil_defaultlib.CLA_16_bit_5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_time_synth -key {Post-Synthesis:sim_1:Timing:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3559.594 ; gain = 198.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Dec 11 13:01:56 2022] Launched synth_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 11 13:03:00 2022] Launched impl_1...
Run output will be captured here: C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:36]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:37]
WARNING: [Synth 8-3848] Net select1 in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:19]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum7[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3559.594 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:36]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:37]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[15]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[14]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[13]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[12]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[11]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[10]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[9]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[8]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[7]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[6]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[5]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[4]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[3]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[2]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[1]
WARNING: [Synth 8-3331] design MULTS has unconnected port result[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3559.594 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTS' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:36]
WARNING: [Synth 8-6014] Unused sequential element X_reg_reg was removed.  [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:37]
WARNING: [Synth 8-3848] Net result in module/entity MULTS does not have driver. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MULTS' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3559.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c3). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c6). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: result[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum1[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum2[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum3[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum4[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum5[9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum6[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
INFO: [Common 17-14] Message 'Vivado 12-4777' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3559.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MULTB2> not found while processing module instance <multb2> [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MULTS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MULTS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
"xelab -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 71ccdb35f7d64023b55d57f4133499fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MULTS_tb_behav xil_defaultlib.MULTS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.CLA_16_bit
Compiling module xil_defaultlib.MULTS
Compiling module xil_defaultlib.MULTS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MULTS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MULTS_tb_behav -key {Behavioral:sim_1:Functional:MULTS_tb} -tclbatch {MULTS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MULTS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MULTS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3559.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 18:12:22 2022...
