[{"DBLP title": "A Survey of Hardware Trojan Taxonomy and Detection.", "DBLP authors": ["Mohammad Tehranipoor", "Farinaz Koushanfar"], "year": 2010, "MAG papers": [{"PaperId": 2161998562, "PaperTitle": "a survey of hardware trojan taxonomy and detection", "Year": 2010, "CitationCount": 844, "EstimatedCitation": 1176, "Affiliations": {"rice university": 1.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojans in Wireless Cryptographic ICs.", "DBLP authors": ["Yier Jin", "Yiorgos Makris"], "year": 2010, "MAG papers": [{"PaperId": 2014066342, "PaperTitle": "hardware trojans in wireless cryptographic ics", "Year": 2010, "CitationCount": 99, "EstimatedCitation": 144, "Affiliations": {"yale university": 2.0}}], "source": "ES"}, {"DBLP title": "Attacks and Defenses for JTAG.", "DBLP authors": ["Kurt Rosenfeld", "Ramesh Karri"], "year": 2010, "MAG papers": [{"PaperId": 2078353671, "PaperTitle": "attacks and defenses for jtag", "Year": 2010, "CitationCount": 94, "EstimatedCitation": 138, "Affiliations": {"new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Secure and Robust Error Correction for Physical Unclonable Functions.", "DBLP authors": ["Meng-Day (Mandel) Yu", "Srinivas Devadas"], "year": 2010, "MAG papers": [{"PaperId": 2129004891, "PaperTitle": "secure and robust error correction for physical unclonable functions", "Year": 2010, "CitationCount": 274, "EstimatedCitation": 374, "Affiliations": {"massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Preventing IC Piracy Using Reconfigurable Logic Barriers.", "DBLP authors": ["Alex Baumgarten", "Akhilesh Tyagi", "Joseph Zambreno"], "year": 2010, "MAG papers": [{"PaperId": 2124954128, "PaperTitle": "preventing ic piracy using reconfigurable logic barriers", "Year": 2010, "CitationCount": 211, "EstimatedCitation": 298, "Affiliations": {"iowa state university": 2.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Verification-Purpose Operating System for Microprocessor System-Level Functions.", "DBLP authors": ["Lingkan Gong", "Jingfen Lu"], "year": 2010, "MAG papers": [{"PaperId": 2118896062, "PaperTitle": "verification purpose operating system for microprocessor system level functions", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling Process Variability in Scaled CMOS Technology.", "DBLP authors": ["Samar K. Saha"], "year": 2010, "MAG papers": [{"PaperId": 2137366465, "PaperTitle": "modeling process variability in scaled cmos technology", "Year": 2010, "CitationCount": 90, "EstimatedCitation": 158, "Affiliations": {"university of colorado colorado springs": 1.0}}], "source": "ES"}, {"DBLP title": "Layout Proximity Effects and Modeling Alternatives for IC Designs.", "DBLP authors": ["Xi-Wei Lin", "Victor Moroz"], "year": 2010, "MAG papers": [{"PaperId": 2077678236, "PaperTitle": "layout proximity effects and modeling alternatives for ic designs", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP.", "DBLP authors": ["Binjie Cheng", "Daryoosh Dideban", "Negin Moezi", "Campbell Millar", "Gareth Roy", "Xingsheng Wang", "Scott Roy", "Asen Asenov"], "year": 2010, "MAG papers": [{"PaperId": 2052824980, "PaperTitle": "statistical variability compact modeling strategies for bsim4 and psp", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 72, "Affiliations": {"university of glasgow": 8.0}}], "source": "ES"}, {"DBLP title": "Extensions to Backward Propagation of Variance for Statistical Modeling.", "DBLP authors": ["Colin C. McAndrew", "Xin Li", "Ivica Stevanovic", "Gennady Gildenblat"], "year": 2010, "MAG papers": [{"PaperId": 2108228762, "PaperTitle": "extensions to backward propagation of variance for statistical modeling", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"globalfoundries": 1.0, "freescale semiconductor": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Compact Modeling of Variation in FinFET SRAM Cells.", "DBLP authors": ["Darsen D. Lu", "Chung-Hsun Lin", "Ali M. Niknejad", "Chenming Hu"], "year": 2010, "MAG papers": [{"PaperId": 2134818410, "PaperTitle": "compact modeling of variation in finfet sram cells", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ibm": 1.0, "university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Power Supply Noise: A Survey on Effects and Research.", "DBLP authors": ["Mohammad Tehranipoor", "Kenneth M. Butler"], "year": 2010, "MAG papers": [{"PaperId": 2161338410, "PaperTitle": "power supply noise a survey on effects and research", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 75, "Affiliations": {"university of connecticut": 1.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "NSF Workshop on EDA: Past, Present, and Future (Part 1).", "DBLP authors": ["Robert K. Brayton", "Jason Cong"], "year": 2010, "MAG papers": [{"PaperId": 2917090119, "PaperTitle": "nsf workshop on eda past present and future part 1", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Microprocessor Software-Based Self-Testing.", "DBLP authors": ["Mihalis Psarakis", "Dimitris Gizopoulos", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2010, "MAG papers": [{"PaperId": 2162696040, "PaperTitle": "microprocessor software based self testing", "Year": 2010, "CitationCount": 166, "EstimatedCitation": 271, "Affiliations": {"university of piraeus": 2.0}}], "source": "ES"}, {"DBLP title": "Economic Analysis of the HOY Wireless Test Methodology.", "DBLP authors": ["Yu-Tsao Hsing", "Li-Ming Denq", "Chao-Hsun Chen", "Cheng-Wen Wu"], "year": 2010, "MAG papers": [{"PaperId": 2134203295, "PaperTitle": "economic analysis of the hoy wireless test methodology", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Automatic Test Wrapper Synthesis for a Wireless ATE Platform.", "DBLP authors": ["Chun-Yu Yang", "Ying-Yen Chen", "Sung-Yu Chen", "Jing-Jia Liou"], "year": 2010, "MAG papers": [{"PaperId": 2136842202, "PaperTitle": "automatic test wrapper synthesis for a wireless ate platform", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Feature-Ranking Methodology to Diagnose Design-Silicon Timing Mismatch.", "DBLP authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "year": 2010, "MAG papers": [{"PaperId": 2029875364, "PaperTitle": "feature ranking methodology to diagnose design silicon timing mismatch", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Determination of Dominant-Yield-Loss Mechanism with Volume Diagnosis.", "DBLP authors": ["Manish Sharma", "Chris Schuermyer", "Brady Benware"], "year": 2010, "MAG papers": [{"PaperId": 2048475032, "PaperTitle": "determination of dominant yield loss mechanism with volume diagnosis", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "NSF Workshop on EDA: Past, Present, and Future (Part 2).", "DBLP authors": ["Robert K. Brayton", "Jason Cong"], "year": 2010, "MAG papers": [{"PaperId": 2072211317, "PaperTitle": "nsf workshop on eda past present and future part 2", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california los angeles": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Optical Interconnect for High-End Computer Systems.", "DBLP authors": ["Ron Ho", "Frankie Liu", "Dinesh Patil", "Xuezhe Zheng", "Guoliang Li", "Ivan Shubin", "Elad Alon", "Jon K. Lexau", "Herb Schwetman", "John E. Cunningham", "Ashok V. Krishnamoorthy"], "year": 2010, "MAG papers": [{"PaperId": 2037704509, "PaperTitle": "optical interconnect for high end computer systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"oracle corporation": 11.0}}], "source": "ES"}, {"DBLP title": "Carbon Nanomaterials: The Ideal Interconnect Technology for Next-Generation ICs.", "DBLP authors": ["Hong Li", "Chuan Xu", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2141926400, "PaperTitle": "carbon nanomaterials the ideal interconnect technology for next generation ics", "Year": 2010, "CitationCount": 70, "EstimatedCitation": 102, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Short-Range, Wireless Interconnect within a Computing Chassis: Design Challenges.", "DBLP authors": ["Patrick Yin Chiang", "Sirikarn Woracheewan", "Changhui Hu", "Lei Guo", "Rahul Khanna", "Jay J. Nejedlo", "Huaping Liu"], "year": 2010, "MAG papers": [{"PaperId": 2022857012, "PaperTitle": "short range wireless interconnect within a computing chassis design challenges", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"intel": 2.0, "oregon state university": 5.0}}], "source": "ES"}, {"DBLP title": "Wireless Interconnect and the Potential for Carbon Nanotubes.", "DBLP authors": ["Alireza Nojeh", "A. Ivanov"], "year": 2010, "MAG papers": [{"PaperId": 2000766102, "PaperTitle": "wireless interconnect and the potential for carbon nanotubes", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Global On-Chip Coordination at Light Speed.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Hongyu Zhou", "Li Shang", "Alan Rolf Mickelson", "Dejan Filipovic", "Manish Vachharajani", "Wounjhang Park", "Yihe Sun"], "year": 2010, "MAG papers": [{"PaperId": 2159918958, "PaperTitle": "global on chip coordination at light speed", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of colorado boulder": 8.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Measurement-Based Ring Oscillator Variation Analysis.", "DBLP authors": ["Koh Johguchi", "Akihiro Kaya", "Shinya Izumi", "Hans J\u00fcrgen Mattausch", "Tetsushi Koide", "Norio Sadachika"], "year": 2010, "MAG papers": [{"PaperId": 2048721739, "PaperTitle": "measurement based ring oscillator variation analysis", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"hiroshima university": 4.0, "renesas electronics": 1.0}}], "source": "ES"}, {"DBLP title": "Speeding Up Physical Synthesis with Transactional Timing Analysis.", "DBLP authors": ["David A. Papa", "Michael D. Moffitt", "Charles J. Alpert", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2026111226, "PaperTitle": "speeding up physical synthesis with transactional timing analysis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 2.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Task Mapping for MPSoCs.", "DBLP authors": ["Ewerson Luiz de Souza Carvalho", "Ney Laert Vilar Calazans", "Fernando Gehm Moraes"], "year": 2010, "MAG papers": [{"PaperId": 1982721171, "PaperTitle": "dynamic task mapping for mpsocs", "Year": 2010, "CitationCount": 121, "EstimatedCitation": 175, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Common Language Framework for Next-Generation Embedded Testing.", "DBLP authors": ["Michele Portolan", "Suresh Goyal", "Bradford G. Van Treuren", "Chen-Huan Chiang", "Tapan J. Chakraborty", "Thomas B. Cook"], "year": 2010, "MAG papers": [{"PaperId": 1968078478, "PaperTitle": "a common language framework for next generation embedded testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"bell labs": 6.0}}], "source": "ES"}, {"DBLP title": "BIST to Detect and Characterize Transient and Parametric Failures.", "DBLP authors": ["Alodeep Sanyal", "Syed M. Alam", "Sandip Kundu"], "year": 2010, "MAG papers": [{"PaperId": 2023002923, "PaperTitle": "bist to detect and characterize transient and parametric failures", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 1.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Analog Signature- Driven Postmanufacture Multidimensional Tuning of RF Systems.", "DBLP authors": ["Vishwanath Natarajan", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee", "Ganesh Srinivasan", "Friedrich Taenzler"], "year": 2010, "MAG papers": [{"PaperId": 1999347543, "PaperTitle": "analog signature driven postmanufacture multidimensional tuning of rf systems", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"georgia institute of technology": 4.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Self-Healing Phase-Locked Loops in Deep-Scaled CMOS Technologies.", "DBLP authors": ["Wu-Hsin Chen", "Byunghoo Jung"], "year": 2010, "MAG papers": [{"PaperId": 2074000654, "PaperTitle": "self healing phase locked loops in deep scaled cmos technologies", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Postsilicon Adaptation for Low-Power SRAM under Process Variation.", "DBLP authors": ["Minki Cho", "Jason Schlessman", "Hamid Mahmoodi", "Marilyn Wolf", "Saibal Mukhopadhyay"], "year": 2010, "MAG papers": [{"PaperId": 1992864212, "PaperTitle": "postsilicon adaptation for low power sram under process variation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"princeton university": 1.0, "georgia institute of technology": 3.0, "san francisco state university": 1.0}}], "source": "ES"}, {"DBLP title": "The Dawn of Predictive Chip Yield Design: Along and Beyond the Memory Lane.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Anthony Pelella", "Arthur Tuminaro", "Yuen H. Chan"], "year": 2010, "MAG papers": [{"PaperId": 1966998099, "PaperTitle": "the dawn of predictive chip yield design along and beyond the memory lane", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "A Built-in Method to Repair SoC RAMs in Parallel.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li", "Chih-Sheng Hou"], "year": 2010, "MAG papers": [{"PaperId": 2060071452, "PaperTitle": "a built in method to repair soc rams in parallel", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime Thermal Management Using Software Agents for Multi- and Many-Core Architectures.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Janmartin Jahn", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2050038841, "PaperTitle": "runtime thermal management using software agents for multi and many core architectures", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}]