{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718242123634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718242123637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 22:28:43 2024 " "Processing started: Wed Jun 12 22:28:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718242123637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242123637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242123639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718242124360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718242124361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipoRega.v 1 1 " "Found 1 design units, including 1 entities, in source file tipoRega.v" { { "Info" "ISGN_ENTITY_NAME" "1 tipoRega " "Found entity 1: tipoRega" {  } { { "tipoRega.v" "" { Text "/home/davi/Music/problemaDois/tipoRega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contagemRegressiva.v 1 1 " "Found 1 design units, including 1 entities, in source file contagemRegressiva.v" { { "Info" "ISGN_ENTITY_NAME" "1 contagemRegressiva " "Found entity 1: contagemRegressiva" {  } { { "contagemRegressiva.v" "" { Text "/home/davi/Music/problemaDois/contagemRegressiva.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 3 3 " "Found 3 design units, including 3 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179561 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisorCinco " "Found entity 2: divisorCinco" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179561 ""} { "Info" "ISGN_ENTITY_NAME" "3 divisorDez " "Found entity 3: divisorDez" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 2 2 " "Found 2 design units, including 2 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "debouncer.v" "" { Text "/home/davi/Music/problemaDois/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179563 ""} { "Info" "ISGN_ENTITY_NAME" "2 debouncer " "Found entity 2: debouncer" {  } { { "debouncer.v" "" { Text "/home/davi/Music/problemaDois/debouncer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadores.v 3 3 " "Found 3 design units, including 3 entities, in source file contadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_3 " "Found entity 1: contador_0_3" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179568 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_0_4 " "Found entity 2: contador_0_4" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179568 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador_0_9 " "Found entity 3: contador_0_9" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1 " "Found entity 1: mux_2_1_1" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179571 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_2_1 " "Found entity 2: mux_4_2_1" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179571 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_16_2_4 " "Found entity 3: mux_16_2_4" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179571 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux_1_2_4 " "Found entity 4: demux_1_2_4" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlops.v 1 1 " "Found 1 design units, including 1 entities, in source file flipFlops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopT " "Found entity 1: flipFlopT" {  } { { "flipFlops.v" "" { Text "/home/davi/Music/problemaDois/flipFlops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay " "Found entity 1: decodificadorDisplay" {  } { { "decodificadorDisplay.v" "" { Text "/home/davi/Music/problemaDois/decodificadorDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.v 3 3 " "Found 3 design units, including 3 entities, in source file matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179580 ""} { "Info" "ISGN_ENTITY_NAME" "2 LedMatrizN " "Found entity 2: LedMatrizN" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179580 ""} { "Info" "ISGN_ENTITY_NAME" "3 LedMatrizR " "Found entity 3: LedMatrizR" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718242179580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242179580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alarme main.v(29) " "Verilog HDL Implicit Net warning at main.v(29): created implicit net for \"alarme\"" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nH matriz.v(23) " "Verilog HDL Implicit Net warning at matriz.v(23): created implicit net for \"nH\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nL matriz.v(24) " "Verilog HDL Implicit Net warning at matriz.v(24): created implicit net for \"nL\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nM matriz.v(25) " "Verilog HDL Implicit Net warning at matriz.v(25): created implicit net for \"nM\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nAl matriz.v(26) " "Verilog HDL Implicit Net warning at matriz.v(26): created implicit net for \"nAl\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179581 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L1 matriz.v(41) " "Verilog HDL Implicit Net warning at matriz.v(41): created implicit net for \"L1\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L2 matriz.v(42) " "Verilog HDL Implicit Net warning at matriz.v(42): created implicit net for \"L2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L3 matriz.v(43) " "Verilog HDL Implicit Net warning at matriz.v(43): created implicit net for \"L3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L4 matriz.v(44) " "Verilog HDL Implicit Net warning at matriz.v(44): created implicit net for \"L4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L5 matriz.v(45) " "Verilog HDL Implicit Net warning at matriz.v(45): created implicit net for \"L5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L6 matriz.v(46) " "Verilog HDL Implicit Net warning at matriz.v(46): created implicit net for \"L6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S1 matriz.v(48) " "Verilog HDL Implicit Net warning at matriz.v(48): created implicit net for \"L_S1\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S2 matriz.v(49) " "Verilog HDL Implicit Net warning at matriz.v(49): created implicit net for \"L_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179582 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S3 matriz.v(50) " "Verilog HDL Implicit Net warning at matriz.v(50): created implicit net for \"L_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S4 matriz.v(51) " "Verilog HDL Implicit Net warning at matriz.v(51): created implicit net for \"L_S4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S5 matriz.v(52) " "Verilog HDL Implicit Net warning at matriz.v(52): created implicit net for \"L_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_S6 matriz.v(53) " "Verilog HDL Implicit Net warning at matriz.v(53): created implicit net for \"L_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M1 matriz.v(56) " "Verilog HDL Implicit Net warning at matriz.v(56): created implicit net for \"M1\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M2 matriz.v(57) " "Verilog HDL Implicit Net warning at matriz.v(57): created implicit net for \"M2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M3 matriz.v(58) " "Verilog HDL Implicit Net warning at matriz.v(58): created implicit net for \"M3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M5 matriz.v(59) " "Verilog HDL Implicit Net warning at matriz.v(59): created implicit net for \"M5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M6 matriz.v(60) " "Verilog HDL Implicit Net warning at matriz.v(60): created implicit net for \"M6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S1 matriz.v(62) " "Verilog HDL Implicit Net warning at matriz.v(62): created implicit net for \"M_S1\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S2 matriz.v(63) " "Verilog HDL Implicit Net warning at matriz.v(63): created implicit net for \"M_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S3 matriz.v(64) " "Verilog HDL Implicit Net warning at matriz.v(64): created implicit net for \"M_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S5 matriz.v(65) " "Verilog HDL Implicit Net warning at matriz.v(65): created implicit net for \"M_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S6 matriz.v(66) " "Verilog HDL Implicit Net warning at matriz.v(66): created implicit net for \"M_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 matriz.v(69) " "Verilog HDL Implicit Net warning at matriz.v(69): created implicit net for \"H2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179584 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H3 matriz.v(70) " "Verilog HDL Implicit Net warning at matriz.v(70): created implicit net for \"H3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H5 matriz.v(71) " "Verilog HDL Implicit Net warning at matriz.v(71): created implicit net for \"H5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H6 matriz.v(72) " "Verilog HDL Implicit Net warning at matriz.v(72): created implicit net for \"H6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_S2 matriz.v(74) " "Verilog HDL Implicit Net warning at matriz.v(74): created implicit net for \"H_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_S3 matriz.v(75) " "Verilog HDL Implicit Net warning at matriz.v(75): created implicit net for \"H_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_S5 matriz.v(76) " "Verilog HDL Implicit Net warning at matriz.v(76): created implicit net for \"H_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_S6 matriz.v(77) " "Verilog HDL Implicit Net warning at matriz.v(77): created implicit net for \"H_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 matriz.v(80) " "Verilog HDL Implicit Net warning at matriz.v(80): created implicit net for \"E2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 matriz.v(81) " "Verilog HDL Implicit Net warning at matriz.v(81): created implicit net for \"E3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4 matriz.v(82) " "Verilog HDL Implicit Net warning at matriz.v(82): created implicit net for \"E4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5 matriz.v(83) " "Verilog HDL Implicit Net warning at matriz.v(83): created implicit net for \"E5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E6 matriz.v(84) " "Verilog HDL Implicit Net warning at matriz.v(84): created implicit net for \"E6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 matriz.v(114) " "Verilog HDL Implicit Net warning at matriz.v(114): created implicit net for \"A2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 matriz.v(115) " "Verilog HDL Implicit Net warning at matriz.v(115): created implicit net for \"A3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4 matriz.v(116) " "Verilog HDL Implicit Net warning at matriz.v(116): created implicit net for \"A4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 matriz.v(117) " "Verilog HDL Implicit Net warning at matriz.v(117): created implicit net for \"A6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A7 matriz.v(118) " "Verilog HDL Implicit Net warning at matriz.v(118): created implicit net for \"A7\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S2 matriz.v(120) " "Verilog HDL Implicit Net warning at matriz.v(120): created implicit net for \"A_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S3 matriz.v(121) " "Verilog HDL Implicit Net warning at matriz.v(121): created implicit net for \"A_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S4 matriz.v(122) " "Verilog HDL Implicit Net warning at matriz.v(122): created implicit net for \"A_S4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S6 matriz.v(123) " "Verilog HDL Implicit Net warning at matriz.v(123): created implicit net for \"A_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S7 matriz.v(124) " "Verilog HDL Implicit Net warning at matriz.v(124): created implicit net for \"A_S7\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 matriz.v(127) " "Verilog HDL Implicit Net warning at matriz.v(127): created implicit net for \"G2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G3 matriz.v(128) " "Verilog HDL Implicit Net warning at matriz.v(128): created implicit net for \"G3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G4 matriz.v(129) " "Verilog HDL Implicit Net warning at matriz.v(129): created implicit net for \"G4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G5 matriz.v(130) " "Verilog HDL Implicit Net warning at matriz.v(130): created implicit net for \"G5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G6 matriz.v(131) " "Verilog HDL Implicit Net warning at matriz.v(131): created implicit net for \"G6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S2 matriz.v(133) " "Verilog HDL Implicit Net warning at matriz.v(133): created implicit net for \"G_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S3 matriz.v(134) " "Verilog HDL Implicit Net warning at matriz.v(134): created implicit net for \"G_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S4 matriz.v(135) " "Verilog HDL Implicit Net warning at matriz.v(135): created implicit net for \"G_S4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S5 matriz.v(136) " "Verilog HDL Implicit Net warning at matriz.v(136): created implicit net for \"G_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S6 matriz.v(137) " "Verilog HDL Implicit Net warning at matriz.v(137): created implicit net for \"G_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 matriz.v(140) " "Verilog HDL Implicit Net warning at matriz.v(140): created implicit net for \"O2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O3 matriz.v(141) " "Verilog HDL Implicit Net warning at matriz.v(141): created implicit net for \"O3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O4 matriz.v(142) " "Verilog HDL Implicit Net warning at matriz.v(142): created implicit net for \"O4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O5 matriz.v(143) " "Verilog HDL Implicit Net warning at matriz.v(143): created implicit net for \"O5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O6 matriz.v(144) " "Verilog HDL Implicit Net warning at matriz.v(144): created implicit net for \"O6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSinalA matriz.v(146) " "Verilog HDL Implicit Net warning at matriz.v(146): created implicit net for \"nSinalA\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSinalG matriz.v(147) " "Verilog HDL Implicit Net warning at matriz.v(147): created implicit net for \"nSinalG\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S2 matriz.v(149) " "Verilog HDL Implicit Net warning at matriz.v(149): created implicit net for \"O_S2\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S3 matriz.v(150) " "Verilog HDL Implicit Net warning at matriz.v(150): created implicit net for \"O_S3\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S4 matriz.v(151) " "Verilog HDL Implicit Net warning at matriz.v(151): created implicit net for \"O_S4\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S5 matriz.v(152) " "Verilog HDL Implicit Net warning at matriz.v(152): created implicit net for \"O_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S6 matriz.v(153) " "Verilog HDL Implicit Net warning at matriz.v(153): created implicit net for \"O_S6\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S5 matriz.v(159) " "Verilog HDL Implicit Net warning at matriz.v(159): created implicit net for \"A_S5\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G_S7 matriz.v(161) " "Verilog HDL Implicit Net warning at matriz.v(161): created implicit net for \"G_S7\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O_S7 matriz.v(161) " "Verilog HDL Implicit Net warning at matriz.v(161): created implicit net for \"O_S7\"" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179590 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(21) " "Verilog HDL Instantiation warning at contadores.v(21): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179591 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(22) " "Verilog HDL Instantiation warning at contadores.v(22): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179591 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(23) " "Verilog HDL Instantiation warning at contadores.v(23): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179591 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(47) " "Verilog HDL Instantiation warning at divisor.v(47): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179591 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(19) " "Verilog HDL Instantiation warning at divisor.v(19): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(20) " "Verilog HDL Instantiation warning at divisor.v(20): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(21) " "Verilog HDL Instantiation warning at divisor.v(21): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(22) " "Verilog HDL Instantiation warning at divisor.v(22): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(23) " "Verilog HDL Instantiation warning at divisor.v(23): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(24) " "Verilog HDL Instantiation warning at divisor.v(24): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(25) " "Verilog HDL Instantiation warning at divisor.v(25): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179592 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(26) " "Verilog HDL Instantiation warning at divisor.v(26): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(27) " "Verilog HDL Instantiation warning at divisor.v(27): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(28) " "Verilog HDL Instantiation warning at divisor.v(28): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(29) " "Verilog HDL Instantiation warning at divisor.v(29): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(30) " "Verilog HDL Instantiation warning at divisor.v(30): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(34) " "Verilog HDL Instantiation warning at divisor.v(34): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179593 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(36) " "Verilog HDL Instantiation warning at contadores.v(36): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(37) " "Verilog HDL Instantiation warning at contadores.v(37): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(38) " "Verilog HDL Instantiation warning at contadores.v(38): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(39) " "Verilog HDL Instantiation warning at contadores.v(39): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(58) " "Verilog HDL Instantiation warning at divisor.v(58): instance has no name" {  } { { "divisor.v" "" { Text "/home/davi/Music/problemaDois/divisor.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(27) " "Verilog HDL Instantiation warning at debouncer.v(27): instance has no name" {  } { { "debouncer.v" "" { Text "/home/davi/Music/problemaDois/debouncer.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(28) " "Verilog HDL Instantiation warning at debouncer.v(28): instance has no name" {  } { { "debouncer.v" "" { Text "/home/davi/Music/problemaDois/debouncer.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(19) " "Verilog HDL Instantiation warning at main.v(19): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(33) " "Verilog HDL Instantiation warning at main.v(33): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(22) " "Verilog HDL Instantiation warning at cronometro.v(22): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(23) " "Verilog HDL Instantiation warning at cronometro.v(23): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(24) " "Verilog HDL Instantiation warning at cronometro.v(24): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179595 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(25) " "Verilog HDL Instantiation warning at cronometro.v(25): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(7) " "Verilog HDL Instantiation warning at contadores.v(7): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(8) " "Verilog HDL Instantiation warning at contadores.v(8): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(28) " "Verilog HDL Instantiation warning at cronometro.v(28): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(29) " "Verilog HDL Instantiation warning at cronometro.v(29): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(28) " "Verilog HDL Instantiation warning at multiplexadores.v(28): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(29) " "Verilog HDL Instantiation warning at multiplexadores.v(29): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(30) " "Verilog HDL Instantiation warning at multiplexadores.v(30): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(44) " "Verilog HDL Instantiation warning at multiplexadores.v(44): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(45) " "Verilog HDL Instantiation warning at multiplexadores.v(45): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(46) " "Verilog HDL Instantiation warning at multiplexadores.v(46): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "multiplexadores.v(47) " "Verilog HDL Instantiation warning at multiplexadores.v(47): instance has no name" {  } { { "multiplexadores.v" "" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(32) " "Verilog HDL Instantiation warning at cronometro.v(32): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodificadorDisplay.v(38) " "Verilog HDL Instantiation warning at decodificadorDisplay.v(38): instance has no name" {  } { { "decodificadorDisplay.v" "" { Text "/home/davi/Music/problemaDois/decodificadorDisplay.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(35) " "Verilog HDL Instantiation warning at cronometro.v(35): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(35) " "Verilog HDL Instantiation warning at main.v(35): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(38) " "Verilog HDL Instantiation warning at main.v(38): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(43) " "Verilog HDL Instantiation warning at main.v(43): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(44) " "Verilog HDL Instantiation warning at main.v(44): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(45) " "Verilog HDL Instantiation warning at main.v(45): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179599 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(46) " "Verilog HDL Instantiation warning at main.v(46): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(49) " "Verilog HDL Instantiation warning at main.v(49): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(51) " "Verilog HDL Instantiation warning at main.v(51): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(52) " "Verilog HDL Instantiation warning at main.v(52): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(53) " "Verilog HDL Instantiation warning at main.v(53): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(54) " "Verilog HDL Instantiation warning at main.v(54): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(55) " "Verilog HDL Instantiation warning at main.v(55): instance has no name" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718242179600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718242179745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:comb_3 " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/davi/Music/problemaDois/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorCinco divisorFrequencia:comb_3\|divisorCinco:comb_3 " "Elaborating entity \"divisorCinco\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\"" {  } { { "divisor.v" "comb_3" { Text "/home/davi/Music/problemaDois/divisor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_0_4 divisorFrequencia:comb_3\|divisorCinco:comb_3\|contador_0_4:comb_3 " "Elaborating entity \"contador_0_4\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contador_0_4:comb_3\"" {  } { { "divisor.v" "comb_3" { Text "/home/davi/Music/problemaDois/divisor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179801 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor contadores.v(15) " "Output port \"vetor\" at contadores.v(15) has no driver" {  } { { "contadores.v" "" { Text "/home/davi/Music/problemaDois/contadores.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718242179805 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopT divisorFrequencia:comb_3\|divisorCinco:comb_3\|contador_0_4:comb_3\|flipFlopT:comb_3 " "Elaborating entity \"flipFlopT\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contador_0_4:comb_3\|flipFlopT:comb_3\"" {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_4 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_4\"" {  } { { "main.v" "comb_4" { Text "/home/davi/Music/problemaDois/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopD debouncer:comb_4\|flipFlopD:comb_3 " "Elaborating entity \"flipFlopD\" for hierarchy \"debouncer:comb_4\|flipFlopD:comb_3\"" {  } { { "debouncer.v" "comb_3" { Text "/home/davi/Music/problemaDois/debouncer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tipoRega tipoRega:comb_5 " "Elaborating entity \"tipoRega\" for hierarchy \"tipoRega:comb_5\"" {  } { { "main.v" "comb_5" { Text "/home/davi/Music/problemaDois/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:comb_6 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:comb_6\"" {  } { { "main.v" "comb_6" { Text "/home/davi/Music/problemaDois/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179854 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nivelAtualizado cronometro.v(12) " "Output port \"nivelAtualizado\" at cronometro.v(12) has no driver" {  } { { "cronometro.v" "" { Text "/home/davi/Music/problemaDois/cronometro.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718242179867 "|main|cronometro:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_0_3 cronometro:comb_6\|contador_0_3:comb_7 " "Elaborating entity \"contador_0_3\" for hierarchy \"cronometro:comb_6\|contador_0_3:comb_7\"" {  } { { "cronometro.v" "comb_7" { Text "/home/davi/Music/problemaDois/cronometro.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1_2_4 cronometro:comb_6\|demux_1_2_4:comb_8 " "Elaborating entity \"demux_1_2_4\" for hierarchy \"cronometro:comb_6\|demux_1_2_4:comb_8\"" {  } { { "cronometro.v" "comb_8" { Text "/home/davi/Music/problemaDois/cronometro.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_2_4 cronometro:comb_6\|mux_16_2_4:comb_9 " "Elaborating entity \"mux_16_2_4\" for hierarchy \"cronometro:comb_6\|mux_16_2_4:comb_9\"" {  } { { "cronometro.v" "comb_9" { Text "/home/davi/Music/problemaDois/cronometro.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_2_1 cronometro:comb_6\|mux_16_2_4:comb_9\|mux_4_2_1:comb_3 " "Elaborating entity \"mux_4_2_1\" for hierarchy \"cronometro:comb_6\|mux_16_2_4:comb_9\|mux_4_2_1:comb_3\"" {  } { { "multiplexadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_1 cronometro:comb_6\|mux_16_2_4:comb_9\|mux_4_2_1:comb_3\|mux_2_1_1:comb_3 " "Elaborating entity \"mux_2_1_1\" for hierarchy \"cronometro:comb_6\|mux_16_2_4:comb_9\|mux_4_2_1:comb_3\|mux_2_1_1:comb_3\"" {  } { { "multiplexadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/multiplexadores.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorDisplay cronometro:comb_6\|decodificadorDisplay:comb_10 " "Elaborating entity \"decodificadorDisplay\" for hierarchy \"cronometro:comb_6\|decodificadorDisplay:comb_10\"" {  } { { "cronometro.v" "comb_10" { Text "/home/davi/Music/problemaDois/cronometro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrizN LedMatrizN:comb_7 " "Elaborating entity \"LedMatrizN\" for hierarchy \"LedMatrizN:comb_7\"" {  } { { "main.v" "comb_7" { Text "/home/davi/Music/problemaDois/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179986 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lin_7 matriz.v(21) " "Output port \"lin_7\" at matriz.v(21) has no driver" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718242179993 "|main|LedMatrizN:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop LedMatrizN:comb_7\|dFlipFlop:dff0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"LedMatrizN:comb_7\|dFlipFlop:dff0\"" {  } { { "matriz.v" "dff0" { Text "/home/davi/Music/problemaDois/matriz.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242179995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedMatrizR LedMatrizR:comb_8 " "Elaborating entity \"LedMatrizR\" for hierarchy \"LedMatrizR:comb_8\"" {  } { { "main.v" "comb_8" { Text "/home/davi/Music/problemaDois/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718242180003 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "A_S5 0 matriz.v(159) " "Net \"A_S5\" at matriz.v(159) has no driver or initial value, using a default initial value '0'" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 159 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718242180007 "|main|LedMatrizR:comb_7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_S7 0 matriz.v(161) " "Net \"G_S7\" at matriz.v(161) has no driver or initial value, using a default initial value '0'" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718242180007 "|main|LedMatrizR:comb_7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "O_S7 0 matriz.v(161) " "Net \"O_S7\" at matriz.v(161) has no driver or initial value, using a default initial value '0'" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718242180007 "|main|LedMatrizR:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lin_1 matriz.v(99) " "Output port \"lin_1\" at matriz.v(99) has no driver" {  } { { "matriz.v" "" { Text "/home/davi/Music/problemaDois/matriz.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718242180008 "|main|LedMatrizR:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180099 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180100 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180101 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180101 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180101 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180102 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180103 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180103 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180103 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180103 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180104 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180104 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180105 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180105 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180105 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180105 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180106 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180106 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180106 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180107 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180107 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180108 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180109 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180109 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180115 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180116 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180116 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180117 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180117 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180117 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180118 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180118 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180119 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180119 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180119 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180119 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180121 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180121 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180122 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180122 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180122 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180123 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180124 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180125 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180126 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180126 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180127 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180127 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180128 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180128 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180129 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180129 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180130 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180130 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180131 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180131 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180133 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180134 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180134 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180135 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180135 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_7 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/Music/problemaDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180136 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180136 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_5 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/Music/problemaDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180136 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180137 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_3 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/Music/problemaDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718242180137 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contador_0_4:comb_3|flipFlopT:comb_3"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718242180427 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718242180427 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718242181610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[0\] GND " "Pin \"segmentos\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[1\] GND " "Pin \"segmentos\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[2\] GND " "Pin \"segmentos\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[3\] GND " "Pin \"segmentos\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[4\] GND " "Pin \"segmentos\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[5\] GND " "Pin \"segmentos\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmentos\[6\] VCC " "Pin \"segmentos\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|segmentos[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas\[0\] GND " "Pin \"linhas\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718242181976 "|main|linhas[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718242181976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "main.v" "" { Text "/home/davi/Music/problemaDois/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718242182540 "|main|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718242182540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718242182541 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718242182541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718242182541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718242182541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718242182968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 22:29:42 2024 " "Processing ended: Wed Jun 12 22:29:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718242182968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718242182968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718242182968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718242182968 ""}
