{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404399757776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404399757776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 17:02:37 2014 " "Processing started: Thu Jul 03 17:02:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404399757776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404399757776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portable -c portable " "Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404399757776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404399758027 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399758061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:38 Progress: Loading Portable/pll.qsys " "2014.07.03.17:02:38 Progress: Loading Portable/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399758681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Reading input file " "2014.07.03.17:02:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.07.03.17:02:39 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Parameterizing module clk_0 " "2014.07.03.17:02:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Adding altpll_0 \[altpll 13.0\] " "2014.07.03.17:02:39 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Parameterizing module altpll_0 " "2014.07.03.17:02:39 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Adding altpll_1 \[altpll 13.0\] " "2014.07.03.17:02:39 Progress: Adding altpll_1 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Parameterizing module altpll_1 " "2014.07.03.17:02:39 Progress: Parameterizing module altpll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Building connections " "2014.07.03.17:02:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Parameterizing connections " "2014.07.03.17:02:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:39 Progress: Validating " "2014.07.03.17:02:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399759836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.17:02:40 Progress: Done reading input file " "2014.07.03.17:02:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760011 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399760783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections " "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 3 modules, 4 connections " "Merlin_translator_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 5 modules, 8 connections " "Reset_adaptation_transform: After transform: 5 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 5 modules, 8 connections " "Merlin_mm_transform: After transform: 5 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399761318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399763541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_1: \"pll\" instantiated altpll \"altpll_1\" " "Altpll_1: \"pll\" instantiated altpll \"altpll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399764306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399764312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done pll\" with 4 modules, 9 files, 51079 bytes " "Pll: Done pll\" with 4 modules, 9 files, 51079 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404399764314 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399765180 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UARTCTL UARTCTL.v(14) " "Verilog Module Declaration warning at UARTCTL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UARTCTL\"" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399765183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765186 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(67) " "Verilog HDL Module Instantiation warning at portable.v(67): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404399765188 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "portable portable.v(10) " "Verilog Module Declaration warning at portable.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"portable\"" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399765189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portable.v 1 1 " "Found 1 design units, including 1 entities, in source file portable.v" { { "Info" "ISGN_ENTITY_NAME" "1 portable " "Found entity 1: portable" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pll/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765199 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765199 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_tqa2 " "Found entity 3: pll_altpll_0_altpll_tqa2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765199 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_1_dffpipe_l2c " "Found entity 1: pll_altpll_1_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765202 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_1_stdsync_sv6 " "Found entity 2: pll_altpll_1_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765202 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_1_altpll_k942 " "Found entity 3: pll_altpll_1_altpll_k942" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765202 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_1 " "Found entity 4: pll_altpll_1" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404399765202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404399765202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portable " "Elaborating entity \"portable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404399765231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u0 " "Elaborating entity \"pll\" for hierarchy \"pll:u0\"" {  } { { "portable.v" "u0" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:u0\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\"" {  } { { "db/ip/pll/pll.v" "altpll_0" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_tqa2 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1 " "Elaborating entity \"pll_altpll_0_altpll_tqa2\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1 pll:u0\|pll_altpll_1:altpll_1 " "Elaborating entity \"pll_altpll_1\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\"" {  } { { "db/ip/pll/pll.v" "altpll_1" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_stdsync_sv6 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_1_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "stdsync2" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_dffpipe_l2c pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_1_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "dffpipe3" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_altpll_k942 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1 " "Elaborating entity \"pll_altpll_1_altpll_k942\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "sd1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pll:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pll/pll.v" "rst_controller" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u1 " "Elaborating entity \"uart\" for hierarchy \"uart:u1\"" {  } { { "portable.v" "u1" { Text "C:/altera/projects/Portable/portable.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404399765552 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404399765552 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404399765553 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765553 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765553 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765553 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765553 "|portable|uart:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTCTL UARTCTL:uc1 " "Elaborating entity \"UARTCTL\" for hierarchy \"UARTCTL:uc1\"" {  } { { "portable.v" "uc1" { Text "C:/altera/projects/Portable/portable.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404399765554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nZeros UARTCTL.v(55) " "Verilog HDL or VHDL warning at UARTCTL.v(55): object \"nZeros\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404399765554 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_3 UARTCTL.v(56) " "Verilog HDL or VHDL warning at UARTCTL.v(56): object \"count_3\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404399765555 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SYNC_UART UARTCTL.v(62) " "Verilog HDL Always Construct warning at UARTCTL.v(62): variable \"SYNC_UART\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404399765555 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTCTL.v(94) " "Verilog HDL assignment warning at UARTCTL.v(94): truncated value with size 32 to match size of target (4)" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765555 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTCTL.v(103) " "Verilog HDL assignment warning at UARTCTL.v(103): truncated value with size 32 to match size of target (8)" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404399765555 "|portable|UARTCTL:uc1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404399765945 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 28 -1 0 } } { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1404399765955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1404399765956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_3 GND " "Pin \"out_3\" is stuck at GND" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404399765972 "|portable|out_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1404399765972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404399766067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1404399766190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404399766306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399766306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx1 " "No output dependent on input pin \"rx1\"" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404399766344 "|portable|rx1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404399766344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404399766345 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404399766345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404399766345 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1404399766345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404399766345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404399766369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 17:02:46 2014 " "Processing ended: Thu Jul 03 17:02:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404399766369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404399766369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404399766369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404399766369 ""}
