INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_matrix_multiplication/MP_lab4_matrix_multiplication.srcs/sources_1/new/matrix_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_matrix_multiplication/MP_lab4_matrix_multiplication.srcs/sim_1/new/tb_matrix_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module tb_matrix_multiplication
