#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffeda61fe40 .scope module, "top_tb" "top_tb" 2 19;
 .timescale -9 -12;
v0x7ffeda643810_0 .var "btn_l", 0 0;
v0x7ffeda6438a0_0 .var "btn_r", 0 0;
v0x7ffeda643930_0 .var "clk", 0 0;
v0x7ffeda63a6b0_0 .net "disp_dig", 7 0, v0x7ffeda63c4c0_0;  1 drivers
v0x7ffeda643bc0_0 .net "disp_sel", 3 0, v0x7ffeda63c570_0;  1 drivers
v0x7ffeda643c50_0 .net "leds", 15 0, v0x7ffeda63c1a0_0;  1 drivers
v0x7ffeda643ce0_0 .var "reset", 0 0;
S_0x7ffeda61ffa0 .scope module, "_top" "top" 2 25, 3 1 0, S_0x7ffeda61fe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "btn_l"
    .port_info 3 /INPUT 1 "btn_r"
    .port_info 4 /OUTPUT 16 "leds"
    .port_info 5 /OUTPUT 4 "disp_sel"
    .port_info 6 /OUTPUT 8 "disp_dig"
v0x7ffeda642d40_0 .net "MemMode", 1 0, v0x7ffeda634670_0;  1 drivers
v0x7ffeda642dd0_0 .net "MemWrite", 0 0, v0x7ffeda6347b0_0;  1 drivers
v0x7ffeda642e70_0 .net "btn_l", 0 0, v0x7ffeda643810_0;  1 drivers
v0x7ffeda642f80_0 .net "btn_r", 0 0, v0x7ffeda6438a0_0;  1 drivers
v0x7ffeda643090_0 .net "clk", 0 0, v0x7ffeda643930_0;  1 drivers
v0x7ffeda643120_0 .net "disp_dig", 7 0, v0x7ffeda63c4c0_0;  alias, 1 drivers
v0x7ffeda643230_0 .net "disp_sel", 3 0, v0x7ffeda63c570_0;  alias, 1 drivers
v0x7ffeda643340_0 .net "leds", 15 0, v0x7ffeda63c1a0_0;  alias, 1 drivers
v0x7ffeda643450_0 .net "memAddr", 15 0, L_0x7ffeda6444a0;  1 drivers
v0x7ffeda6435e0_0 .net "memData", 31 0, v0x7ffeda631b00_0;  1 drivers
v0x7ffeda643670_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  1 drivers
v0x7ffeda643700_0 .net "writeMemData", 31 0, L_0x7ffeda644430;  1 drivers
S_0x7ffeda620100 .scope module, "_ex_mem" "exmemory" 3 16, 4 1 0, S_0x7ffeda61ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 2 "MemMode"
    .port_info 4 /INPUT 16 "memAddr"
    .port_info 5 /INPUT 32 "memWriteData"
    .port_info 6 /OUTPUT 32 "memReadData"
P_0x7ffeda6202b0 .param/l "ADDR_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x7ffeda6202f0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
L_0x7ffeda646360 .functor NOT 1, v0x7ffeda643ce0_0, C4<0>, C4<0>, C4<0>;
L_0x7ffeda6463d0 .functor AND 1, L_0x7ffeda646360, v0x7ffeda6347b0_0, C4<1>, C4<1>;
v0x7ffeda631700_0 .net "MemMode", 1 0, v0x7ffeda634670_0;  alias, 1 drivers
v0x7ffeda631790_0 .net "MemWrite", 0 0, v0x7ffeda6347b0_0;  alias, 1 drivers
v0x7ffeda631830_0 .net "RamWrite", 0 0, L_0x7ffeda6463d0;  1 drivers
v0x7ffeda631900_0 .net *"_s0", 0 0, L_0x7ffeda646360;  1 drivers
v0x7ffeda631990_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda631a60_0 .net "memAddr", 15 0, L_0x7ffeda6444a0;  alias, 1 drivers
v0x7ffeda631b00_0 .var "memReadData", 31 0;
v0x7ffeda631bb0_0 .net "memWriteData", 31 0, L_0x7ffeda644430;  alias, 1 drivers
v0x7ffeda631c70_0 .net "ramData", 31 0, L_0x7ffeda646ad0;  1 drivers
v0x7ffeda631da0_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
v0x7ffeda631e30_0 .net "romData", 31 0, L_0x7ffeda6467c0;  1 drivers
E_0x7ffeda61fe10 .event edge, v0x7ffeda631a60_0, v0x7ffeda631700_0, v0x7ffeda631620_0, v0x7ffeda630d70_0;
L_0x7ffeda646870 .part L_0x7ffeda6444a0, 2, 10;
L_0x7ffeda646bc0 .part L_0x7ffeda6444a0, 2, 10;
S_0x7ffeda6204e0 .scope module, "RAM" "ram" 4 38, 5 1 0, S_0x7ffeda620100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 10 "addr"
    .port_info 3 /INPUT 32 "inData"
    .port_info 4 /OUTPUT 32 "outData"
P_0x7ffeda620330 .param/l "ADDR_WIDTH" 0 5 1, +C4<00000000000000000000000000001010>;
P_0x7ffeda620370 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x7ffeda646ad0 .functor BUFZ 32, L_0x7ffeda646910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda620860 .array "RAM", 1023 0, 31 0;
v0x7ffeda620910_0 .net *"_s0", 31 0, L_0x7ffeda646910;  1 drivers
v0x7ffeda6309c0_0 .net *"_s2", 11 0, L_0x7ffeda6469b0;  1 drivers
L_0x105ed54d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda630a80_0 .net *"_s5", 1 0, L_0x105ed54d0;  1 drivers
v0x7ffeda630b30_0 .net "addr", 9 0, L_0x7ffeda646bc0;  1 drivers
v0x7ffeda630c20_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda630cc0_0 .net "inData", 31 0, L_0x7ffeda644430;  alias, 1 drivers
v0x7ffeda630d70_0 .net "outData", 31 0, L_0x7ffeda646ad0;  alias, 1 drivers
v0x7ffeda630e20_0 .net "write", 0 0, L_0x7ffeda6463d0;  alias, 1 drivers
E_0x7ffeda620810 .event posedge, v0x7ffeda630c20_0;
L_0x7ffeda646910 .array/port v0x7ffeda620860, L_0x7ffeda6469b0;
L_0x7ffeda6469b0 .concat [ 10 2 0 0], L_0x7ffeda646bc0, L_0x105ed54d0;
S_0x7ffeda630fa0 .scope module, "ROM" "rom" 4 37, 6 1 0, S_0x7ffeda620100;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr"
    .port_info 1 /OUTPUT 32 "data"
P_0x7ffeda631150 .param/l "ADDR_WIDTH" 0 6 1, +C4<00000000000000000000000000001010>;
P_0x7ffeda631190 .param/l "WIDTH" 0 6 1, +C4<00000000000000000000000000100000>;
L_0x7ffeda6467c0 .functor BUFZ 32, L_0x7ffeda646540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda631300 .array "ROM", 1023 0, 31 0;
v0x7ffeda631390_0 .net *"_s0", 31 0, L_0x7ffeda646540;  1 drivers
v0x7ffeda631430_0 .net *"_s2", 11 0, L_0x7ffeda6465e0;  1 drivers
L_0x105ed5488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda6314c0_0 .net *"_s5", 1 0, L_0x105ed5488;  1 drivers
v0x7ffeda631550_0 .net "addr", 9 0, L_0x7ffeda646870;  1 drivers
v0x7ffeda631620_0 .net "data", 31 0, L_0x7ffeda6467c0;  alias, 1 drivers
L_0x7ffeda646540 .array/port v0x7ffeda631300, L_0x7ffeda6465e0;
L_0x7ffeda6465e0 .concat [ 10 2 0 0], L_0x7ffeda646870, L_0x105ed5488;
S_0x7ffeda631f50 .scope module, "_mips" "mips" 3 14, 7 1 0, S_0x7ffeda61ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "memData"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "MemMode"
    .port_info 5 /OUTPUT 32 "writeMemData"
    .port_info 6 /OUTPUT 16 "memAddr"
    .port_info 7 /INPUT 1 "btn_l"
    .port_info 8 /INPUT 1 "btn_r"
    .port_info 9 /OUTPUT 16 "leds"
    .port_info 10 /OUTPUT 4 "disp_sel"
    .port_info 11 /OUTPUT 8 "disp_dig"
v0x7ffeda641920_0 .net "ALUOP", 4 0, v0x7ffeda6342a0_0;  1 drivers
v0x7ffeda635410_0 .net "ALUSrcA", 1 0, v0x7ffeda634370_0;  1 drivers
v0x7ffeda641a10_0 .net "ALUSrcB", 1 0, v0x7ffeda634410_0;  1 drivers
v0x7ffeda641aa0_0 .net "IRWrite", 0 0, v0x7ffeda6344d0_0;  1 drivers
v0x7ffeda641b30_0 .net "IorD", 0 0, v0x7ffeda634580_0;  1 drivers
v0x7ffeda641c00_0 .net "MemMode", 1 0, v0x7ffeda634670_0;  alias, 1 drivers
v0x7ffeda641cd0_0 .net "MemToReg", 0 0, v0x7ffeda634710_0;  1 drivers
v0x7ffeda641d60_0 .net "MemWrite", 0 0, v0x7ffeda6347b0_0;  alias, 1 drivers
v0x7ffeda641e30_0 .net "PCSource", 1 0, v0x7ffeda634870_0;  1 drivers
v0x7ffeda641f40_0 .net "PCWrite", 0 0, v0x7ffeda634990_0;  1 drivers
v0x7ffeda641fd0_0 .net "PCWriteCond", 0 0, v0x7ffeda634a40_0;  1 drivers
v0x7ffeda6420a0_0 .net "RegDst", 0 0, v0x7ffeda634af0_0;  1 drivers
v0x7ffeda642130_0 .net "RegWrite", 0 0, v0x7ffeda634ba0_0;  1 drivers
v0x7ffeda6421c0_0 .net "aluParamData1", 31 0, v0x7ffeda636e30_0;  1 drivers
v0x7ffeda642250_0 .net "aluParamData2", 31 0, v0x7ffeda637690_0;  1 drivers
v0x7ffeda6422e0_0 .net "aluResult", 31 0, v0x7ffeda632f10_0;  1 drivers
v0x7ffeda642370_0 .net "btn_l", 0 0, v0x7ffeda643810_0;  alias, 1 drivers
v0x7ffeda642500_0 .net "btn_r", 0 0, v0x7ffeda6438a0_0;  alias, 1 drivers
v0x7ffeda642590_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda642620_0 .net "disp_dig", 7 0, v0x7ffeda63c4c0_0;  alias, 1 drivers
v0x7ffeda6426b0_0 .net "disp_sel", 3 0, v0x7ffeda63c570_0;  alias, 1 drivers
v0x7ffeda642740_0 .net "funct", 5 0, L_0x7ffeda643e80;  1 drivers
v0x7ffeda642810_0 .net "leds", 15 0, v0x7ffeda63c1a0_0;  alias, 1 drivers
v0x7ffeda6428a0_0 .net "memAddr", 15 0, L_0x7ffeda6444a0;  alias, 1 drivers
v0x7ffeda642930_0 .net "memData", 31 0, v0x7ffeda631b00_0;  alias, 1 drivers
v0x7ffeda6429c0_0 .net "op", 5 0, L_0x7ffeda643de0;  1 drivers
v0x7ffeda642a50_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
v0x7ffeda642ae0_0 .net "writeMemData", 31 0, L_0x7ffeda644430;  alias, 1 drivers
v0x7ffeda642b70_0 .net "zero", 0 0, L_0x7ffeda646200;  1 drivers
S_0x7ffeda632290 .scope module, "_alu" "alu" 7 31, 8 1 0, S_0x7ffeda631f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "param1"
    .port_info 1 /INPUT 32 "param2"
    .port_info 2 /INPUT 5 "ALUControl"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "aluResult"
P_0x7ffeda632440 .param/l "AND" 0 8 11, C4<00011>;
P_0x7ffeda632480 .param/l "LUI" 0 8 15, C4<00111>;
P_0x7ffeda6324c0 .param/l "NEQ" 0 8 18, C4<01010>;
P_0x7ffeda632500 .param/l "OR" 0 8 10, C4<00001>;
P_0x7ffeda632540 .param/l "ORI" 0 8 16, C4<01000>;
P_0x7ffeda632580 .param/l "SL" 0 8 12, C4<00100>;
P_0x7ffeda6325c0 .param/l "SRA" 0 8 14, C4<00110>;
P_0x7ffeda632600 .param/l "SRL" 0 8 13, C4<00101>;
P_0x7ffeda632640 .param/l "SUB" 0 8 17, C4<01001>;
P_0x7ffeda632680 .param/l "SUM" 0 8 9, C4<00000>;
P_0x7ffeda6326c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0x7ffeda632b50_0 .net "ALUControl", 4 0, v0x7ffeda6342a0_0;  alias, 1 drivers
L_0x105ed53b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffeda632c10_0 .net/2u *"_s0", 31 0, L_0x105ed53b0;  1 drivers
v0x7ffeda632cc0_0 .net *"_s2", 0 0, L_0x7ffeda646160;  1 drivers
L_0x105ed53f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffeda632d70_0 .net/2u *"_s4", 0 0, L_0x105ed53f8;  1 drivers
L_0x105ed5440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffeda632e20_0 .net/2u *"_s6", 0 0, L_0x105ed5440;  1 drivers
v0x7ffeda632f10_0 .var "aluResult", 31 0;
v0x7ffeda632fc0_0 .net "param1", 31 0, v0x7ffeda636e30_0;  alias, 1 drivers
v0x7ffeda633070_0 .net "param2", 31 0, v0x7ffeda637690_0;  alias, 1 drivers
v0x7ffeda633120_0 .net "zero", 0 0, L_0x7ffeda646200;  alias, 1 drivers
E_0x7ffeda632af0 .event edge, v0x7ffeda632b50_0, v0x7ffeda632fc0_0, v0x7ffeda633070_0;
L_0x7ffeda646160 .cmp/eq 32, v0x7ffeda632f10_0, L_0x105ed53b0;
L_0x7ffeda646200 .functor MUXZ 1, L_0x105ed5440, L_0x105ed53f8, L_0x7ffeda646160, C4<>;
S_0x7ffeda6332a0 .scope module, "_controller" "controller" 7 29, 9 1 0, S_0x7ffeda631f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 2 "MemMode"
    .port_info 6 /OUTPUT 1 "PCWriteCond"
    .port_info 7 /OUTPUT 1 "PCWrite"
    .port_info 8 /OUTPUT 2 "PCSource"
    .port_info 9 /OUTPUT 1 "IorD"
    .port_info 10 /OUTPUT 1 "MemToReg"
    .port_info 11 /OUTPUT 1 "IRWrite"
    .port_info 12 /OUTPUT 1 "RegWrite"
    .port_info 13 /OUTPUT 1 "RegDst"
    .port_info 14 /OUTPUT 2 "ALUSrcA"
    .port_info 15 /OUTPUT 2 "ALUSrcB"
    .port_info 16 /OUTPUT 5 "ALUOP"
P_0x7ffedb800000 .param/l "ADD" 0 9 68, C4<100000>;
P_0x7ffedb800040 .param/l "ADDI" 0 9 59, C4<001000>;
P_0x7ffedb800080 .param/l "ADDIU" 0 9 60, C4<001001>;
P_0x7ffedb8000c0 .param/l "ADDU" 0 9 67, C4<100001>;
P_0x7ffedb800100 .param/l "AND" 0 9 71, C4<100100>;
P_0x7ffedb800140 .param/l "BEQ" 0 9 57, C4<000100>;
P_0x7ffedb800180 .param/l "BNE" 0 9 58, C4<000101>;
P_0x7ffedb8001c0 .param/l "BRANCH_COMPLETION" 0 9 40, C4<001011>;
P_0x7ffedb800200 .param/l "DECODE" 0 9 30, C4<000001>;
P_0x7ffedb800240 .param/l "FETCH" 0 9 29, C4<000000>;
P_0x7ffedb800280 .param/l "HALT" 0 9 45, C4<111111>;
P_0x7ffedb8002c0 .param/l "IMM_COMPLETION" 0 9 43, C4<001110>;
P_0x7ffedb800300 .param/l "IMM_EXCUTION" 0 9 42, C4<001101>;
P_0x7ffedb800340 .param/l "J" 0 9 51, C4<000010>;
P_0x7ffedb800380 .param/l "JUMP_COMPLETION" 0 9 41, C4<001100>;
P_0x7ffedb8003c0 .param/l "LB" 0 9 49, C4<100000>;
P_0x7ffedb800400 .param/l "LBU" 0 9 50, C4<100100>;
P_0x7ffedb800440 .param/l "LUI" 0 9 56, C4<001111>;
P_0x7ffedb800480 .param/l "LW" 0 9 48, C4<100011>;
P_0x7ffedb8004c0 .param/l "MEM_ADDR_COMPUTE" 0 9 31, C4<000010>;
P_0x7ffedb800500 .param/l "MEM_READ_SIGNED_BYTE" 0 9 33, C4<000100>;
P_0x7ffedb800540 .param/l "MEM_READ_UNSIGNED_BYTE" 0 9 34, C4<000101>;
P_0x7ffedb800580 .param/l "MEM_READ_WORD" 0 9 32, C4<000011>;
P_0x7ffedb8005c0 .param/l "MEM_WRITE_BACK_TO_REG" 0 9 35, C4<000110>;
P_0x7ffedb800600 .param/l "MEM_WRITE_BYTE" 0 9 37, C4<001000>;
P_0x7ffedb800640 .param/l "MEM_WRITE_WORD" 0 9 36, C4<000111>;
P_0x7ffedb800680 .param/l "OR" 0 9 66, C4<100101>;
P_0x7ffedb8006c0 .param/l "ORI" 0 9 55, C4<001101>;
P_0x7ffedb800700 .param/l "RESET" 0 9 44, C4<111110>;
P_0x7ffedb800740 .param/l "RTYPE" 0 9 52, C4<000000>;
P_0x7ffedb800780 .param/l "RTYPE_COMPLETION" 0 9 39, C4<001010>;
P_0x7ffedb8007c0 .param/l "RTYPE_EXCUTION" 0 9 38, C4<001001>;
P_0x7ffedb800800 .param/l "SB" 0 9 53, C4<101000>;
P_0x7ffedb800840 .param/l "SLL" 0 9 63, C4<000000>;
P_0x7ffedb800880 .param/l "SRA" 0 9 65, C4<000011>;
P_0x7ffedb8008c0 .param/l "SRL" 0 9 64, C4<000010>;
P_0x7ffedb800900 .param/l "SUB" 0 9 69, C4<100010>;
P_0x7ffedb800940 .param/l "SUBU" 0 9 70, C4<100011>;
P_0x7ffedb800980 .param/l "SW" 0 9 54, C4<101011>;
v0x7ffeda6342a0_0 .var "ALUOP", 4 0;
v0x7ffeda634370_0 .var "ALUSrcA", 1 0;
v0x7ffeda634410_0 .var "ALUSrcB", 1 0;
v0x7ffeda6344d0_0 .var "IRWrite", 0 0;
v0x7ffeda634580_0 .var "IorD", 0 0;
v0x7ffeda634670_0 .var "MemMode", 1 0;
v0x7ffeda634710_0 .var "MemToReg", 0 0;
v0x7ffeda6347b0_0 .var "MemWrite", 0 0;
v0x7ffeda634870_0 .var "PCSource", 1 0;
v0x7ffeda634990_0 .var "PCWrite", 0 0;
v0x7ffeda634a40_0 .var "PCWriteCond", 0 0;
v0x7ffeda634af0_0 .var "RegDst", 0 0;
v0x7ffeda634ba0_0 .var "RegWrite", 0 0;
v0x7ffeda634c50_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda634ce0_0 .net "funct", 5 0, L_0x7ffeda643e80;  alias, 1 drivers
v0x7ffeda634d90_0 .var "nextState", 5 0;
v0x7ffeda634e40_0 .net "op", 5 0, L_0x7ffeda643de0;  alias, 1 drivers
v0x7ffeda634fd0_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
v0x7ffeda635080_0 .var "state", 5 0;
E_0x7ffeda634260 .event edge, v0x7ffeda635080_0, v0x7ffeda634e40_0, v0x7ffeda634ce0_0;
S_0x7ffeda635240 .scope module, "_datapath" "datapath" 7 26, 10 1 0, S_0x7ffeda631f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "PCWriteCond"
    .port_info 3 /INPUT 1 "PCWrite"
    .port_info 4 /INPUT 2 "PCSource"
    .port_info 5 /INPUT 1 "IorD"
    .port_info 6 /INPUT 1 "MemToReg"
    .port_info 7 /INPUT 1 "IRWrite"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 2 "ALUSrcA"
    .port_info 11 /INPUT 2 "ALUSrcB"
    .port_info 12 /INPUT 1 "zero"
    .port_info 13 /INPUT 32 "aluResult"
    .port_info 14 /INPUT 32 "memData"
    .port_info 15 /OUTPUT 6 "op"
    .port_info 16 /OUTPUT 6 "funct"
    .port_info 17 /OUTPUT 32 "aluParamData1"
    .port_info 18 /OUTPUT 32 "aluParamData2"
    .port_info 19 /OUTPUT 32 "writeMemData"
    .port_info 20 /OUTPUT 16 "memAddr"
    .port_info 21 /INPUT 1 "btn_l"
    .port_info 22 /INPUT 1 "btn_r"
    .port_info 23 /OUTPUT 16 "leds"
    .port_info 24 /OUTPUT 4 "disp_sel"
    .port_info 25 /OUTPUT 8 "disp_dig"
L_0x7ffeda63a740 .functor AND 1, v0x7ffeda634a40_0, L_0x7ffeda646200, C4<1>, C4<1>;
L_0x7ffeda643d70 .functor OR 1, L_0x7ffeda63a740, v0x7ffeda634990_0, C4<0>, C4<0>;
L_0x7ffeda644430 .functor BUFZ 32, v0x7ffeda638b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63f260_0 .net "ALUSrcA", 1 0, v0x7ffeda634370_0;  alias, 1 drivers
v0x7ffeda63f350_0 .net "ALUSrcB", 1 0, v0x7ffeda634410_0;  alias, 1 drivers
v0x7ffeda63f420_0 .net "IRWrite", 0 0, v0x7ffeda6344d0_0;  alias, 1 drivers
v0x7ffeda63f4f0_0 .net "IorD", 0 0, v0x7ffeda634580_0;  alias, 1 drivers
v0x7ffeda63f5c0_0 .net "MemToReg", 0 0, v0x7ffeda634710_0;  alias, 1 drivers
v0x7ffeda63f6d0_0 .net "PCSource", 1 0, v0x7ffeda634870_0;  alias, 1 drivers
v0x7ffeda63f7a0_0 .net "PCWrite", 0 0, v0x7ffeda634990_0;  alias, 1 drivers
v0x7ffeda63f830_0 .net "PCWriteCond", 0 0, v0x7ffeda634a40_0;  alias, 1 drivers
v0x7ffeda63f8c0_0 .net "RealPCWrite", 0 0, L_0x7ffeda643d70;  1 drivers
v0x7ffeda63f9d0_0 .net "RegDst", 0 0, v0x7ffeda634af0_0;  alias, 1 drivers
v0x7ffeda63faa0_0 .net "RegWrite", 0 0, v0x7ffeda634ba0_0;  alias, 1 drivers
v0x7ffeda63fb70_0 .net *"_s0", 0 0, L_0x7ffeda63a740;  1 drivers
L_0x105ed51b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffeda63fc00_0 .net/2u *"_s30", 15 0, L_0x105ed51b8;  1 drivers
L_0x105ed5320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda63fc90_0 .net/2u *"_s38", 1 0, L_0x105ed5320;  1 drivers
v0x7ffeda63fd20_0 .net "aluOut", 31 0, v0x7ffeda637d70_0;  1 drivers
v0x7ffeda63fdf0_0 .net "aluParamData1", 31 0, v0x7ffeda636e30_0;  alias, 1 drivers
v0x7ffeda63fec0_0 .net "aluParamData2", 31 0, v0x7ffeda637690_0;  alias, 1 drivers
v0x7ffeda640090_0 .net "aluResult", 31 0, v0x7ffeda632f10_0;  alias, 1 drivers
v0x7ffeda640120_0 .net "btn_l", 0 0, v0x7ffeda643810_0;  alias, 1 drivers
v0x7ffeda6401b0_0 .net "btn_r", 0 0, v0x7ffeda6438a0_0;  alias, 1 drivers
v0x7ffeda640280_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda640310_0 .net "currentInsAddr", 15 0, v0x7ffeda63a8e0_0;  1 drivers
v0x7ffeda6403a0_0 .net "dataFromReg1", 31 0, L_0x7ffeda6449c0;  1 drivers
v0x7ffeda640470_0 .net "dataFromReg2", 31 0, L_0x7ffeda644bf0;  1 drivers
v0x7ffeda640540_0 .net "disp_dig", 7 0, v0x7ffeda63c4c0_0;  alias, 1 drivers
v0x7ffeda640610_0 .net "disp_sel", 3 0, v0x7ffeda63c570_0;  alias, 1 drivers
v0x7ffeda6406e0_0 .net "extendedImm", 31 0, L_0x7ffeda645590;  1 drivers
v0x7ffeda640770_0 .net "extendedImmx4", 31 0, L_0x7ffeda645a30;  1 drivers
v0x7ffeda640840_0 .net "funct", 5 0, L_0x7ffeda643e80;  alias, 1 drivers
v0x7ffeda6408d0_0 .net "immFromInstr", 15 0, L_0x7ffeda6441b0;  1 drivers
v0x7ffeda640960_0 .net "instruction", 31 0, v0x7ffeda639860_0;  1 drivers
v0x7ffeda640a30_0 .net "jumpAddrFromInstr", 25 0, L_0x7ffeda644390;  1 drivers
v0x7ffeda640ac0_0 .net "jumpAddrFromInstrx4", 27 0, L_0x7ffeda645b70;  1 drivers
v0x7ffeda63ff50_0 .net "leds", 15 0, v0x7ffeda63c1a0_0;  alias, 1 drivers
v0x7ffeda640d50_0 .net "memAddr", 15 0, L_0x7ffeda6444a0;  alias, 1 drivers
v0x7ffeda640e20_0 .net "memData", 31 0, v0x7ffeda631b00_0;  alias, 1 drivers
v0x7ffeda640eb0_0 .net "memDataInReg", 31 0, v0x7ffeda639ef0_0;  1 drivers
v0x7ffeda640f80_0 .net "nextInsAddr", 15 0, v0x7ffeda63f060_0;  1 drivers
v0x7ffeda641010_0 .net "op", 5 0, L_0x7ffeda643de0;  alias, 1 drivers
v0x7ffeda6410a0_0 .net "regAddr1FromInstr", 4 0, L_0x7ffeda643fa0;  1 drivers
v0x7ffeda641130_0 .net "regAddr2FromInstr", 4 0, L_0x7ffeda644040;  1 drivers
v0x7ffeda6411c0_0 .net "regAddr3FromInstr", 4 0, L_0x7ffeda6440e0;  1 drivers
v0x7ffeda641250_0 .net "regData1", 31 0, v0x7ffeda638480_0;  1 drivers
v0x7ffeda641320_0 .net "regData2", 31 0, v0x7ffeda638b20_0;  1 drivers
v0x7ffeda6413f0_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
v0x7ffeda641480_0 .net "writeMemData", 31 0, L_0x7ffeda644430;  alias, 1 drivers
v0x7ffeda641550_0 .net "writeRegAddr", 4 0, L_0x7ffeda6446e0;  1 drivers
v0x7ffeda641620_0 .net "writeRegData", 31 0, L_0x7ffeda644fa0;  1 drivers
v0x7ffeda6416f0_0 .net "zero", 0 0, L_0x7ffeda646200;  alias, 1 drivers
E_0x7ffeda634030/0 .event edge, v0x7ffeda63a850_0, v0x7ffeda634870_0, v0x7ffeda63a7b0_0, v0x7ffeda6390b0_0;
E_0x7ffeda634030/1 .event edge, v0x7ffeda632f10_0, v0x7ffeda637d70_0, v0x7ffeda636d10_0, v0x7ffeda631a60_0;
E_0x7ffeda634030/2 .event edge, v0x7ffeda631b00_0, v0x7ffeda639ef0_0, v0x7ffeda63dc10_0, v0x7ffeda63dca0_0;
E_0x7ffeda634030/3 .event edge, v0x7ffeda638350_0, v0x7ffeda6389c0_0, v0x7ffeda632fc0_0, v0x7ffeda633070_0;
E_0x7ffeda634030/4 .event edge, v0x7ffeda634370_0, v0x7ffeda634410_0;
E_0x7ffeda634030 .event/or E_0x7ffeda634030/0, E_0x7ffeda634030/1, E_0x7ffeda634030/2, E_0x7ffeda634030/3, E_0x7ffeda634030/4;
L_0x7ffeda643de0 .part v0x7ffeda639860_0, 26, 6;
L_0x7ffeda643e80 .part v0x7ffeda639860_0, 0, 6;
L_0x7ffeda643fa0 .part v0x7ffeda639860_0, 21, 5;
L_0x7ffeda644040 .part v0x7ffeda639860_0, 16, 5;
L_0x7ffeda6440e0 .part v0x7ffeda639860_0, 11, 5;
L_0x7ffeda6441b0 .part v0x7ffeda639860_0, 0, 16;
L_0x7ffeda644390 .part v0x7ffeda639860_0, 0, 26;
L_0x7ffeda644640 .part v0x7ffeda637d70_0, 0, 16;
L_0x7ffeda645160 .concat [ 16 16 0 0], v0x7ffeda63a8e0_0, L_0x105ed51b8;
L_0x7ffeda645cd0 .concat [ 26 2 0 0], L_0x7ffeda644390, L_0x105ed5320;
L_0x7ffeda645e30 .part v0x7ffeda632f10_0, 0, 16;
L_0x7ffeda645fb0 .part v0x7ffeda637d70_0, 0, 16;
L_0x7ffeda646050 .part L_0x7ffeda645b70, 0, 16;
S_0x7ffeda6357e0 .scope module, "extended_imm_left_shift2" "leftshift2" 10 111, 11 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src"
    .port_info 1 /OUTPUT 32 "out"
P_0x7ffeda635940 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
v0x7ffeda635aa0_0 .net *"_s2", 29 0, L_0x7ffeda645910;  1 drivers
L_0x105ed5248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda635b60_0 .net *"_s4", 1 0, L_0x105ed5248;  1 drivers
v0x7ffeda635c00_0 .net "out", 31 0, L_0x7ffeda645a30;  alias, 1 drivers
v0x7ffeda635c90_0 .net "src", 31 0, L_0x7ffeda645590;  alias, 1 drivers
L_0x7ffeda645910 .part L_0x7ffeda645590, 0, 30;
L_0x7ffeda645a30 .concat [ 2 30 0 0], L_0x105ed5248, L_0x7ffeda645910;
S_0x7ffeda635d30 .scope module, "imm_extend" "signextend" 10 110, 12 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "srcImm"
    .port_info 1 /OUTPUT 32 "res"
v0x7ffeda635f10_0 .net *"_s1", 0 0, L_0x7ffeda645300;  1 drivers
v0x7ffeda635fd0_0 .net *"_s2", 15 0, L_0x7ffeda6453a0;  1 drivers
v0x7ffeda636080_0 .net "res", 31 0, L_0x7ffeda645590;  alias, 1 drivers
v0x7ffeda636150_0 .net "srcImm", 15 0, L_0x7ffeda6441b0;  alias, 1 drivers
L_0x7ffeda645300 .part L_0x7ffeda6441b0, 15, 1;
LS_0x7ffeda6453a0_0_0 .concat [ 1 1 1 1], L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300;
LS_0x7ffeda6453a0_0_4 .concat [ 1 1 1 1], L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300;
LS_0x7ffeda6453a0_0_8 .concat [ 1 1 1 1], L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300;
LS_0x7ffeda6453a0_0_12 .concat [ 1 1 1 1], L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300, L_0x7ffeda645300;
L_0x7ffeda6453a0 .concat [ 4 4 4 4], LS_0x7ffeda6453a0_0_0, LS_0x7ffeda6453a0_0_4, LS_0x7ffeda6453a0_0_8, LS_0x7ffeda6453a0_0_12;
L_0x7ffeda645590 .concat [ 16 16 0 0], L_0x7ffeda6441b0, L_0x7ffeda6453a0;
S_0x7ffeda636220 .scope module, "jump_addr_left_shift2" "leftshift2" 10 113, 11 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "src"
    .port_info 1 /OUTPUT 28 "out"
P_0x7ffeda6363f0 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000011100>;
v0x7ffeda636540_0 .net *"_s2", 25 0, L_0x7ffeda645ad0;  1 drivers
L_0x105ed52d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda6365f0_0 .net *"_s4", 1 0, L_0x105ed52d8;  1 drivers
v0x7ffeda636690_0 .net "out", 27 0, L_0x7ffeda645b70;  alias, 1 drivers
v0x7ffeda636720_0 .net "src", 27 0, L_0x7ffeda645cd0;  1 drivers
L_0x7ffeda645ad0 .part L_0x7ffeda645cd0, 0, 26;
L_0x7ffeda645b70 .concat [ 2 26 0 0], L_0x105ed52d8, L_0x7ffeda645ad0;
S_0x7ffeda6367c0 .scope module, "mips_alu_src1" "mux4" 10 109, 13 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 32 "data3"
    .port_info 3 /INPUT 32 "data4"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 32 "out"
P_0x7ffeda636970 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x7ffeda636bb0_0 .net "data1", 31 0, L_0x7ffeda645160;  1 drivers
v0x7ffeda636c70_0 .net "data2", 31 0, v0x7ffeda638480_0;  alias, 1 drivers
v0x7ffeda636d10_0 .net "data3", 31 0, v0x7ffeda639860_0;  alias, 1 drivers
L_0x105ed5200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffeda636da0_0 .net "data4", 31 0, L_0x105ed5200;  1 drivers
v0x7ffeda636e30_0 .var "out", 31 0;
v0x7ffeda636f00_0 .net "select", 1 0, v0x7ffeda634370_0;  alias, 1 drivers
E_0x7ffeda636b50/0 .event edge, v0x7ffeda634370_0, v0x7ffeda636bb0_0, v0x7ffeda636c70_0, v0x7ffeda636d10_0;
E_0x7ffeda636b50/1 .event edge, v0x7ffeda636da0_0;
E_0x7ffeda636b50 .event/or E_0x7ffeda636b50/0, E_0x7ffeda636b50/1;
S_0x7ffeda637020 .scope module, "mips_alu_src2" "mux4" 10 112, 13 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 32 "data3"
    .port_info 3 /INPUT 32 "data4"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 32 "out"
P_0x7ffeda637210 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x7ffeda637410_0 .net "data1", 31 0, v0x7ffeda638b20_0;  alias, 1 drivers
L_0x105ed5290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffeda6374d0_0 .net "data2", 31 0, L_0x105ed5290;  1 drivers
v0x7ffeda637570_0 .net "data3", 31 0, L_0x7ffeda645590;  alias, 1 drivers
v0x7ffeda637600_0 .net "data4", 31 0, L_0x7ffeda645a30;  alias, 1 drivers
v0x7ffeda637690_0 .var "out", 31 0;
v0x7ffeda637760_0 .net "select", 1 0, v0x7ffeda634410_0;  alias, 1 drivers
E_0x7ffeda6373a0/0 .event edge, v0x7ffeda634410_0, v0x7ffeda637410_0, v0x7ffeda6374d0_0, v0x7ffeda635c90_0;
E_0x7ffeda6373a0/1 .event edge, v0x7ffeda635c00_0;
E_0x7ffeda6373a0 .event/or E_0x7ffeda6373a0/0, E_0x7ffeda6373a0/1;
S_0x7ffeda637890 .scope module, "mips_aluresult_reg" "dff" 10 104, 14 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7ffeda637a40 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x7ffeda637b60_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda637c00_0 .net "d", 31 0, v0x7ffeda632f10_0;  alias, 1 drivers
L_0x105ed5098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffeda637cc0_0 .net "en", 0 0, L_0x105ed5098;  1 drivers
v0x7ffeda637d70_0 .var "q", 31 0;
v0x7ffeda637e10_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda637f80 .scope module, "mips_dff_a" "dff" 10 107, 14 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7ffeda638130 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x7ffeda638230_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda638350_0 .net "d", 31 0, L_0x7ffeda6449c0;  alias, 1 drivers
L_0x105ed5128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffeda6383f0_0 .net "en", 0 0, L_0x105ed5128;  1 drivers
v0x7ffeda638480_0 .var "q", 31 0;
v0x7ffeda638530_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda638670 .scope module, "mips_dff_b" "dff" 10 108, 14 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7ffeda638820 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x7ffeda638920_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda6389c0_0 .net "d", 31 0, L_0x7ffeda644bf0;  alias, 1 drivers
L_0x105ed5170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffeda638a70_0 .net "en", 0 0, L_0x105ed5170;  1 drivers
v0x7ffeda638b20_0 .var "q", 31 0;
v0x7ffeda638be0_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda638d80 .scope module, "mips_instr_addr_src" "mux2" 10 98, 15 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data1"
    .port_info 1 /INPUT 16 "data2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 16 "out"
P_0x7ffeda6371d0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000010000>;
v0x7ffeda6390b0_0 .net "data1", 15 0, v0x7ffeda63a8e0_0;  alias, 1 drivers
v0x7ffeda639160_0 .net "data2", 15 0, L_0x7ffeda644640;  1 drivers
v0x7ffeda639200_0 .net "out", 15 0, L_0x7ffeda6444a0;  alias, 1 drivers
v0x7ffeda639290_0 .net "select", 0 0, v0x7ffeda634580_0;  alias, 1 drivers
L_0x7ffeda6444a0 .functor MUXZ 16, v0x7ffeda63a8e0_0, L_0x7ffeda644640, v0x7ffeda634580_0, C4<>;
S_0x7ffeda639350 .scope module, "mips_instr_reg" "dff" 10 103, 14 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7ffeda639500 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x7ffeda639630_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda6396d0_0 .net "d", 31 0, v0x7ffeda631b00_0;  alias, 1 drivers
v0x7ffeda639790_0 .net "en", 0 0, v0x7ffeda6344d0_0;  alias, 1 drivers
v0x7ffeda639860_0 .var "q", 31 0;
v0x7ffeda639910_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda639a30 .scope module, "mips_mem_reg" "dff" 10 105, 14 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7ffeda639be0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x7ffeda639ce0_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda639d80_0 .net "d", 31 0, v0x7ffeda631b00_0;  alias, 1 drivers
L_0x105ed50e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffeda639e60_0 .net "en", 0 0, L_0x105ed50e0;  1 drivers
v0x7ffeda639ef0_0 .var "q", 31 0;
v0x7ffeda639fa0_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda63a0f0 .scope module, "mips_pc" "PC" 10 97, 16 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "next_ins"
    .port_info 3 /INPUT 1 "PCWrite"
    .port_info 4 /OUTPUT 16 "ins"
v0x7ffeda63aa90_0 .net "PCWrite", 0 0, L_0x7ffeda643d70;  alias, 1 drivers
v0x7ffeda63ab40_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda63abd0_0 .net "ins", 15 0, v0x7ffeda63a8e0_0;  alias, 1 drivers
v0x7ffeda63aca0_0 .net "next_ins", 15 0, v0x7ffeda63f060_0;  alias, 1 drivers
v0x7ffeda63ad30_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda63a320 .scope module, "_pc" "dff" 16 8, 14 1 0, S_0x7ffeda63a0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /OUTPUT 16 "q"
P_0x7ffeda63a4d0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000010000>;
v0x7ffeda63a620_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda63a7b0_0 .net "d", 15 0, v0x7ffeda63f060_0;  alias, 1 drivers
v0x7ffeda63a850_0 .net "en", 0 0, L_0x7ffeda643d70;  alias, 1 drivers
v0x7ffeda63a8e0_0 .var "q", 15 0;
v0x7ffeda63a970_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda63af30 .scope module, "mips_reg" "regfile" 10 100, 17 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 5 "readAddr1"
    .port_info 4 /INPUT 5 "readAddr2"
    .port_info 5 /INPUT 5 "writeAddr"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /OUTPUT 32 "readData1"
    .port_info 8 /OUTPUT 32 "readData2"
    .port_info 9 /INPUT 1 "btn_l"
    .port_info 10 /INPUT 1 "btn_r"
    .port_info 11 /OUTPUT 16 "leds"
    .port_info 12 /OUTPUT 4 "disp_sel"
    .port_info 13 /OUTPUT 8 "disp_dig"
P_0x7ffeda63b090 .param/l "ADDR_WIDTH" 0 17 1, +C4<00000000000000000000000000000101>;
P_0x7ffeda63b0d0 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
L_0x7ffeda6449c0 .functor BUFZ 32, L_0x7ffeda644880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ffeda644bf0 .functor BUFZ 32, L_0x7ffeda644a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63c8d0_11 .array/port v0x7ffeda63c8d0, 11;
L_0x7ffeda644ca0 .functor BUFZ 32, v0x7ffeda63c8d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63c8d0_12 .array/port v0x7ffeda63c8d0, 12;
L_0x7ffeda644d50 .functor BUFZ 32, v0x7ffeda63c8d0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63c8d0_13 .array/port v0x7ffeda63c8d0, 13;
L_0x7ffeda644e00 .functor BUFZ 32, v0x7ffeda63c8d0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63c8d0_26 .array/port v0x7ffeda63c8d0, 26;
L_0x7ffeda644eb0 .functor BUFZ 32, v0x7ffeda63c8d0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffeda63c800_0 .net "IOState", 31 0, v0x7ffeda63b5b0_0;  1 drivers
v0x7ffeda63c8d0 .array "MEM", 31 0, 31 0;
v0x7ffeda63cc20_0 .net *"_s0", 31 0, L_0x7ffeda644880;  1 drivers
v0x7ffeda63cce0_0 .net *"_s10", 6 0, L_0x7ffeda644ad0;  1 drivers
L_0x105ed5050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda63cd90_0 .net *"_s13", 1 0, L_0x105ed5050;  1 drivers
v0x7ffeda63ce80_0 .net *"_s2", 6 0, L_0x7ffeda644920;  1 drivers
L_0x105ed5008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffeda63cf30_0 .net *"_s5", 1 0, L_0x105ed5008;  1 drivers
v0x7ffeda63cfe0_0 .net *"_s8", 31 0, L_0x7ffeda644a30;  1 drivers
v0x7ffeda63d090_0 .net "blank", 31 0, L_0x7ffeda644eb0;  1 drivers
v0x7ffeda63d1c0_0 .net "btn_l", 0 0, v0x7ffeda643810_0;  alias, 1 drivers
v0x7ffeda63d250_0 .net "btn_r", 0 0, v0x7ffeda6438a0_0;  alias, 1 drivers
v0x7ffeda63d2e0_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda63d370_0 .net "disp_dig", 7 0, v0x7ffeda63c4c0_0;  alias, 1 drivers
v0x7ffeda63d420_0 .net "disp_sel", 3 0, v0x7ffeda63c570_0;  alias, 1 drivers
v0x7ffeda63d4d0_0 .net "leds", 15 0, v0x7ffeda63c1a0_0;  alias, 1 drivers
v0x7ffeda63d580_0 .net "num1", 31 0, L_0x7ffeda644ca0;  1 drivers
v0x7ffeda63d630_0 .net "num2", 31 0, L_0x7ffeda644d50;  1 drivers
v0x7ffeda63d7e0_0 .net "num3", 31 0, L_0x7ffeda644e00;  1 drivers
v0x7ffeda63d870_0 .net "readAddr1", 4 0, L_0x7ffeda643fa0;  alias, 1 drivers
v0x7ffeda63d900_0 .net "readAddr2", 4 0, L_0x7ffeda644040;  alias, 1 drivers
v0x7ffeda63d990_0 .net "readData1", 31 0, L_0x7ffeda6449c0;  alias, 1 drivers
v0x7ffeda63da20_0 .net "readData2", 31 0, L_0x7ffeda644bf0;  alias, 1 drivers
v0x7ffeda63dad0_0 .net "regWrite", 0 0, v0x7ffeda634ba0_0;  alias, 1 drivers
v0x7ffeda63db80_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
v0x7ffeda63dc10_0 .net "writeAddr", 4 0, L_0x7ffeda6446e0;  alias, 1 drivers
v0x7ffeda63dca0_0 .net "writeData", 31 0, L_0x7ffeda644fa0;  alias, 1 drivers
L_0x7ffeda644880 .array/port v0x7ffeda63c8d0, L_0x7ffeda644920;
L_0x7ffeda644920 .concat [ 5 2 0 0], L_0x7ffeda643fa0, L_0x105ed5008;
L_0x7ffeda644a30 .array/port v0x7ffeda63c8d0, L_0x7ffeda644ad0;
L_0x7ffeda644ad0 .concat [ 5 2 0 0], L_0x7ffeda644040, L_0x105ed5050;
S_0x7ffeda63b3d0 .scope module, "_btn" "button" 17 43, 18 1 0, S_0x7ffeda63af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "btn_l"
    .port_info 3 /INPUT 1 "btn_r"
    .port_info 4 /OUTPUT 32 "IOState"
v0x7ffeda63b5b0_0 .var "IOState", 31 0;
v0x7ffeda63b660_0 .net "btn_l", 0 0, v0x7ffeda643810_0;  alias, 1 drivers
v0x7ffeda63b700_0 .net "btn_r", 0 0, v0x7ffeda6438a0_0;  alias, 1 drivers
v0x7ffeda63b7b0_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda63b840_0 .net "reset", 0 0, v0x7ffeda643ce0_0;  alias, 1 drivers
S_0x7ffeda63b990 .scope module, "dis" "display" 17 44, 19 1 0, S_0x7ffeda63af30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "blank"
    .port_info 2 /INPUT 32 "num1"
    .port_info 3 /INPUT 32 "num2"
    .port_info 4 /INPUT 32 "num3"
    .port_info 5 /OUTPUT 16 "led"
    .port_info 6 /OUTPUT 4 "sel"
    .port_info 7 /OUTPUT 8 "seg"
P_0x7ffeda63bb40 .param/l "led_interval" 0 19 18, +C4<000000001001100010010110011111111>;
P_0x7ffeda63bb80 .param/l "update_interval" 0 19 16, +C4<000000000000001111010000100011111>;
v0x7ffeda63bc00_0 .net "blank", 31 0, L_0x7ffeda644eb0;  alias, 1 drivers
v0x7ffeda63beb0_0 .net "clk", 0 0, v0x7ffeda643930_0;  alias, 1 drivers
v0x7ffeda63bf50_0 .var "cursel", 1 0;
v0x7ffeda63c000_0 .var "cursel_0", 1 0;
v0x7ffeda63c0b0_0 .var "dat", 7 0;
v0x7ffeda63c1a0_0 .var "led", 15 0;
v0x7ffeda63c250_0 .net "num1", 31 0, L_0x7ffeda644ca0;  alias, 1 drivers
v0x7ffeda63c300_0 .net "num2", 31 0, L_0x7ffeda644d50;  alias, 1 drivers
v0x7ffeda63c3b0_0 .net "num3", 31 0, L_0x7ffeda644e00;  alias, 1 drivers
v0x7ffeda63c4c0_0 .var "seg", 7 0;
v0x7ffeda63c570_0 .var "sel", 3 0;
v0x7ffeda63c620_0 .var/i "selcnt_1", 31 0;
v0x7ffeda63c6d0_0 .var/i "selcnt_2", 31 0;
E_0x7ffeda63be00 .event edge, v0x7ffeda63c0b0_0;
E_0x7ffeda63be30 .event edge, v0x7ffeda63bf50_0, v0x7ffeda63c250_0, v0x7ffeda63c300_0, v0x7ffeda63c3b0_0;
S_0x7ffeda63de90 .scope module, "mips_reg_write_addr_src" "mux2" 10 99, 15 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data1"
    .port_info 1 /INPUT 5 "data2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
P_0x7ffeda63e040 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000000101>;
v0x7ffeda63e1c0_0 .net "data1", 4 0, L_0x7ffeda644040;  alias, 1 drivers
v0x7ffeda63e250_0 .net "data2", 4 0, L_0x7ffeda6440e0;  alias, 1 drivers
v0x7ffeda63e2e0_0 .net "out", 4 0, L_0x7ffeda6446e0;  alias, 1 drivers
v0x7ffeda63e370_0 .net "select", 0 0, v0x7ffeda634af0_0;  alias, 1 drivers
L_0x7ffeda6446e0 .functor MUXZ 5, L_0x7ffeda644040, L_0x7ffeda6440e0, v0x7ffeda634af0_0, C4<>;
S_0x7ffeda63e420 .scope module, "mips_reg_write_data_src" "mux2" 10 106, 15 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x7ffeda63e5d0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x7ffeda63e750_0 .net "data1", 31 0, v0x7ffeda637d70_0;  alias, 1 drivers
v0x7ffeda63e820_0 .net "data2", 31 0, v0x7ffeda639ef0_0;  alias, 1 drivers
v0x7ffeda63e8b0_0 .net "out", 31 0, L_0x7ffeda644fa0;  alias, 1 drivers
v0x7ffeda63e940_0 .net "select", 0 0, v0x7ffeda634710_0;  alias, 1 drivers
L_0x7ffeda644fa0 .functor MUXZ 32, v0x7ffeda637d70_0, v0x7ffeda639ef0_0, v0x7ffeda634710_0, C4<>;
S_0x7ffeda63ea00 .scope module, "next_instr_src" "mux4" 10 114, 13 1 0, S_0x7ffeda635240;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data1"
    .port_info 1 /INPUT 16 "data2"
    .port_info 2 /INPUT 16 "data3"
    .port_info 3 /INPUT 16 "data4"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 16 "out"
P_0x7ffeda63ebb0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000010000>;
v0x7ffeda63ede0_0 .net "data1", 15 0, L_0x7ffeda645e30;  1 drivers
v0x7ffeda63eea0_0 .net "data2", 15 0, L_0x7ffeda645fb0;  1 drivers
v0x7ffeda63ef40_0 .net "data3", 15 0, L_0x7ffeda646050;  1 drivers
L_0x105ed5368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffeda63efd0_0 .net "data4", 15 0, L_0x105ed5368;  1 drivers
v0x7ffeda63f060_0 .var "out", 15 0;
v0x7ffeda63f170_0 .net "select", 1 0, v0x7ffeda634870_0;  alias, 1 drivers
E_0x7ffeda63ed70/0 .event edge, v0x7ffeda634870_0, v0x7ffeda63ede0_0, v0x7ffeda63eea0_0, v0x7ffeda63ef40_0;
E_0x7ffeda63ed70/1 .event edge, v0x7ffeda63efd0_0;
E_0x7ffeda63ed70 .event/or E_0x7ffeda63ed70/0, E_0x7ffeda63ed70/1;
    .scope S_0x7ffeda63a320;
T_0 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffeda63a8e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffeda63a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ffeda63a7b0_0;
    %assign/vec4 v0x7ffeda63a8e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffeda63b3d0;
T_1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ffeda63b5b0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7ffeda63b3d0;
T_2 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63b840_0;
    %load/vec4 v0x7ffeda63b700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda63b5b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffeda63b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ffeda63b5b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffeda63b990;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffeda63bf50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffeda63c000_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffeda63c620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffeda63c6d0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7ffeda63b990;
T_4 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63c620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffeda63c620_0, 0;
    %load/vec4 v0x7ffeda63c620_0;
    %pad/s 33;
    %cmpi/e 499999, 0, 33;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda63c620_0, 0;
    %load/vec4 v0x7ffeda63bf50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ffeda63bf50_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffeda63b990;
T_5 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63c6d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffeda63c6d0_0, 0;
    %load/vec4 v0x7ffeda63c6d0_0;
    %pad/s 33;
    %cmpi/e 19999999, 0, 33;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda63c6d0_0, 0;
    %load/vec4 v0x7ffeda63c000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7ffeda63c000_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffeda63b990;
T_6 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63c000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %load/vec4 v0x7ffeda63bc00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7ffeda63c1a0_0, 0, 16;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ffeda63c1a0_0, 0, 16;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffeda63b990;
T_7 ;
    %wait E_0x7ffeda63be30;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7ffeda63c570_0, 0, 4;
    %load/vec4 v0x7ffeda63bf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7ffeda63c250_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ffeda63c0b0_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffeda63c570_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7ffeda63c300_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ffeda63c0b0_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7ffeda63c570_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7ffeda63c3b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7ffeda63c0b0_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ffeda63c570_0, 0, 4;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x7ffeda63c0b0_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7ffeda63c570_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffeda63b990;
T_8 ;
    %wait E_0x7ffeda63be00;
    %load/vec4 v0x7ffeda63c0b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 97, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.0 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.1 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.2 ;
    %pushi/vec4 159, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.3 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.4 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.5 ;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 73, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.7 ;
    %pushi/vec4 65, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.8 ;
    %pushi/vec4 31, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.9 ;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.10 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7ffeda63c4c0_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffeda63af30;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffeda63c8d0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffeda63c8d0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffeda63c8d0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffeda63c8d0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x7ffeda63af30;
T_10 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda63dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ffeda63dca0_0;
    %load/vec4 v0x7ffeda63dc10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffeda63c8d0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ffeda63c800_0;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffeda63c8d0, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffeda63af30;
T_11 ;
    %wait E_0x7ffeda620810;
    %vpi_call 17 34 "$display", "[regfile] time: %h, regWrite: %b, writeAddr: %h, writeData: %h, $t0: %h, $t1: %h, $t2: %h, $t3: %h", $time, v0x7ffeda63dad0_0, v0x7ffeda63dc10_0, v0x7ffeda63dca0_0, &A<v0x7ffeda63c8d0, 8>, &A<v0x7ffeda63c8d0, 9>, &A<v0x7ffeda63c8d0, 10>, &A<v0x7ffeda63c8d0, 11> {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffeda639350;
T_12 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda639910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda639860_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ffeda639790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7ffeda6396d0_0;
    %assign/vec4 v0x7ffeda639860_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffeda637890;
T_13 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda637e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda637d70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ffeda637cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7ffeda637c00_0;
    %assign/vec4 v0x7ffeda637d70_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffeda639a30;
T_14 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda639fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda639ef0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ffeda639e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7ffeda639d80_0;
    %assign/vec4 v0x7ffeda639ef0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ffeda637f80;
T_15 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda638530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda638480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ffeda6383f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7ffeda638350_0;
    %assign/vec4 v0x7ffeda638480_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ffeda638670;
T_16 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda638be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffeda638b20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7ffeda638a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7ffeda6389c0_0;
    %assign/vec4 v0x7ffeda638b20_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ffeda6367c0;
T_17 ;
    %wait E_0x7ffeda636b50;
    %load/vec4 v0x7ffeda636f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x7ffeda636bb0_0;
    %assign/vec4 v0x7ffeda636e30_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x7ffeda636c70_0;
    %assign/vec4 v0x7ffeda636e30_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7ffeda636d10_0;
    %assign/vec4 v0x7ffeda636e30_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7ffeda636da0_0;
    %assign/vec4 v0x7ffeda636e30_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7ffeda637020;
T_18 ;
    %wait E_0x7ffeda6373a0;
    %load/vec4 v0x7ffeda637760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x7ffeda637410_0;
    %assign/vec4 v0x7ffeda637690_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x7ffeda6374d0_0;
    %assign/vec4 v0x7ffeda637690_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x7ffeda637570_0;
    %assign/vec4 v0x7ffeda637690_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x7ffeda637600_0;
    %assign/vec4 v0x7ffeda637690_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ffeda63ea00;
T_19 ;
    %wait E_0x7ffeda63ed70;
    %load/vec4 v0x7ffeda63f170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x7ffeda63ede0_0;
    %assign/vec4 v0x7ffeda63f060_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x7ffeda63eea0_0;
    %assign/vec4 v0x7ffeda63f060_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7ffeda63ef40_0;
    %assign/vec4 v0x7ffeda63f060_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7ffeda63efd0_0;
    %assign/vec4 v0x7ffeda63f060_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ffeda635240;
T_20 ;
    %wait E_0x7ffeda634030;
    %vpi_call 10 117 "$display", "[datapath] time: %h, RealPCWrite: %b, PCSource: %h, nextInsAddr: %h, currentInsAddr: %h, aluResult %h, aluOut: %h, instruction: %h, memAddr: %h, memData: %h, memDataInReg: %h, writeRegAddr: %h, writeRegData: %h, dataFromReg1: %h, dataFromReg2: %h, aluParamData1: %h, aluParamData2: %h, ALUSrcA: %b, ALUSrcB: %b", $time, v0x7ffeda63f8c0_0, v0x7ffeda63f6d0_0, v0x7ffeda640f80_0, v0x7ffeda640310_0, v0x7ffeda640090_0, v0x7ffeda63fd20_0, v0x7ffeda640960_0, v0x7ffeda640d50_0, v0x7ffeda640e20_0, v0x7ffeda640eb0_0, v0x7ffeda641550_0, v0x7ffeda641620_0, v0x7ffeda6403a0_0, v0x7ffeda640470_0, v0x7ffeda63fdf0_0, v0x7ffeda63fec0_0, v0x7ffeda63f260_0, v0x7ffeda63f350_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ffeda6332a0;
T_21 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda634fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 62, 0, 6;
    %assign/vec4 v0x7ffeda635080_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7ffeda634d90_0;
    %assign/vec4 v0x7ffeda635080_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ffeda6332a0;
T_22 ;
    %wait E_0x7ffeda634260;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda6347b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda6344d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %load/vec4 v0x7ffeda635080_0;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %jmp T_22.17;
T_22.0 ;
    %vpi_call 9 95 "$display", "[controller] time: %h, current State: RESET", $time {0 0 0};
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.1 ;
    %vpi_call 9 99 "$display", "[controller] time: %h, current State: FETCH", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda6344d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634990_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.2 ;
    %vpi_call 9 106 "$display", "[controller] time: %h, current State: DECODE", $time {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %load/vec4 v0x7ffeda634e40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_22.30, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.31, 6;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.19 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.20 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.21 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.22 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.23 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.24 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.25 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.26 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.27 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.28 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.29 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.30 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.31 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.33;
T_22.33 ;
    %pop/vec4 1;
    %jmp T_22.17;
T_22.3 ;
    %vpi_call 9 129 "$display", "[controller] time: %h, current State: BRANCH_COMPLETION", $time {0 0 0};
    %load/vec4 v0x7ffeda634e40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.35, 6;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.37;
T_22.34 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.37;
T_22.35 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.37;
T_22.37 ;
    %pop/vec4 1;
    %jmp T_22.17;
T_22.4 ;
    %vpi_call 9 149 "$display", "[controller] time: %h, current State: IMM_EXCUTION", $time {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %load/vec4 v0x7ffeda634e40_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.38, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.39, 6;
    %jmp T_22.40;
T_22.38 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.40;
T_22.39 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.40;
T_22.40 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.5 ;
    %vpi_call 9 159 "$display", "[controller] time: %h, current State: IMM_COMPLETION", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634ba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.6 ;
    %vpi_call 9 164 "$display", "[controller] time: %h, current State: RTYPE_EXCUTION", $time {0 0 0};
    %load/vec4 v0x7ffeda634ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.43, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %jmp T_22.45;
T_22.41 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %jmp T_22.45;
T_22.42 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %jmp T_22.45;
T_22.43 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %jmp T_22.45;
T_22.45 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %load/vec4 v0x7ffeda634ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.48, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.50, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.51, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.52, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.53, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.54, 6;
    %jmp T_22.55;
T_22.46 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.47 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.48 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.49 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.50 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.51 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.52 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.53 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.54 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7ffeda6342a0_0, 0;
    %jmp T_22.55;
T_22.55 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.7 ;
    %vpi_call 9 186 "$display", "[controller] time: %h, current State: RTYPE_COMPLETION", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634710_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.8 ;
    %vpi_call 9 193 "$display", "[controller] time: %h, current State: JUMP_COMPLETION", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634990_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.9 ;
    %vpi_call 9 199 "$display", "[controller] time: %h, current State: MEM_ADDR_COMPUTE", $time {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634370_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634410_0, 0;
    %load/vec4 v0x7ffeda634e40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.56, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.57, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.58, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_22.59, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.60, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.56 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.57 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.58 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.59 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.60 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.62;
T_22.62 ;
    %pop/vec4 1;
    %jmp T_22.17;
T_22.10 ;
    %vpi_call 9 212 "$display", "[controller] time: %h, current State: MEM_READ_WORD", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.11 ;
    %vpi_call 9 217 "$display", "[controller] time: %h, current State: MEM_READ_SIGNED_BYTE", $time {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.12 ;
    %vpi_call 9 223 "$display", "[controller] time: %h, current State: MEM_READ_UNSIGNED_BYTE", $time {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7ffeda634670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.13 ;
    %vpi_call 9 229 "$display", "[controller] time: %h, current State: MEM_WRITE_BYTE", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda6347b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7ffeda634670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.14 ;
    %vpi_call 9 236 "$display", "[controller] time: %h, current State: MEM_WRITE_WORD", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda6347b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634580_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffeda634670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.15 ;
    %vpi_call 9 243 "$display", "[controller] time: %h, current State: MEM_WRITE_BACK_TO_REG", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffeda634ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffeda634af0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %vpi_call 9 250 "$display", "SYSTEM HALT!" {0 0 0};
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x7ffeda634d90_0, 0;
    %jmp T_22.17;
T_22.17 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7ffeda632290;
T_23 ;
    %wait E_0x7ffeda632af0;
    %load/vec4 v0x7ffeda632b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.0 ;
    %load/vec4 v0x7ffeda632fc0_0;
    %load/vec4 v0x7ffeda633070_0;
    %add;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.1 ;
    %load/vec4 v0x7ffeda632fc0_0;
    %load/vec4 v0x7ffeda633070_0;
    %or;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.2 ;
    %load/vec4 v0x7ffeda632fc0_0;
    %load/vec4 v0x7ffeda633070_0;
    %and;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.3 ;
    %load/vec4 v0x7ffeda633070_0;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.4 ;
    %load/vec4 v0x7ffeda633070_0;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.5 ;
    %load/vec4 v0x7ffeda633070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.11, 8;
    %load/vec4 v0x7ffeda633070_0;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_23.12, 8;
T_23.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x7ffeda633070_0;
    %load/vec4 v0x7ffeda632fc0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_23.12, 8;
 ; End of false expr.
    %blend;
T_23.12;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.6 ;
    %load/vec4 v0x7ffeda633070_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.7 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x7ffeda633070_0;
    %and;
    %load/vec4 v0x7ffeda632fc0_0;
    %or;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.8 ;
    %load/vec4 v0x7ffeda632fc0_0;
    %load/vec4 v0x7ffeda633070_0;
    %sub;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0x7ffeda632fc0_0;
    %load/vec4 v0x7ffeda633070_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.14, 8;
T_23.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.14, 8;
 ; End of false expr.
    %blend;
T_23.14;
    %assign/vec4 v0x7ffeda632f10_0, 0;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7ffeda630fa0;
T_24 ;
    %vpi_call 6 9 "$readmemh", "/Users/chentianyi/Downloads/6.dat", v0x7ffeda631300 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x7ffeda6204e0;
T_25 ;
    %wait E_0x7ffeda620810;
    %load/vec4 v0x7ffeda630e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7ffeda630cc0_0;
    %load/vec4 v0x7ffeda630b30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffeda620860, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ffeda620100;
T_26 ;
    %wait E_0x7ffeda61fe10;
    %load/vec4 v0x7ffeda631a60_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v0x7ffeda631700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x7ffeda631e30_0;
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v0x7ffeda631a60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %jmp T_26.11;
T_26.7 ;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.11;
T_26.8 ;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.11;
T_26.9 ;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.11;
T_26.11 ;
    %pop/vec4 1;
    %jmp T_26.6;
T_26.5 ;
    %load/vec4 v0x7ffeda631a60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %jmp T_26.16;
T_26.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.16;
T_26.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.16;
T_26.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.16;
T_26.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631e30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.16;
T_26.16 ;
    %pop/vec4 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x7ffeda631700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %jmp T_26.20;
T_26.17 ;
    %load/vec4 v0x7ffeda631c70_0;
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.20;
T_26.18 ;
    %load/vec4 v0x7ffeda631a60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.24, 6;
    %jmp T_26.25;
T_26.21 ;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.25;
T_26.22 ;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.25;
T_26.23 ;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.25;
T_26.24 ;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.25;
T_26.25 ;
    %pop/vec4 1;
    %jmp T_26.20;
T_26.19 ;
    %load/vec4 v0x7ffeda631a60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.29, 6;
    %jmp T_26.30;
T_26.26 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.30;
T_26.27 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.30;
T_26.28 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.30;
T_26.29 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffeda631c70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ffeda631b00_0, 0;
    %jmp T_26.30;
T_26.30 ;
    %pop/vec4 1;
    %jmp T_26.20;
T_26.20 ;
    %pop/vec4 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7ffeda61fe40;
T_27 ;
    %vpi_call 2 28 "$dumpfile", "ttop.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffeda61fe40 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x7ffeda61fe40;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x7ffeda643930_0;
    %inv;
    %store/vec4 v0x7ffeda643930_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7ffeda61fe40;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda643930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda643ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda643810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda6438a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffeda643ce0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda643ce0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffeda643810_0, 0, 1;
    %delay 6000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffeda643810_0, 0, 1;
    %delay 1086210048, 37;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "top.vt";
    "./top.v";
    "./exmemory.v";
    "./ram.v";
    "./rom.v";
    "./mips.v";
    "./alu.v";
    "./controller.v";
    "./datapath.v";
    "./leftshift2.v";
    "./signextend.v";
    "./mux4.v";
    "./dff.v";
    "./mux2.v";
    "./pc.v";
    "./regfile.v";
    "./button.v";
    "./display.v";
