{"Source Block": ["oh/elink/dv/elink_e16_model.v@2562:2573@HdlStmAssign", "//   assign dst_y_k[2:0] = dstaddr[31:29];\n//   assign dst_x_k[2:0] = dstaddr[28:26];\n   assign dst_y_k[3:0] = dstaddr[31:28];\n   assign dst_x_k[3:0] = dstaddr[25:22];\n\n   assign west_east_corner_tran = ((dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t  ~(dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign north_south_corner_tran = (~(dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t      (dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign corner_tran[3:0] = {north_south_corner_tran, west_east_corner_tran,\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2568:2579", "\t\t\t\t  ~(dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign north_south_corner_tran = (~(dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t      (dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign corner_tran[3:0] = {north_south_corner_tran, west_east_corner_tran,\n                              north_south_corner_tran, west_east_corner_tran};\n\n   assign corner_tran_match = ~cfg_extcomp_dis & (|(corner_tran[3:0] & who_am_i[3:0]));\n   //# Regular Mesh transaction\n   assign mesh_tran_match = cfg_extcomp_dis | \n\t\t\t    (~multicast_match & ((dst_x_k[3:0] == ext_xid_k[3:0]) &\n"], ["oh/elink/dv/elink_e16_model.v@2565:2576", "   assign dst_x_k[3:0] = dstaddr[25:22];\n\n   assign west_east_corner_tran = ((dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t  ~(dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign north_south_corner_tran = (~(dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t      (dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign corner_tran[3:0] = {north_south_corner_tran, west_east_corner_tran,\n                              north_south_corner_tran, west_east_corner_tran};\n\n   assign corner_tran_match = ~cfg_extcomp_dis & (|(corner_tran[3:0] & who_am_i[3:0]));\n"], ["oh/elink/dv/elink_e16_model.v@2560:2570", "\n   //# Mesh transaction for external corners detection\n//   assign dst_y_k[2:0] = dstaddr[31:29];\n//   assign dst_x_k[2:0] = dstaddr[28:26];\n   assign dst_y_k[3:0] = dstaddr[31:28];\n   assign dst_x_k[3:0] = dstaddr[25:22];\n\n   assign west_east_corner_tran = ((dst_x_k[3:0] == ext_xid_k[3:0]) &\n\t\t\t\t  ~(dst_y_k[3:0] == ext_yid_k[3:0]));\n\n   assign north_south_corner_tran = (~(dst_x_k[3:0] == ext_xid_k[3:0]) &\n"]], "Diff Content": {"Delete": [[2567, "   assign west_east_corner_tran = ((dst_x_k[3:0] == ext_xid_k[3:0]) &\n"], [2568, "\t\t\t\t  ~(dst_y_k[3:0] == ext_yid_k[3:0]));\n"]], "Add": [[2568, "   output  lclk;   //buffered clock without delay\n"]]}}