// Seed: 470943503
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    output wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_16;
  tri0 id_17 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1
    , id_6,
    input supply0 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  tri1 id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_2,
      id_3,
      id_2,
      id_1,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.type_18 = 0;
endmodule
