# SPI Master V2 â€“ Verilog Implementation

## ğŸ“¦ Project Overview

This project implements a Verilog-based **SPI Master Controller** that supports:

- Multi-byte transmission
- Configurable chip-select (CS) for up to 4 SPI slave devices
- FSM-driven, modular RTL design suitable for educational or practical use

> The design is verified through simulation in ModelSim and ready for further enhancements like clock division, FIFO buffering, and CPOL/CPHA support.

---

## ğŸ”§ Key Features

- âœ… Supports both single-byte and multi-byte transfers via `data_len`
- âœ… Master generates `SCLK` and `MOSI` signals
- âœ… Selectable chip-select line through `cs_sel` (active-low)
- âœ… Provides `busy` and `done` control/status signals
- âœ… Fully testbench-driven and verified in simulation

---

## ğŸ§± RTL Block Diagram

<img src="RTL_spi_master_v2_basic_multi_byte.png" alt="RTL Block Diagram" width="600"/>

---

## ğŸ“ˆ Simulation Waveform

<img src="wave_spi_master_v2_basic_multi_byte.png" alt="Simulation Waveform" width="600"/>

### Simulation Details:

- Transmission sequence: `0xA5`, `0x3C`, `0x7E` (3 bytes total)
- MISO held at 0 â†’ resulting `data_out = 0x80`
- `cs_n = 4'b1101` indicates CS1 active
- `done` goes high at the end of transmission

---

## ğŸ§ª Simulation Environment

- **Tool**: ModelSim Intel FPGA Edition 10.5b
- **Testbench**: `spi_master_v2_tb.v`
- **Flow**:
  - Reset system
  - Send 3 bytes using testbench logic
  - Observe SCLK, MOSI, CS, and output verification

---

## ğŸ“ Project Structure
spi_master_v2/
â”œâ”€â”€ spi_master_v2.v # RTL design
â”œâ”€â”€ spi_master_v2_tb.v # Testbench
â”œâ”€â”€ RTL_spi_master_v2_basic_multi_byte.png
â”œâ”€â”€ wave_spi_master_v2_basic_multi_byte.png
â””â”€â”€ README.md


