// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// wire out is a wire
// input is a terminal
// output is a wire

// Design a module that assigns the output to the input
module wire_assign_2( input in, output out );
// assign out to in
// wire out is a wire
// input is a terminal
// output is a port

// Design a module that assigns the output to the input
module wire_assign_3( input in, output out );
// assign out to in
// wire out is a wire
// input is a terminal
// output is a port

// Design a module that assigns the output to the input
module wire_assign_4( input in, output out );
// assign out to in
// wire out is a wire
// input is a terminal
// output is a port

// Design a module that assigns the output to the input
module wire_assign_5( inputendmodule
