// Seed: 1447384006
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
);
  id_3 :
  assert property (@(negedge 1) 1)
  else id_0 <= 1;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output uwire id_7
    , id_10,
    output supply1 id_8
);
  supply0 id_11 = 1;
  module_0(
      id_11, id_11, id_11
  );
endmodule
