$date
	Thu Nov 13 21:57:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ProgramCounter_tb $end
$var wire 32 ! Pc [31:0] $end
$var reg 32 " PcNext [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module pc_instance $end
$var wire 32 % PcNext [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 32 & Pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
0$
#15000
1#
#20000
0#
b100 "
b100 %
#25000
b100 !
b100 &
1#
#30000
0#
b1000 "
b1000 %
#35000
b1000 !
b1000 &
1#
#40000
0#
b1100 "
b1100 %
#45000
b1100 !
b1100 &
1#
#50000
b0 !
b0 &
0#
1$
#55000
1#
#60000
0#
0$
#65000
b1100 !
b1100 &
1#
#70000
0#
