set projDir "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead"
set projName "FEB_25"
set topName top
set device xc6slx9-2tqg144
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/mojo_top_0.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/main_control_1.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/fifo_manager_2.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/mems_rom_3.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/my_clk_4.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/my_clk_5.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/tdc_control_6.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/tdc_spi_master_7.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/mems_control_8.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/mems_spi_9.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/serial_rx_10.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/serial_tx2_11.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/FIFO_12.v" "/home/delkov/mojo/SIMPLE/FEB_25/work/verilog/tdc_rom_13.v"]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set ucfSources [list "/home/delkov/mojo/SIMPLE/FEB_25/constraint/mojo.ucf"]
import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
set coreSources [list "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/new_clk.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/MEMS_ROM.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/MEMS_ROM.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120_min2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120_min2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x420_min2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x420_min2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_9x240_N_25.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_9x240_N_25.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_110V_N0.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_110V_N0.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x120_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x120_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70Vx110V_N20.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70Vx110V_N20.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/UPD_ROM_39x240_min2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/UPD_ROM_39x240_min2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x160_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x160_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM6.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM6.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM7.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM7.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM4.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM4.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70V_N20.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70V_N20.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM3.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM3.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_110V_N20.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_110V_N20.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/clk_wiz_v3_6.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x160_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x160_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x160_min7.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_59x160_min7.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x480_min2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x480_min2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20_100V.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20_100V.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20_120V.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20_120V.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x160_min0.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x160_min0.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_min2.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_min2.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/CUT_39x240_N_20.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/NEW_ROM_39x120.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/NEW_ROM_39x120.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x140.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x140.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x120.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70V_N_0.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_70V_N_0.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_min2_N_25.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_39x240_min2_N_25.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120_16b.v" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120_16b.ngc" "/home/delkov/mojo/SIMPLE/FEB_25/coreGen/ROM_9x120.ngc"]
import_files -fileset [get_filesets sources_1] -force -norecurse $coreSources
set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
set_property steps.map.args.mt on [get_runs impl_1]
set_property steps.map.args.pr b [get_runs impl_1]
set_property steps.par.args.mt on [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1
wait_on_run synth_1
launch_runs -runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
