ISim log file
Running: C:\Users\kariu\Documents\Spring 2022\CDA4203L\Computer-System-Design-Verilog\FSM GCD\GCDtestbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kariu/Documents/Spring 2022/CDA4203L/Computer-System-Design-Verilog/FSM GCD/GCDtestbench_isim_beh.wdb 
Could not open isim/GCDtestbench_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg for write
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
ERROR: Can not open isim/GCDtestbench_isim_beh.exe.sim/tmp_save/_1 for write.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/GCDtestbench.v" Line 50
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/GCDtestbench.v" Line 50
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 28
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 29
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 31
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 28
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 28
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 29
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 31
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 28
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 28
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 29
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 31
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# step
Stopped at time : 1050 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/DFLIPFLOP.v" Line 33
# run 1.00us
# run all
Stopped at time : 103007750 ns : File "C:/Users/kariu/Documents/Spring 2022/CDA4203L/Projects/Lab5/project5GCD/SUB.v" Line 24
