[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847143 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847143 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847143 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11407217 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18499148 heartbeat IPC: 1.41 cumulative IPC: 1.278 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26411692 heartbeat IPC: 1.264 cumulative IPC: 1.273 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33887736 heartbeat IPC: 1.338 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 41 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31040593 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 41 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31040593 cumulative IPC: 1.289 (Simulation time: 00 hr 04 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.289 instructions: 40000002 cycles: 31040593
CPU 0 Branch Prediction Accuracy: 95.44% MPKI: 10.29 Average ROB Occupancy at Mispredict: 47.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 8.421
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197773 HIT:     194164 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197773 HIT:     194164 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568435 HIT:     460499 MISS:     107936 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430587 HIT:     343669 MISS:      86918 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35349 HIT:      21402 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95421 HIT:      95172 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        256 MISS:       6822 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3257540 HIT:    2986292 MISS:     271248 MSHR_MERGE:      71547
cpu0->cpu0_L1I LOAD         ACCESS:    3257540 HIT:    2986292 MISS:     271248 MSHR_MERGE:      71547
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.418 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13271730 HIT:   12852435 MISS:     419295 MSHR_MERGE:     145980
cpu0->cpu0_L1D LOAD         ACCESS:    7379280 HIT:    7081798 MISS:     297482 MSHR_MERGE:      66596
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884710 HIT:    5769991 MISS:     114719 MSHR_MERGE:      79368
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        646 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2880430 HIT:    2835359 MISS:      45071 MSHR_MERGE:      29195
cpu0->cpu0_ITLB LOAD         ACCESS:    2880430 HIT:    2835359 MISS:      45071 MSHR_MERGE:      29195
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.368 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12544162 HIT:   12303102 MISS:     241060 MSHR_MERGE:      59163
cpu0->cpu0_DTLB LOAD         ACCESS:   12544162 HIT:   12303102 MISS:     241060 MSHR_MERGE:      59163
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     136463 HIT:     129133 MISS:       7330 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86918 HIT:      83756 MISS:       3162 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13947 HIT:      11230 MISS:       2717 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28776 HIT:      28673 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6822 HIT:       5474 MISS:       1348 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        473
  ROW_BUFFER_MISS:       6754
  AVG DBUS CONGESTED CYCLE: 5.258
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        122
  FULL:          0
Channel 0 REFRESHES ISSUED:       2586
