# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TestALU_func_synth.v" \
"../../../../../TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" \
"../../../../../TP_ALU.srcs/sim_1/imports/TP1_FS/TestALU.v" \

# Do not sort compile order
nosort
