git clone --depth 1 --no-tags https://github.com/szadet/cryhacc.git f:/verilog_sva_gh_scraper/data/full_repos/139175641
git clone --depth 1 --no-tags https://github.com/ram-srivathsa/Final.git f:/verilog_sva_gh_scraper/data/full_repos/140258852
git clone --depth 1 --no-tags https://github.com/dafei-qin/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/139684634
git clone --depth 1 --no-tags https://github.com/andrew-waugh/VPATest.git f:/verilog_sva_gh_scraper/data/full_repos/135953889
git clone --depth 1 --no-tags https://github.com/jeanmerced/SPARC-V8.git f:/verilog_sva_gh_scraper/data/full_repos/135933971
git clone --depth 1 --no-tags https://github.com/lucasjll/CL2-2017.2-CI-LOCKER.git f:/verilog_sva_gh_scraper/data/full_repos/136958780
git clone --depth 1 --no-tags https://github.com/xThauma/VerilogSW.git f:/verilog_sva_gh_scraper/data/full_repos/136976502
git clone --depth 1 --no-tags https://github.com/tallenintegsys/counter.git f:/verilog_sva_gh_scraper/data/full_repos/135859024
git clone --depth 1 --no-tags https://github.com/msadegh97/receive-analysis-and-demonstration-system-of-analog-signals-based-on-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/135795492
git clone --depth 1 --no-tags https://github.com/cr1901/misoc-lm32-sim.git f:/verilog_sva_gh_scraper/data/full_repos/136745092
git clone --depth 1 --no-tags https://github.com/guilherme27/PSD-Processador.git f:/verilog_sva_gh_scraper/data/full_repos/138747365
git clone --depth 1 --no-tags https://github.com/Harinlen/VGA-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/138243369
git clone --depth 1 --no-tags https://github.com/is682431/Roldanprac2.git f:/verilog_sva_gh_scraper/data/full_repos/137962979
git clone --depth 1 --no-tags https://github.com/nmarcopo/alteraMetronome.git f:/verilog_sva_gh_scraper/data/full_repos/138807493
git clone --depth 1 --no-tags https://github.com/Abreto/ddpp-sd.git f:/verilog_sva_gh_scraper/data/full_repos/138987802
git clone --depth 1 --no-tags https://github.com/DDilshani/4-bit-full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/135191172
git clone --depth 1 --no-tags https://github.com/samuelscn/Trabalho-de-OCI.git f:/verilog_sva_gh_scraper/data/full_repos/135067006
git clone --depth 1 --no-tags https://github.com/CoderUtil/SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/135389100
git clone --depth 1 --no-tags https://github.com/chensm9/SimgleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/135109817
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/Smart-Irrigation-System-using-MQTT-Nexys4-DDR-and-MIPS-.git f:/verilog_sva_gh_scraper/data/full_repos/135367197
git clone --depth 1 --no-tags https://github.com/HamidNE/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/135472093
git clone --depth 1 --no-tags https://github.com/fabioafreitas/Processador_MIPS_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136492789
git clone --depth 1 --no-tags https://github.com/ttran23/MIPS-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/138398121
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-VGA_Monitor_Programming.git f:/verilog_sva_gh_scraper/data/full_repos/138493519
git clone --depth 1 --no-tags https://github.com/wolkenmeer911/testing.git f:/verilog_sva_gh_scraper/data/full_repos/139921397
git clone --depth 1 --no-tags https://github.com/itsMorteza/FIR-Filter-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/139430567
git clone --depth 1 --no-tags https://github.com/obapa/Dominion.git f:/verilog_sva_gh_scraper/data/full_repos/142494915
git clone --depth 1 --no-tags https://github.com/dqtblldvn/Simple-MIPS-machine.git f:/verilog_sva_gh_scraper/data/full_repos/142982952
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/140264581
git clone --depth 1 --no-tags https://github.com/SiskonEmilia/CPU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135065427
git clone --depth 1 --no-tags https://github.com/azurite/DDC-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/135475029
git clone --depth 1 --no-tags https://github.com/tk0103/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/137239101
git clone --depth 1 --no-tags https://github.com/LiviaAndreea/vga.git f:/verilog_sva_gh_scraper/data/full_repos/138004874
git clone --depth 1 --no-tags https://github.com/FlavianSP/VGA-bun.git f:/verilog_sva_gh_scraper/data/full_repos/138142552
git clone --depth 1 --no-tags https://github.com/jnestor/Conways-Game-Of-Life.git f:/verilog_sva_gh_scraper/data/full_repos/137396623
git clone --depth 1 --no-tags https://github.com/Krabsenm/dspc_project.git f:/verilog_sva_gh_scraper/data/full_repos/137461236
git clone --depth 1 --no-tags https://github.com/zixuan-chen/FPGA_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/137721655
git clone --depth 1 --no-tags https://github.com/TomaAndreea22/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/137948550
git clone --depth 1 --no-tags https://github.com/ericwu13/ic_design.git f:/verilog_sva_gh_scraper/data/full_repos/138403049
git clone --depth 1 --no-tags https://github.com/ShasonB/EEC-180B.git f:/verilog_sva_gh_scraper/data/full_repos/138388900
git clone --depth 1 --no-tags https://github.com/uersname/first.git f:/verilog_sva_gh_scraper/data/full_repos/141020686
git clone --depth 1 --no-tags https://github.com/FunakiHideaki/MDPlayer.git f:/verilog_sva_gh_scraper/data/full_repos/141027071
git clone --depth 1 --no-tags https://github.com/youwu94/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/140478204
git clone --depth 1 --no-tags https://github.com/KnightHartX/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/140376083
git clone --depth 1 --no-tags https://github.com/Tensorfengsheng1926/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/140927746
git clone --depth 1 --no-tags https://github.com/cmdIrelia/DS18B20-LM595-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/135173329
git clone --depth 1 --no-tags https://github.com/626zdysdq/SingleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/135251647
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-problema2.git f:/verilog_sva_gh_scraper/data/full_repos/137889607
git clone --depth 1 --no-tags https://github.com/AleWstyd/project1.git f:/verilog_sva_gh_scraper/data/full_repos/137235722
git clone --depth 1 --no-tags https://github.com/conangit/fpga_modules.git f:/verilog_sva_gh_scraper/data/full_repos/137381475
git clone --depth 1 --no-tags https://github.com/cristobal13/CORNEJO_TAREA.git f:/verilog_sva_gh_scraper/data/full_repos/138215003
git clone --depth 1 --no-tags https://github.com/bueno085/Sistemas_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/138802233
git clone --depth 1 --no-tags https://github.com/gkulla/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/135767484
git clone --depth 1 --no-tags https://github.com/matheusmstos/laoc2-snooping.git f:/verilog_sva_gh_scraper/data/full_repos/137495100
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2.2017.2-JogoFlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/137115363
git clone --depth 1 --no-tags https://github.com/uec2/game_ball.git f:/verilog_sva_gh_scraper/data/full_repos/137086582
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex6.git f:/verilog_sva_gh_scraper/data/full_repos/138119001
git clone --depth 1 --no-tags https://github.com/yangff992/ED.git f:/verilog_sva_gh_scraper/data/full_repos/138109680
git clone --depth 1 --no-tags https://github.com/k160438/pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/137506893
git clone --depth 1 --no-tags https://github.com/lkolbly/ledgrid.git f:/verilog_sva_gh_scraper/data/full_repos/134923981
git clone --depth 1 --no-tags https://github.com/ADElectronics/Cyclone10_WS2812_SK6812RGBW.git f:/verilog_sva_gh_scraper/data/full_repos/141334575
git clone --depth 1 --no-tags https://github.com/dillonhuff/SystolicMatrixMultiply.git f:/verilog_sva_gh_scraper/data/full_repos/141693572
git clone --depth 1 --no-tags https://github.com/lerwys/fpga-flow.git f:/verilog_sva_gh_scraper/data/full_repos/142505464
git clone --depth 1 --no-tags https://github.com/cj-k-yang/Fpga-cam.git f:/verilog_sva_gh_scraper/data/full_repos/140286396
git clone --depth 1 --no-tags https://github.com/bachxdotmai/arbiter-between-3-agents-and-1-memory-controller.git f:/verilog_sva_gh_scraper/data/full_repos/140303031
git clone --depth 1 --no-tags https://github.com/AdityaPawar5/Synchronous-FIFO-with-Write-and-Read-logic.git f:/verilog_sva_gh_scraper/data/full_repos/140329002
git clone --depth 1 --no-tags https://github.com/rubiotorres/Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/140357212
git clone --depth 1 --no-tags https://github.com/jh-fpga/fpgaLanguage.git f:/verilog_sva_gh_scraper/data/full_repos/141863221
git clone --depth 1 --no-tags https://github.com/Rohithram/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/142130409
git clone --depth 1 --no-tags https://github.com/Vilinz/muticpu.git f:/verilog_sva_gh_scraper/data/full_repos/141954426
git clone --depth 1 --no-tags https://github.com/juanmard/screen-japo.git f:/verilog_sva_gh_scraper/data/full_repos/142973176
git clone --depth 1 --no-tags https://github.com/supermark1995/CompArith.git f:/verilog_sva_gh_scraper/data/full_repos/136732245
git clone --depth 1 --no-tags https://github.com/dr-ecker/iverilog-examples.git f:/verilog_sva_gh_scraper/data/full_repos/136660017
git clone --depth 1 --no-tags https://github.com/guanxiux/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/135306822
git clone --depth 1 --no-tags https://github.com/FergalLonerganEdu/ThirdYearModules.git f:/verilog_sva_gh_scraper/data/full_repos/135498060
git clone --depth 1 --no-tags https://github.com/tienthanh8136/UltraSonic_Sensor_Nexys4DDR.git f:/verilog_sva_gh_scraper/data/full_repos/135648144
git clone --depth 1 --no-tags https://github.com/angerCoke/weizhi_uart11bit.git f:/verilog_sva_gh_scraper/data/full_repos/136107758
git clone --depth 1 --no-tags https://github.com/chenwei850825/CloudDBAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/136942294
git clone --depth 1 --no-tags https://github.com/AitorMML/MancisidorExamen2.git f:/verilog_sva_gh_scraper/data/full_repos/139641562
git clone --depth 1 --no-tags https://github.com/joiemoie/BU-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/139900160
git clone --depth 1 --no-tags https://github.com/rmartind/cse241_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/139786194
git clone --depth 1 --no-tags https://github.com/Jere-ie/Lopez_Examen2.git f:/verilog_sva_gh_scraper/data/full_repos/139641411
git clone --depth 1 --no-tags https://github.com/asdsdlgl/ComputerOrganiztion_-SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/139658559
git clone --depth 1 --no-tags https://github.com/cristobal13/CORNEJO_P2.git f:/verilog_sva_gh_scraper/data/full_repos/137950360
git clone --depth 1 --no-tags https://github.com/ashishgopal1993/VerilogHDL-PriorityEncoder.git f:/verilog_sva_gh_scraper/data/full_repos/138492990
git clone --depth 1 --no-tags https://github.com/tomsqueiroz/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/134988370
git clone --depth 1 --no-tags https://github.com/omprakashh/git-basics.git f:/verilog_sva_gh_scraper/data/full_repos/135011285
git clone --depth 1 --no-tags https://github.com/AndreiRO/LightIO.git f:/verilog_sva_gh_scraper/data/full_repos/135202487
git clone --depth 1 --no-tags https://github.com/MaskedObsolescence/test.git f:/verilog_sva_gh_scraper/data/full_repos/137296529
git clone --depth 1 --no-tags https://github.com/dm7h/icozsoc.git f:/verilog_sva_gh_scraper/data/full_repos/137343189
git clone --depth 1 --no-tags https://github.com/farbius/hdmi_driver.git f:/verilog_sva_gh_scraper/data/full_repos/137902786
git clone --depth 1 --no-tags https://github.com/MirellaR98/vga.git f:/verilog_sva_gh_scraper/data/full_repos/138009049
git clone --depth 1 --no-tags https://github.com/TharunKumarReddy5/BIST.git f:/verilog_sva_gh_scraper/data/full_repos/139167809
git clone --depth 1 --no-tags https://github.com/josephsieang/Smart-Desk-Lamp.git f:/verilog_sva_gh_scraper/data/full_repos/139095273
git clone --depth 1 --no-tags https://github.com/jls232523/singlecycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/142069217
git clone --depth 1 --no-tags https://github.com/abhisheietk/gameOfLifeVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/142896226
git clone --depth 1 --no-tags https://github.com/arjungupta1/MIPS-ARM-Pipeline-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/143059589
git clone --depth 1 --no-tags https://github.com/peterpengwei/formalverify-machsuite.git f:/verilog_sva_gh_scraper/data/full_repos/142819216
git clone --depth 1 --no-tags https://github.com/hadisfr/Function-Generator-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140270370
git clone --depth 1 --no-tags https://github.com/jichinthaka/Traffic-Light-System-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/140267035
