$date
	Thu Jun 12 02:26:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module notgate_tb $end
$var wire 1 ! out $end
$var reg 1 " expected $end
$var reg 1 # in $end
$scope module dut $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
1"
1!
$end
#10000
0!
0"
1#
#20000
1!
1"
0#
b1 $
#30000
0!
0"
1#
#40000
1!
1"
0#
b10 $
#50000
0!
0"
1#
#60000
1!
1"
0#
b11 $
#70000
0!
0"
1#
#80000
1!
1"
0#
b100 $
#90000
0!
0"
1#
#100000
1!
1"
0#
b101 $
#110000
0!
0"
1#
#120000
1!
1"
0#
b110 $
#130000
0!
0"
1#
#140000
1!
1"
0#
b111 $
#150000
0!
0"
1#
#160000
1!
1"
0#
b1000 $
#170000
0!
0"
1#
#180000
1!
1"
0#
b1001 $
#190000
0!
0"
1#
#200000
b1010 $
