{"vcs1":{"timestamp_begin":1737353596.057241621, "rt":0.24, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1737353596.376171129, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1737353596.685265226, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737353595.804203986}
{"VCS_COMP_START_TIME": 1737353595.804203986}
{"VCS_COMP_END_TIME": 1737353596.901123550}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263612}}
{"vcselab": {"peak_mem": 150300}}
