#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 11 18:11:36 2019
# Process ID: 18148
# Current directory: D:/CPP/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5560 D:\CPP\EGR4820\senior_project\Scurve_Mahan_PWM_main\scurve_mb\scurve_mb.xpr
# Log file: D:/CPP/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/vivado.log
# Journal file: D:/CPP/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 18:11:53 2019...
b/scurve_mb.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/motion_planner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/senior_project/scurve'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/senior_project/test_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/scurve_freq_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/configuration'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/emgcy_stop'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/motion_control_planner'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CPP/EGR4820/scurve/scurve'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0
design_1_auto_pc_0
design_1_clk_wiz_0
design_1_fifo_generator_0_0

INFO: [Project 1-230] Project 'scurve_mb.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 793.719 ; gain = 185.809
update_compile_order -fileset sources_1
open_bd_design {D:/CPP/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:module_ref:step_counter:1.0 - step_counter
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_scurve
Adding cell -- xilinx.com:module_ref:PWM:1.0 - PWM_homing
Adding cell -- xilinx.com:module_ref:supervisor:1.0 - supervisor
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:hls:motion_planner:1.0 - motion_planner
Adding cell -- xilinx.com:module_ref:home_mgr:1.0 - home_mgr
Adding cell -- xilinx.com:module_ref:read_out:1.0 - read_out_0
Adding cell -- xilinx.com:module_ref:pulse_gen:1.0 - pulse_gen_scurve
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding cell -- xilinx.com:module_ref:e_supervisor:1.0 - e_supervisor
Adding cell -- xilinx.com:hls:config_block:1.0 - config_block
Adding cell -- xilinx.com:hls:scurve:1.0 - scurve_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz/clk_out1(clk) and /pulse_gen_scurve/sysclk(undef)
WARNING: [BD 41-635] Illegal Net <config_block_v>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <config_block_ve>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <config_block_vs>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <config_block_J>. Missing internal and external connections. Ignored
WARNING: [BD 41-635] Illegal Net <config_block_L>. Missing internal and external connections. Ignored
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/CPP/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.629 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 18:13:29 2019...
