Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Tue Apr 30 15:43:53 2019
| Host             : Asus-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file AHBliteTop_power_routed.rpt -pb AHBliteTop_power_summary_routed.pb -rpx AHBliteTop_power_routed.rpx
| Design           : AHBliteTop
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.357 |
| Dynamic (W)              | 0.259 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.4  |
| Junction Temperature (C) | 26.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        7 |       --- |             --- |
| Slice Logic    |     0.003 |     6087 |       --- |             --- |
|   LUT as Logic |     0.003 |     3495 |     63400 |            5.51 |
|   CARRY4       |    <0.001 |       93 |     15850 |            0.59 |
|   Register     |    <0.001 |     1741 |    126800 |            1.37 |
|   F7/F8 Muxes  |    <0.001 |       63 |     63400 |            0.10 |
|   Others       |     0.000 |       84 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |     0.006 |     5562 |       --- |             --- |
| Block RAM      |     0.010 |       12 |       135 |            8.89 |
| PLL            |     0.230 |        2 |         6 |           33.33 |
| I/O            |     0.002 |       89 |       210 |           42.38 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.357 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.065 |       0.049 |      0.016 |
| Vccaux    |       1.800 |     0.133 |       0.115 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk_out0_clk_wiz_1 | clockGen/clk_out0_clk_wiz_1 |             9.3 |
| clk_out1_clk_wiz_0 | clockGen/clk_out1_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0 | clockGen/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_1 | clockGen/clkfbout_clk_wiz_1 |            10.0 |
| sys_clk_pin        | clk                         |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| AHBliteTop                              |     0.259 |
|   GPIO                                  |    <0.001 |
|   LEDSEG                                |    <0.001 |
|   RAM                                   |     0.005 |
|     bram0                               |     0.004 |
|       U0                                |     0.004 |
|         inst_blk_mem_gen                |     0.004 |
|           gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                  |     0.004 |
|               ramloop[0].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[1].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[2].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|               ramloop[3].ram.r          |     0.001 |
|                 prim_init.ram           |     0.001 |
|   ROM                                   |     0.006 |
|     bram1                               |     0.006 |
|       U0                                |     0.006 |
|         inst_blk_mem_gen                |     0.006 |
|           gnativebmg.native_blk_mem_gen |     0.006 |
|             valid.cstr                  |     0.006 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     loader                              |    <0.001 |
|     uart1                               |    <0.001 |
|   UART                                  |     0.001 |
|     uFIFO_RX                            |    <0.001 |
|     uFIFO_TX                            |    <0.001 |
|     uart2                               |    <0.001 |
|   clockGen                              |     0.231 |
|   cpu                                   |     0.010 |
|     u_logic                             |     0.010 |
|   mux                                   |    <0.001 |
|   pixpos                                |    <0.001 |
|   resetGen                              |    <0.001 |
|   spi                                   |    <0.001 |
|   statusInd                             |    <0.001 |
|   vga_pixels                            |     0.001 |
|   vga_sync                              |    <0.001 |
+-----------------------------------------+-----------+


