 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : adder_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:38:42 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  SEL_0 (in)                               0.00      0.00       0.00 f
  SEL_0 (net)                   29                   0.00       0.00 f
  mult_add_9_aco_U12/ZN (AND2_X1)          0.01      0.06       0.06 f
  N9 (net)                       4                   0.00       0.06 f
  add_9_aco_U299/ZN (NOR2_X1)              0.02      0.04       0.10 r
  add_9_aco_n385 (net)           1                   0.00       0.10 r
  add_9_aco_U297/ZN (NOR2_X1)              0.01      0.02       0.12 f
  add_9_aco_n384 (net)           1                   0.00       0.12 f
  add_9_aco_U296/ZN (NOR2_X1)              0.02      0.04       0.16 r
  add_9_aco_n379 (net)           1                   0.00       0.16 r
  add_9_aco_U295/ZN (NAND2_X1)             0.01      0.03       0.19 f
  add_9_aco_n322 (net)           2                   0.00       0.19 f
  add_9_aco_U275/ZN (NAND4_X1)             0.02      0.04       0.23 r
  add_9_aco_n268 (net)           3                   0.00       0.23 r
  add_9_aco_U234/ZN (NAND2_X1)             0.01      0.04       0.27 f
  add_9_aco_n260 (net)           2                   0.00       0.27 f
  add_9_aco_U357/ZN (OAI21_X1)             0.02      0.04       0.31 r
  add_9_aco_n251 (net)           1                   0.00       0.31 r
  add_9_aco_U289/ZN (AND3_X1)              0.01      0.05       0.36 r
  add_9_aco_n98 (net)            1                   0.00       0.36 r
  add_9_aco_U308/ZN (OAI21_X1)             0.01      0.03       0.39 f
  add_9_aco_n255 (net)           1                   0.00       0.39 f
  add_9_aco_U356/ZN (XNOR2_X1)             0.01      0.05       0.44 f
  mux_0[22] (net)                1                   0.00       0.44 f
  U99/ZN (AOI22_X1)                        0.03      0.04       0.49 r
  n77 (net)                      1                   0.00       0.49 r
  U100/ZN (INV_X1)                         0.01      0.02       0.51 f
  n90 (net)                      1                   0.00       0.51 f
  reg_0_reg_22_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U5/ZN (AND2_X1)           0.01      0.06       0.06 r
  N11 (net)                      3                   0.00       0.06 r
  add_9_aco_U80/ZN (OR2_X1)                0.01      0.04       0.10 r
  add_9_aco_n106 (net)           2                   0.00       0.10 r
  add_9_aco_U103/ZN (AND2_X1)              0.01      0.04       0.14 r
  add_9_aco_n349 (net)           2                   0.00       0.14 r
  add_9_aco_U314/ZN (NAND2_X1)             0.01      0.03       0.17 f
  add_9_aco_n310 (net)           1                   0.00       0.17 f
  add_9_aco_U332/ZN (NOR2_X1)              0.03      0.05       0.22 r
  add_9_aco_n318 (net)           2                   0.00       0.22 r
  add_9_aco_U60/ZN (NAND3_X1)              0.01      0.04       0.26 f
  add_9_aco_n39 (net)            2                   0.00       0.26 f
  add_9_aco_U108/ZN (AND4_X1)              0.01      0.06       0.32 f
  add_9_aco_n145 (net)           3                   0.00       0.32 f
  add_9_aco_U354/ZN (OAI21_X1)             0.02      0.04       0.36 r
  add_9_aco_n219 (net)           1                   0.00       0.36 r
  add_9_aco_U338/ZN (AOI21_X1)             0.01      0.03       0.39 f
  add_9_aco_n216 (net)           1                   0.00       0.39 f
  add_9_aco_U301/ZN (XNOR2_X1)             0.01      0.05       0.44 f
  mux_0[26] (net)                1                   0.00       0.44 f
  U105/ZN (AOI22_X1)                       0.03      0.04       0.49 r
  n79 (net)                      1                   0.00       0.49 r
  U106/ZN (INV_X1)                         0.01      0.02       0.51 f
  n86 (net)                      1                   0.00       0.51 f
  reg_0_reg_26_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U14/ZN (AND2_X1)          0.02      0.06       0.06 r
  N12 (net)                      3                   0.00       0.06 r
  add_9_aco_U291/ZN (INV_X1)               0.01      0.03       0.09 f
  add_9_aco_n356 (net)           2                   0.00       0.09 f
  add_9_aco_U292/ZN (NAND2_X1)             0.01      0.03       0.11 r
  add_9_aco_n355 (net)           1                   0.00       0.11 r
  add_9_aco_U269/ZN (NAND2_X1)             0.01      0.03       0.15 f
  add_9_aco_n272 (net)           3                   0.00       0.15 f
  add_9_aco_U266/ZN (AOI21_X1)             0.03      0.07       0.21 r
  add_9_aco_n352 (net)           2                   0.00       0.21 r
  add_9_aco_U66/ZN (OAI21_X1)              0.01      0.03       0.25 f
  add_9_aco_n341 (net)           1                   0.00       0.25 f
  add_9_aco_U311/ZN (AND2_X1)              0.01      0.04       0.29 f
  add_9_aco_n338 (net)           2                   0.00       0.29 f
  add_9_aco_U340/ZN (NAND2_X1)             0.01      0.03       0.32 r
  add_9_aco_n337 (net)           1                   0.00       0.32 r
  add_9_aco_U97/ZN (AND2_X1)               0.01      0.04       0.35 r
  add_9_aco_n71 (net)            1                   0.00       0.35 r
  add_9_aco_U128/ZN (OAI21_X1)             0.01      0.03       0.38 f
  add_9_aco_n328 (net)           1                   0.00       0.38 f
  add_9_aco_U309/ZN (NAND2_X1)             0.01      0.03       0.41 r
  add_9_aco_n326 (net)           1                   0.00       0.41 r
  add_9_aco_U265/ZN (XNOR2_X1)             0.02      0.05       0.46 r
  mux_0[15] (net)                1                   0.00       0.46 r
  U68/ZN (NAND2_X1)                        0.01      0.03       0.49 f
  n69 (net)                      1                   0.00       0.49 f
  U70/ZN (NAND2_X1)                        0.01      0.03       0.52 r
  n97 (net)                      1                   0.00       0.52 r
  reg_0_reg_15_/D (DFF_X1)                 0.01      0.01       0.53 r
  data arrival time                                             0.53

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.53
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U14/ZN (AND2_X1)          0.02      0.06       0.06 r
  N12 (net)                      3                   0.00       0.06 r
  add_9_aco_U291/ZN (INV_X1)               0.01      0.03       0.09 f
  add_9_aco_n356 (net)           2                   0.00       0.09 f
  add_9_aco_U292/ZN (NAND2_X1)             0.01      0.03       0.11 r
  add_9_aco_n355 (net)           1                   0.00       0.11 r
  add_9_aco_U269/ZN (NAND2_X1)             0.01      0.03       0.15 f
  add_9_aco_n272 (net)           3                   0.00       0.15 f
  add_9_aco_U57/Z (BUF_X1)                 0.01      0.04       0.19 f
  add_9_aco_n36 (net)            1                   0.00       0.19 f
  add_9_aco_U268/ZN (OAI21_X1)             0.02      0.04       0.22 r
  add_9_aco_n270 (net)           1                   0.00       0.22 r
  add_9_aco_U397/ZN (NAND3_X1)             0.01      0.03       0.26 f
  add_9_aco_n269 (net)           1                   0.00       0.26 f
  add_9_aco_U234/ZN (NAND2_X1)             0.02      0.04       0.29 r
  add_9_aco_n260 (net)           2                   0.00       0.29 r
  add_9_aco_U98/ZN (OAI21_X1)              0.01      0.03       0.32 f
  add_9_aco_n72 (net)            2                   0.00       0.32 f
  add_9_aco_U329/ZN (AOI21_X1)             0.02      0.04       0.37 r
  add_9_aco_n247 (net)           1                   0.00       0.37 r
  add_9_aco_U307/ZN (NOR2_X1)              0.01      0.02       0.39 f
  add_9_aco_n243 (net)           1                   0.00       0.39 f
  add_9_aco_U273/ZN (XNOR2_X1)             0.01      0.05       0.44 f
  mux_0[23] (net)                1                   0.00       0.44 f
  U101/ZN (AOI22_X1)                       0.03      0.04       0.49 r
  n78 (net)                      1                   0.00       0.49 r
  U102/ZN (INV_X1)                         0.01      0.02       0.51 f
  n89 (net)                      1                   0.00       0.51 f
  reg_0_reg_23_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U5/ZN (AND2_X1)           0.01      0.06       0.06 r
  N11 (net)                      3                   0.00       0.06 r
  add_9_aco_U80/ZN (OR2_X1)                0.01      0.04       0.10 r
  add_9_aco_n106 (net)           2                   0.00       0.10 r
  add_9_aco_U103/ZN (AND2_X1)              0.01      0.04       0.14 r
  add_9_aco_n349 (net)           2                   0.00       0.14 r
  add_9_aco_U314/ZN (NAND2_X1)             0.01      0.03       0.17 f
  add_9_aco_n310 (net)           1                   0.00       0.17 f
  add_9_aco_U332/ZN (NOR2_X1)              0.03      0.05       0.22 r
  add_9_aco_n318 (net)           2                   0.00       0.22 r
  add_9_aco_U60/ZN (NAND3_X1)              0.01      0.04       0.26 f
  add_9_aco_n39 (net)            2                   0.00       0.26 f
  add_9_aco_U108/ZN (AND4_X1)              0.01      0.06       0.32 f
  add_9_aco_n145 (net)           3                   0.00       0.32 f
  add_9_aco_U353/ZN (OAI21_X1)             0.02      0.04       0.36 r
  add_9_aco_n292 (net)           1                   0.00       0.36 r
  add_9_aco_U333/ZN (AOI21_X1)             0.01      0.03       0.39 f
  add_9_aco_n288 (net)           1                   0.00       0.39 f
  add_9_aco_U304/ZN (XNOR2_X1)             0.01      0.05       0.44 f
  mux_0[19] (net)                1                   0.00       0.44 f
  U96/ZN (AOI22_X1)                        0.03      0.04       0.49 r
  n76 (net)                      1                   0.00       0.49 r
  U97/ZN (INV_X1)                          0.01      0.02       0.51 f
  n93 (net)                      1                   0.00       0.51 f
  reg_0_reg_19_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U14/ZN (AND2_X1)          0.02      0.06       0.06 r
  N12 (net)                      3                   0.00       0.06 r
  add_9_aco_U291/ZN (INV_X1)               0.01      0.03       0.09 f
  add_9_aco_n356 (net)           2                   0.00       0.09 f
  add_9_aco_U292/ZN (NAND2_X1)             0.01      0.03       0.11 r
  add_9_aco_n355 (net)           1                   0.00       0.11 r
  add_9_aco_U269/ZN (NAND2_X1)             0.01      0.03       0.15 f
  add_9_aco_n272 (net)           3                   0.00       0.15 f
  add_9_aco_U266/ZN (AOI21_X1)             0.03      0.07       0.21 r
  add_9_aco_n352 (net)           2                   0.00       0.21 r
  add_9_aco_U66/ZN (OAI21_X1)              0.01      0.03       0.25 f
  add_9_aco_n341 (net)           1                   0.00       0.25 f
  add_9_aco_U311/ZN (AND2_X1)              0.01      0.04       0.29 f
  add_9_aco_n338 (net)           2                   0.00       0.29 f
  add_9_aco_U43/ZN (NAND2_X1)              0.01      0.03       0.32 r
  add_9_aco_n25 (net)            1                   0.00       0.32 r
  add_9_aco_U339/ZN (NAND2_X1)             0.01      0.03       0.35 f
  add_9_aco_n332 (net)           2                   0.00       0.35 f
  add_9_aco_U89/ZN (NAND2_X1)              0.01      0.03       0.37 r
  add_9_aco_n64 (net)            1                   0.00       0.37 r
  add_9_aco_U90/ZN (AND2_X1)               0.01      0.04       0.41 r
  add_9_aco_n333 (net)           1                   0.00       0.41 r
  add_9_aco_U242/ZN (XNOR2_X1)             0.01      0.03       0.44 f
  mux_0[14] (net)                1                   0.00       0.44 f
  U92/Z (MUX2_X1)                          0.01      0.06       0.51 f
  n98 (net)                      1                   0.00       0.51 f
  reg_0_reg_14_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  SEL_0 (in)                               0.00      0.00       0.00 f
  SEL_0 (net)                   29                   0.00       0.00 f
  mult_add_9_aco_U14/ZN (AND2_X1)          0.01      0.05       0.05 f
  N12 (net)                      3                   0.00       0.05 f
  add_9_aco_U6/Z (CLKBUF_X1)               0.01      0.04       0.10 f
  add_9_aco_n62 (net)            2                   0.00       0.10 f
  add_9_aco_U199/ZN (AND2_X1)              0.01      0.04       0.14 f
  add_9_aco_n88 (net)            2                   0.00       0.14 f
  add_9_aco_U198/ZN (NOR2_X1)              0.02      0.04       0.17 r
  add_9_aco_n87 (net)            1                   0.00       0.17 r
  add_9_aco_U267/ZN (NOR2_X1)              0.01      0.03       0.20 f
  add_9_aco_n320 (net)           2                   0.00       0.20 f
  add_9_aco_U17/ZN (OAI211_X1)             0.02      0.04       0.24 r
  add_9_aco_n11 (net)            1                   0.00       0.24 r
  add_9_aco_U107/ZN (AND4_X2)              0.03      0.09       0.34 r
  add_9_aco_n80 (net)           10                   0.00       0.34 r
  add_9_aco_U349/ZN (OAI21_X1)             0.01      0.04       0.38 f
  add_9_aco_n164 (net)           1                   0.00       0.38 f
  add_9_aco_U372/ZN (XNOR2_X1)             0.01      0.05       0.43 f
  mux_0[30] (net)                1                   0.00       0.43 f
  U110/ZN (AOI22_X1)                       0.03      0.05       0.49 r
  n80 (net)                      1                   0.00       0.49 r
  U111/ZN (INV_X1)                         0.01      0.02       0.51 f
  n82 (net)                      1                   0.00       0.51 f
  reg_0_reg_30_/D (DFF_X1)                 0.01      0.01       0.52 f
  data arrival time                                             0.52

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.46


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  SEL_0 (in)                               0.00      0.00       0.00 r
  SEL_0 (net)                   29                   0.00       0.00 r
  mult_add_9_aco_U4/ZN (AND2_X1)           0.01      0.06       0.06 r
  N4 (net)                       3                   0.00       0.06 r
  add_9_aco_U18/Z (CLKBUF_X1)              0.01      0.04       0.10 r
  add_9_aco_n32 (net)            1                   0.00       0.10 r
  add_9_aco_U319/ZN (OAI211_X1)            0.02      0.05       0.15 f
  add_9_aco_n133 (net)           3                   0.00       0.15 f
  add_9_aco_U88/ZN (AND3_X1)               0.01      0.05       0.20 f
  add_9_aco_n63 (net)            2                   0.00       0.20 f
  add_9_aco_U96/ZN (OAI21_X1)              0.02      0.04       0.24 r
  add_9_aco_n127 (net)           1                   0.00       0.24 r
  add_9_aco_U317/ZN (NAND2_X1)             0.01      0.03       0.27 f
  add_9_aco_n125 (net)           2                   0.00       0.27 f
  add_9_aco_U236/ZN (AND2_X1)              0.01      0.04       0.31 f
  add_9_aco_n90 (net)            1                   0.00       0.31 f
  add_9_aco_U253/ZN (OAI21_X1)             0.02      0.04       0.35 r
  add_9_aco_n117 (net)           1                   0.00       0.35 r
  add_9_aco_U361/ZN (INV_X1)               0.01      0.02       0.37 f
  add_9_aco_n113 (net)           1                   0.00       0.37 f
  add_9_aco_U359/ZN (OAI21_X1)             0.02      0.04       0.41 r
  add_9_aco_n109 (net)           1                   0.00       0.41 r
  add_9_aco_U358/ZN (XNOR2_X1)             0.01      0.03       0.44 f
  mux_0[7] (net)                 1                   0.00       0.44 f
  U85/Z (MUX2_X1)                          0.01      0.06       0.51 f
  n105 (net)                     1                   0.00       0.51 f
  reg_0_reg_7_/D (DFF_X1)                  0.01      0.01       0.51 f
  data arrival time                                             0.51

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  SEL_0 (in)                               0.00      0.00       0.00 f
  SEL_0 (net)                   29                   0.00       0.00 f
  mult_add_9_aco_U14/ZN (AND2_X1)          0.01      0.05       0.05 f
  N12 (net)                      3                   0.00       0.05 f
  add_9_aco_U6/Z (CLKBUF_X1)               0.01      0.04       0.10 f
  add_9_aco_n62 (net)            2                   0.00       0.10 f
  add_9_aco_U199/ZN (AND2_X1)              0.01      0.04       0.14 f
  add_9_aco_n88 (net)            2                   0.00       0.14 f
  add_9_aco_U198/ZN (NOR2_X1)              0.02      0.04       0.17 r
  add_9_aco_n87 (net)            1                   0.00       0.17 r
  add_9_aco_U267/ZN (NOR2_X1)              0.01      0.03       0.20 f
  add_9_aco_n320 (net)           2                   0.00       0.20 f
  add_9_aco_U17/ZN (OAI211_X1)             0.02      0.04       0.24 r
  add_9_aco_n11 (net)            1                   0.00       0.24 r
  add_9_aco_U107/ZN (AND4_X2)              0.03      0.09       0.34 r
  add_9_aco_n80 (net)           10                   0.00       0.34 r
  add_9_aco_U352/ZN (OAI211_X1)            0.02      0.05       0.38 f
  add_9_aco_n229 (net)           1                   0.00       0.38 f
  add_9_aco_U166/ZN (XNOR2_X1)             0.01      0.06       0.44 f
  mux_0[24] (net)                1                   0.00       0.44 f
  U103/Z (MUX2_X1)                         0.01      0.06       0.50 f
  n88 (net)                      1                   0.00       0.50 f
  reg_0_reg_24_/D (DFF_X1)                 0.01      0.01       0.51 f
  data arrival time                                             0.51

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: SEL_0 (input port)
  Endpoint: reg_0_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  SEL_0 (in)                               0.00      0.00       0.00 f
  SEL_0 (net)                   29                   0.00       0.00 f
  mult_add_9_aco_U14/ZN (AND2_X1)          0.01      0.05       0.05 f
  N12 (net)                      3                   0.00       0.05 f
  add_9_aco_U6/Z (CLKBUF_X1)               0.01      0.04       0.10 f
  add_9_aco_n62 (net)            2                   0.00       0.10 f
  add_9_aco_U199/ZN (AND2_X1)              0.01      0.04       0.14 f
  add_9_aco_n88 (net)            2                   0.00       0.14 f
  add_9_aco_U198/ZN (NOR2_X1)              0.02      0.04       0.17 r
  add_9_aco_n87 (net)            1                   0.00       0.17 r
  add_9_aco_U267/ZN (NOR2_X1)              0.01      0.03       0.20 f
  add_9_aco_n320 (net)           2                   0.00       0.20 f
  add_9_aco_U17/ZN (OAI211_X1)             0.02      0.04       0.24 r
  add_9_aco_n11 (net)            1                   0.00       0.24 r
  add_9_aco_U107/ZN (AND4_X2)              0.03      0.09       0.34 r
  add_9_aco_n80 (net)           10                   0.00       0.34 r
  add_9_aco_U351/ZN (OAI211_X1)            0.02      0.05       0.38 f
  add_9_aco_n298 (net)           1                   0.00       0.38 f
  add_9_aco_U168/ZN (XNOR2_X1)             0.01      0.06       0.44 f
  mux_0[18] (net)                1                   0.00       0.44 f
  U95/Z (MUX2_X1)                          0.01      0.06       0.50 f
  n94 (net)                      1                   0.00       0.50 f
  reg_0_reg_18_/D (DFF_X1)                 0.01      0.01       0.51 f
  data arrival time                                             0.51

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.45


  Startpoint: reg_0_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_9_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_9_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[9] (net)                 1                   0.00       0.08 r
  reg_0[9] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_8_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_8_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[8] (net)                 1                   0.00       0.08 r
  reg_0[8] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_7_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[7] (net)                 1                   0.00       0.08 r
  reg_0[7] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[6] (net)                 1                   0.00       0.08 r
  reg_0[6] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_5_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_5_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[5] (net)                 1                   0.00       0.08 r
  reg_0[5] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[4] (net)                 1                   0.00       0.08 r
  reg_0[4] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_3_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_3_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[3] (net)                 1                   0.00       0.08 r
  reg_0[3] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_2_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_2_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[2] (net)                 1                   0.00       0.08 r
  reg_0[2] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_1_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[1] (net)                 1                   0.00       0.08 r
  reg_0[1] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: reg_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_0[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_ref          5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  reg_0_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  reg_0_reg_0_/Q (DFF_X1)                  0.01      0.08       0.08 r
  reg_0[0] (net)                 1                   0.00       0.08 r
  reg_0[0] (out)                           0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
