#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 27 22:31:29 2016
# Process ID: 2316
# Log file: C:/Users/pc/Desktop/lab3/lab5_2_2/vivado.log
# Journal file: C:/Users/pc/Desktop/lab3/lab5_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.xpr
add_files -norecurse C:/Users/pc/Desktop/lab3/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch_dataflow.v
update_compile_order -fileset sources_1
remove_files C:/Users/pc/Desktop/lab3/lab5_1_3/lab5_1_3.srcs/sources_1/new/D_latch_dataflow.v
add_files -norecurse {C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch_dataflow.v C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior.v}
update_compile_order -fileset sources_1
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
file delete -force C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
source lab5_2_2_tb.tcl
close_sim
close_project
create_project lab5_2_3 C:/Users/pc/Desktop/lab3/lab5_2_3 -part xc7vx485tffg1157-1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_synchronous_reset.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_ff_with_synchronous_reset.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_ff_with_synch_reset_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_ff_with_synch_reset_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [current_fileset -simset]
launch_simulation
source D_ff_with_synch_reset_behavior_tb.tcl
close_sim
close_project
create_project lab5_2_4 C:/Users/pc/Desktop/lab3/lab5_2_4 -part xc7vx485tffg1157-1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_ff_with_ce_and_synch_reset_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source D_ff_with_ce_and_synch_reset_behavior.tcl
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_ff_with_ce_and_synch_reset_behavior_tb.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source D_ff_with_ce_and_synch_reset_behavior.tcl
close_sim
launch_simulation
source D_ff_with_ce_and_synch_reset_behavior.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source D_ff_with_ce_and_synch_reset_behavior_tb.tcl
close_sim
close_sim
close_project
create_project lab5_2_5 C:/Users/pc/Desktop/lab3/lab5_2_5 -part xc7vx485tffg1157-1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sources_1/new/T_ff_enable_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab5_2_5/lab5_2_5.srcs/sim_1/new/T_ff_enable_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source T_ff_enable_behavior_tb.tcl
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
close_sim
launch_simulation
source T_ff_enable_behavior_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source T_ff_enable_behavior_tb.tcl
close_sim
launch_simulation
source T_ff_enable_behavior_tb.tcl
close_sim
close_project
create_project lab6_1_1 C:/Users/pc/Desktop/lab3/lab6_1_1 -part xc7vx485tffg1157-1
file mkdir C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v w ]
add_files C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
file delete -force C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab3/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_with_synch_reset_load_behavior_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source Register_with_synch_reset_load_behavior_tb.tcl
close_sim
launch_simulation
source Register_with_synch_reset_load_behavior_tb.tcl
close_sim
close_project
