// Seed: 2599027338
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  logic id_3, id_4, id_5;
  assign id_3[-1'b0] = id_0 ? id_0 : -1 == -1 - id_5;
  reg id_6;
  initial id_6 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output wire id_2,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    input wire id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16,
    input tri1 id_17
);
  assign id_1 = (1);
  module_0 modCall_1 (
      id_15,
      id_16
  );
  assign modCall_1.id_6 = 0;
endmodule
