Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jul 21 08:55:22 2022
| Host         : debian running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.240        0.000                      0                 1751        0.067        0.000                      0                 1751        3.750        0.000                       0                   686  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.240        0.000                      0                 1751        0.067        0.000                      0                 1751        3.750        0.000                       0                   686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 3.324ns (43.275%)  route 4.357ns (56.725%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.061    11.743    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.348    12.091 r  picorv32_core/reg_out[17]_i_4/O
                         net (fo=1, routed)           0.914    13.004    picorv32_core/reg_out[17]_i_4_n_0
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.128 r  picorv32_core/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    13.128    picorv32_core/reg_out[17]
    SLICE_X19Y37         FDRE                                         r  picorv32_core/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.685    15.107    picorv32_core/clk
    SLICE_X19Y37         FDRE                                         r  picorv32_core/reg_out_reg[17]/C
                         clock pessimism              0.267    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X19Y37         FDRE (Setup_fdre_C_D)        0.029    15.368    picorv32_core/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 3.324ns (43.559%)  route 4.307ns (56.441%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.107    11.788    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.348    12.136 r  picorv32_core/reg_out[21]_i_4/O
                         net (fo=1, routed)           0.818    12.954    picorv32_core/reg_out[21]_i_4_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.078 r  picorv32_core/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    13.078    picorv32_core/reg_out[21]
    SLICE_X15Y41         FDRE                                         r  picorv32_core/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.691    15.113    picorv32_core/clk
    SLICE_X15Y41         FDRE                                         r  picorv32_core/reg_out_reg[21]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.029    15.374    picorv32_core/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 3.324ns (43.628%)  route 4.295ns (56.372%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.056    11.737    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.348    12.085 r  picorv32_core/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.857    12.942    picorv32_core/reg_out[23]_i_4_n_0
    SLICE_X19Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.066 r  picorv32_core/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000    13.066    picorv32_core/reg_out[23]
    SLICE_X19Y41         FDRE                                         r  picorv32_core/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.688    15.110    picorv32_core/clk
    SLICE_X19Y41         FDRE                                         r  picorv32_core/reg_out_reg[23]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.029    15.371    picorv32_core/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 3.324ns (43.660%)  route 4.289ns (56.340%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.048    11.729    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.348    12.077 r  picorv32_core/reg_out[25]_i_4/O
                         net (fo=1, routed)           0.859    12.937    picorv32_core/reg_out[25]_i_4_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.061 r  picorv32_core/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.000    13.061    picorv32_core/reg_out[25]
    SLICE_X15Y41         FDRE                                         r  picorv32_core/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.691    15.113    picorv32_core/clk
    SLICE_X15Y41         FDRE                                         r  picorv32_core/reg_out_reg[25]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)        0.031    15.376    picorv32_core/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.324ns (43.898%)  route 4.248ns (56.102%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          0.997    11.678    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.348    12.026 r  picorv32_core/reg_out[30]_i_4/O
                         net (fo=1, routed)           0.869    12.895    picorv32_core/reg_out[30]_i_4_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.019 r  picorv32_core/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    13.019    picorv32_core/reg_out[30]
    SLICE_X15Y42         FDRE                                         r  picorv32_core/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.691    15.113    picorv32_core/clk
    SLICE_X15Y42         FDRE                                         r  picorv32_core/reg_out_reg[30]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)        0.029    15.374    picorv32_core/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 memory_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 3.324ns (43.679%)  route 4.286ns (56.321%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.845     5.447    clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  memory_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.901 r  memory_reg_1/DOBDO[7]
                         net (fo=5, routed)           1.485     9.386    picorv32_core/mem_rdata[15]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.510 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.151     9.661    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     9.785 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.746    10.531    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.150    10.681 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.050    11.732    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.348    12.080 r  picorv32_core/reg_out[27]_i_4/O
                         net (fo=1, routed)           0.853    12.933    picorv32_core/reg_out[27]_i_4_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.057 r  picorv32_core/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.000    13.057    picorv32_core/reg_out[27]
    SLICE_X14Y42         FDRE                                         r  picorv32_core/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.691    15.113    picorv32_core/clk
    SLICE_X14Y42         FDRE                                         r  picorv32_core/reg_out_reg[27]/C
                         clock pessimism              0.267    15.381    
                         clock uncertainty           -0.035    15.345    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.079    15.424    picorv32_core/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.331ns (46.662%)  route 3.808ns (53.338%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.852     5.454    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.908 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.268     9.177    picorv32_core/mem_rdata[2]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.152     9.329 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.452     9.781    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.353    10.134 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.507    10.641    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.765 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.628    11.393    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.564    12.082    picorv32_core/instr_retirq0
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.124    12.206 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.387    12.593    picorv32_core/decoded_rs1__0
    SLICE_X5Y36          FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.765    15.187    picorv32_core/clk
    SLICE_X5Y36          FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/C
                         clock pessimism              0.267    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X5Y36          FDSE (Setup_fdse_C_S)       -0.429    14.990    picorv32_core/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.331ns (46.662%)  route 3.808ns (53.338%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.852     5.454    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.908 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.268     9.177    picorv32_core/mem_rdata[2]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.152     9.329 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.452     9.781    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.353    10.134 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.507    10.641    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.765 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.628    11.393    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.564    12.082    picorv32_core/instr_retirq0
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.124    12.206 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.387    12.593    picorv32_core/decoded_rs1__0
    SLICE_X5Y36          FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.765    15.187    picorv32_core/clk
    SLICE_X5Y36          FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/C
                         clock pessimism              0.267    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X5Y36          FDSE (Setup_fdse_C_S)       -0.429    14.990    picorv32_core/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.331ns (46.662%)  route 3.808ns (53.338%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.852     5.454    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.908 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.268     9.177    picorv32_core/mem_rdata[2]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.152     9.329 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.452     9.781    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.353    10.134 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.507    10.641    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.765 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.628    11.393    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.564    12.082    picorv32_core/instr_retirq0
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.124    12.206 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.387    12.593    picorv32_core/decoded_rs1__0
    SLICE_X5Y36          FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.765    15.187    picorv32_core/clk
    SLICE_X5Y36          FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/C
                         clock pessimism              0.267    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    14.990    picorv32_core/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.331ns (46.662%)  route 3.808ns (53.338%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.852     5.454    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.908 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.268     9.177    picorv32_core/mem_rdata[2]
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.152     9.329 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.452     9.781    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I5_O)        0.353    10.134 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.507    10.641    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.765 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.628    11.393    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.564    12.082    picorv32_core/instr_retirq0
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.124    12.206 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.387    12.593    picorv32_core/decoded_rs1__0
    SLICE_X5Y36          FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.765    15.187    picorv32_core/clk
    SLICE_X5Y36          FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/C
                         clock pessimism              0.267    15.455    
                         clock uncertainty           -0.035    15.419    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    14.990    picorv32_core/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picorv32_core/reg_op2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.896%)  route 0.142ns (50.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.632     1.552    picorv32_core/clk
    SLICE_X9Y29          FDRE                                         r  picorv32_core/reg_op2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  picorv32_core/reg_op2_reg[2]/Q
                         net (fo=12, routed)          0.142     1.835    mem_la_wdata[2]
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.951     2.116    clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  memory_reg_0/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.767    memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.755%)  route 0.202ns (55.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.633     1.553    picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_core/latched_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  picorv32_core/latched_rd_reg[3]/Q
                         net (fo=93, routed)          0.202     1.919    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD3
    SLICE_X10Y29         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMS32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.806    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.895%)  route 0.320ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.631     1.551    picorv32_core/clk
    SLICE_X10Y28         FDRE                                         r  picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  picorv32_core/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.320     2.035    picorv32_core/cpuregs_reg_r2_0_31_0_5/ADDRD1
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.905     2.070    picorv32_core/cpuregs_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y29         RAMD32                                       r  picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.566    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    picorv32_core/cpuregs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6     memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5     memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     memory_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y36     out_byte_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y29    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



