TimeQuest Timing Analyzer report for lab
Mon Dec 16 23:38:17 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 11. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[17]'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 15. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 16. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 19. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 20. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 21. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[17]'
 22. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 23. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
 24. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 25. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 26. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 27. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 30. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 31. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 32. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[17]'
 33. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 85C Model Metastability Report
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 57. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'
 58. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 59. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 61. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 62. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 64. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 65. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 66. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 67. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'
 68. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 69. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
 70. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 71. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 72. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 73. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 76. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 77. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 78. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'
 79. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Propagation Delay
 94. Minimum Propagation Delay
 95. Slow 1200mV 0C Model Metastability Report
 96. Fast 1200mV 0C Model Setup Summary
 97. Fast 1200mV 0C Model Hold Summary
 98. Fast 1200mV 0C Model Recovery Summary
 99. Fast 1200mV 0C Model Removal Summary
100. Fast 1200mV 0C Model Minimum Pulse Width Summary
101. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
102. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'
103. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
104. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
106. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
107. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
109. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
110. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
111. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
112. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'
113. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
114. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'
115. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
116. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
117. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
118. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
121. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
122. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
123. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'
124. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
134. Setup Times
135. Hold Times
136. Clock to Output Times
137. Minimum Clock to Output Times
138. Propagation Delay
139. Minimum Propagation Delay
140. Fast 1200mV 0C Model Metastability Report
141. Multicorner Timing Analysis Summary
142. Setup Times
143. Hold Times
144. Clock to Output Times
145. Minimum Clock to Output Times
146. Progagation Delay
147. Minimum Progagation Delay
148. Board Trace Model Assignments
149. Input Transition Times
150. Slow Corner Signal Integrity Metrics
151. Fast Corner Signal Integrity Metrics
152. Setup Transfers
153. Hold Transfers
154. Recovery Transfers
155. Removal Transfers
156. Report TCCS
157. Report RSKM
158. Unconstrained Paths
159. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lab                                                            ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; lab:inst4|UA:inst100|y[1]                         ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[1] }                         ;
; lab:inst4|UA:inst100|y[11]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[11] }                        ;
; lab:inst4|UA:inst100|y[17]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[17] }                        ;
; lab:inst4|UA:inst100|y[23]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[23] }                        ;
; lab:inst4|UA:inst100|y[24]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[24] }                        ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 30.55 MHz  ; 30.55 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 173.82 MHz ; 173.82 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -8.183 ; -8.183        ;
; lab:inst4|UA:inst100|y[17]                        ; -6.639 ; -6.639        ;
; USBBridge:inst|USBRDn                             ; -4.753 ; -393.818      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.421 ; -124.125      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.905 ; -72.289       ;
; lab:inst4|UA:inst100|y[1]                         ; -1.804 ; -1.804        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.888 ; -14.741       ;
; USBBridge:inst|USBRDn                             ; -0.108 ; -0.813        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.435  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 2.259  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.256  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 4.522  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.837 ; -4.837        ;
; lab:inst4|UA:inst100|y[17]                        ; -4.661 ; -4.661        ;
; lab:inst4|UA:inst100|y[23]                        ; -4.472 ; -4.472        ;
; lab:inst4|UA:inst100|y[11]                        ; -4.305 ; -4.305        ;
; USBBridge:inst|USBRDn                             ; -2.692 ; -5.374        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.632 ; -2.452        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.827 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 4.044 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 4.288 ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 4.482 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.598 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.929  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.671 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -8.183 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.717     ; 6.397      ;
; -7.992 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.717     ; 6.206      ;
; -6.944 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.741     ; 5.134      ;
; -6.926 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.741     ; 5.116      ;
; -6.827 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 5.009      ;
; -6.737 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.742     ; 4.926      ;
; -6.730 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.746     ; 4.915      ;
; -6.630 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.743     ; 4.818      ;
; -6.607 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 4.820      ;
; -6.592 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 4.774      ;
; -6.326 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.746     ; 4.511      ;
; -6.317 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.743     ; 4.505      ;
; -6.302 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 4.515      ;
; -6.233 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.740     ; 4.424      ;
; -6.232 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 4.414      ;
; -6.219 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.743     ; 4.407      ;
; -6.166 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.746     ; 4.351      ;
; -6.044 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.741     ; 4.234      ;
; -5.934 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 4.147      ;
; -5.912 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 4.094      ;
; -5.898 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.743     ; 4.086      ;
; -5.843 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.750     ; 4.024      ;
; -5.762 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 3.975      ;
; -5.573 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 3.786      ;
; -5.568 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 3.781      ;
; -5.525 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.718     ; 3.738      ;
; -5.442 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.741     ; 3.632      ;
; -5.423 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 3.607      ;
; -5.289 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.740     ; 3.480      ;
; -5.211 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.393      ;
; -5.165 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.347      ;
; -5.129 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.311      ;
; -5.116 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.740     ; 3.307      ;
; -4.983 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.165      ;
; -4.934 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.740     ; 3.125      ;
; -4.900 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.082      ;
; -4.835 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.750     ; 3.016      ;
; -4.832 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 3.014      ;
; -4.720 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.740     ; 2.911      ;
; -4.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.750     ; 2.837      ;
; -4.628 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.749     ; 2.810      ;
; -4.479 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.663      ;
; -4.395 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.579      ;
; -4.334 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.518      ;
; -4.247 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.431      ;
; -4.189 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.373      ;
; -4.041 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.225      ;
; -3.960 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.144      ;
; -3.899 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 2.083      ;
; -3.814 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.747     ; 1.998      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -6.639 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 4.113      ;
; -6.454 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.513     ; 3.872      ;
; -6.454 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.928      ;
; -6.453 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.927      ;
; -6.429 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.903      ;
; -6.303 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.777      ;
; -6.259 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.733      ;
; -6.206 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.680      ;
; -6.159 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.457     ; 3.633      ;
; -5.666 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 3.117      ;
; -5.630 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 3.081      ;
; -5.404 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.855      ;
; -5.365 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.816      ;
; -5.263 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.714      ;
; -5.171 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.622      ;
; -5.137 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.588      ;
; -5.006 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.480     ; 2.457      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.753 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.665      ;
; -4.753 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.665      ;
; -4.608 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.520      ;
; -4.608 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.520      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.420      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.420      ;
; -4.438 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.321      ;
; -4.438 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.321      ;
; -4.438 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.321      ;
; -4.438 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.321      ;
; -4.438 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.321      ;
; -4.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.279      ;
; -4.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.279      ;
; -4.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.176      ;
; -4.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.176      ;
; -4.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.176      ;
; -4.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.176      ;
; -4.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.176      ;
; -4.281 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.193      ;
; -4.281 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.193      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.161      ;
; -4.249 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.161      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.076      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.076      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.076      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.076      ;
; -4.193 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 5.076      ;
; -4.156 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.066      ;
; -4.156 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.066      ;
; -4.156 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 5.066      ;
; -4.155 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.067      ;
; -4.155 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.067      ;
; -4.142 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.119     ; 5.024      ;
; -4.101 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.981      ;
; -4.057 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.975      ;
; -4.057 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.975      ;
; -4.057 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.975      ;
; -4.057 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.975      ;
; -4.052 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.935      ;
; -4.052 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.935      ;
; -4.052 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.935      ;
; -4.052 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.935      ;
; -4.052 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.935      ;
; -4.011 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.921      ;
; -4.011 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.921      ;
; -4.011 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.921      ;
; -3.997 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.119     ; 4.879      ;
; -3.992 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 4.904      ;
; -3.992 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 4.904      ;
; -3.966 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.849      ;
; -3.966 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.849      ;
; -3.966 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.849      ;
; -3.966 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.849      ;
; -3.966 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.849      ;
; -3.956 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.836      ;
; -3.947 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.857      ;
; -3.947 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.857      ;
; -3.947 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.857      ;
; -3.947 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.857      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.817      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.817      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.817      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.817      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.817      ;
; -3.912 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.830      ;
; -3.912 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.830      ;
; -3.912 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.830      ;
; -3.912 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.830      ;
; -3.899 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.122     ; 4.778      ;
; -3.899 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.122     ; 4.778      ;
; -3.893 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.773      ;
; -3.874 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.792      ;
; -3.874 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.792      ;
; -3.874 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.792      ;
; -3.874 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.792      ;
; -3.856 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.736      ;
; -3.840 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.723      ;
; -3.840 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.723      ;
; -3.840 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.723      ;
; -3.840 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.723      ;
; -3.840 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.118     ; 4.723      ;
; -3.802 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.712      ;
; -3.802 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.712      ;
; -3.802 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.712      ;
; -3.802 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.091     ; 4.712      ;
; -3.783 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.663      ;
; -3.783 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.663      ;
; -3.783 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.663      ;
; -3.783 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.663      ;
; -3.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.122     ; 4.633      ;
; -3.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.122     ; 4.633      ;
; -3.748 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.628      ;
; -3.729 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.647      ;
; -3.729 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.647      ;
; -3.729 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.647      ;
; -3.729 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.647      ;
; -3.715 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.121     ; 4.595      ;
; -3.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.615      ;
; -3.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 4.615      ;
; -3.700 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.616      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.421 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.927      ; 5.289      ;
; -3.340 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.926      ; 5.207      ;
; -3.296 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.927      ; 5.164      ;
; -3.217 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.915      ; 5.073      ;
; -3.147 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 4.988      ;
; -2.742 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.613      ;
; -2.739 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.610      ;
; -2.687 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.558      ;
; -2.646 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.932      ; 4.519      ;
; -2.605 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.932      ; 4.478      ;
; -2.436 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.906      ; 4.283      ;
; -2.400 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.271      ;
; -2.398 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.269      ;
; -2.398 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.269      ;
; -2.272 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.143      ;
; -2.272 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 4.143      ;
; -2.132 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.973      ;
; -1.935 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.776      ;
; -1.918 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.759      ;
; -1.603 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.444      ;
; -1.521 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.868      ; 3.330      ;
; -1.468 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.309      ;
; -1.402 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.799      ; 5.152      ;
; -1.400 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.241      ;
; -1.380 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.846      ; 3.167      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 3.129      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 3.124      ;
; -1.347 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.188      ;
; -1.347 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.799      ; 5.097      ;
; -1.329 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.786      ; 5.066      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 3.124      ;
; -1.313 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.787      ; 5.051      ;
; -1.237 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.900      ; 3.078      ;
; -1.164 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.930      ; 3.035      ;
; -1.163 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.940      ;
; -1.162 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.901      ; 3.004      ;
; -1.162 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.901      ; 3.004      ;
; -1.162 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.901      ; 3.004      ;
; -1.157 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.861      ; 2.959      ;
; -1.129 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.828      ; 2.898      ;
; -1.124 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.900      ;
; -1.088 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.802      ; 2.831      ;
; -1.084 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.859      ; 2.884      ;
; -1.082 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.859      ;
; -1.081 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.831      ; 2.853      ;
; -1.081 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.858      ;
; -1.078 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.866      ; 2.885      ;
; -1.058 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.832      ;
; -1.057 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.859      ; 2.857      ;
; -1.055 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.859      ; 2.855      ;
; -1.050 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.826      ;
; -1.041 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.817      ;
; -1.037 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.814      ;
; -1.033 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.809      ;
; -1.019 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.793      ;
; -1.006 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.830      ; 2.777      ;
; -1.002 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.828      ; 2.771      ;
; -1.001 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.775      ;
; -0.993 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.767      ;
; -0.990 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.766      ;
; -0.987 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.830      ; 2.758      ;
; -0.983 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.861      ; 2.785      ;
; -0.975 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.749      ;
; -0.969 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.746      ;
; -0.965 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.741      ;
; -0.961 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.737      ;
; -0.959 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.834      ; 2.734      ;
; -0.953 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.833      ; 2.727      ;
; -0.952 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.753      ;
; -0.946 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.859      ; 2.746      ;
; -0.943 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.744      ;
; -0.942 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.847      ; 2.730      ;
; -0.938 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.861      ; 2.740      ;
; -0.929 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.835      ; 2.705      ;
; -0.928 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.837      ; 2.706      ;
; -0.909 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.710      ;
; -0.908 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.838      ; 2.687      ;
; -0.908 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.709      ;
; -0.886 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.857      ; 2.684      ;
; -0.871 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.861      ; 2.673      ;
; -0.860 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.861      ; 2.662      ;
; -0.846 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.623      ;
; -0.845 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.828      ; 2.614      ;
; -0.830 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.806      ; 2.577      ;
; -0.826 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.836      ; 2.603      ;
; -0.823 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.858      ; 2.622      ;
; -0.811 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.831      ; 2.583      ;
; -0.803 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.604      ;
; -0.803 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.860      ; 2.604      ;
; -0.785 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.914      ; 2.640      ;
; -0.744 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.859      ; 2.544      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.306 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.023      ; 5.041      ;
; -0.301 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.008      ; 5.011      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.905 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.251     ; 2.075      ;
; -2.781 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.248     ; 1.954      ;
; -2.763 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.247     ; 1.937      ;
; -2.738 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.910      ;
; -2.728 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.298     ; 1.851      ;
; -2.716 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.242     ; 1.895      ;
; -2.475 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.248     ; 1.648      ;
; -2.458 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.251     ; 1.628      ;
; -2.443 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.611      ;
; -2.441 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.609      ;
; -2.407 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.579      ;
; -2.402 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.570      ;
; -2.400 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.255     ; 1.566      ;
; -2.392 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.564      ;
; -2.377 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.549      ;
; -2.344 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.250     ; 1.515      ;
; -2.329 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.255     ; 1.495      ;
; -2.296 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.468      ;
; -2.154 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.322      ;
; -2.151 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.251     ; 1.321      ;
; -2.146 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.314      ;
; -2.086 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.250     ; 1.257      ;
; -2.074 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.250     ; 1.245      ;
; -1.946 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.118      ;
; -1.946 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.253     ; 1.114      ;
; -1.934 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 1.106      ;
; -1.774 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.250     ; 0.945      ;
; -1.752 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.250     ; 0.923      ;
; -1.751 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 0.923      ;
; -1.749 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 0.921      ;
; -1.735 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 0.907      ;
; -1.735 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 0.907      ;
; -1.735 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.249     ; 0.907      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -1.804 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -1.699     ; 1.116      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.888 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.751      ; 4.436      ;
; -0.801 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.754      ; 4.526      ;
; -0.752 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.754      ; 4.575      ;
; -0.730 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.737      ; 4.580      ;
; -0.604 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.754      ; 4.223      ;
; -0.556 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.754      ; 4.271      ;
; -0.509 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.680      ; 4.744      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.364 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.705      ; 4.904      ;
; -0.347 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.680      ; 4.406      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.343 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.703      ; 4.923      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.313 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.696      ; 4.946      ;
; -0.304 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.680      ; 4.949      ;
; -0.273 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.706      ; 4.996      ;
; -0.273 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.706      ; 4.996      ;
; -0.273 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.706      ; 4.996      ;
; -0.266 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.751      ; 4.558      ;
; -0.265 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.737      ; 4.545      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.174 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.705      ; 4.594      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.150 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.703      ; 4.616      ;
; -0.073 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.706      ; 4.696      ;
; -0.073 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.706      ; 4.696      ;
; -0.073 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.706      ; 4.696      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; -0.032 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.696      ; 4.727      ;
; 0.012  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.680      ; 4.765      ;
; 0.365  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.709      ; 2.386      ;
; 0.372  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.679      ; 2.363      ;
; 0.394  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.652      ; 2.358      ;
; 0.395  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.723      ; 2.430      ;
; 0.398  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.679      ; 2.389      ;
; 0.407  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.681      ; 2.400      ;
; 0.411  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.681      ; 2.404      ;
; 0.413  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.647      ; 2.372      ;
; 0.423  ; lab:inst4|UA:inst100|pc[6]                                 ; lab:inst4|UA:inst100|pc[6]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[2]                                 ; lab:inst4|UA:inst100|pc[2]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[4]                                 ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.424  ; USBBridge:inst|DFFE_inst23                                 ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.432  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.709      ; 2.453      ;
; 0.440  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.657      ; 2.409      ;
; 0.445  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.653      ; 2.410      ;
; 0.446  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.657      ; 2.415      ;
; 0.473  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.682      ; 2.467      ;
; 0.474  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.653      ; 2.439      ;
; 0.481  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.682      ; 2.475      ;
; 0.488  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.653      ; 2.453      ;
; 0.496  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.659      ; 2.467      ;
; 0.499  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.653      ; 2.464      ;
; 0.517  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.655      ; 2.484      ;
; 0.521  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.656      ; 2.489      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.108 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.289      ;
; -0.057 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.340      ;
; 0.398  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 3.759      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.559  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 3.951      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.578  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.975      ;
; 0.609  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[1]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.191      ; 3.092      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.673  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.069      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.771  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.168      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.093      ; 4.158      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.819  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.216      ;
; 0.847  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.208      ;
; 0.847  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.208      ;
; 0.847  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.208      ;
; 0.847  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.208      ;
; 0.847  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.208      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.860  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.104      ; 4.256      ;
; 0.888  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.067      ; 4.247      ;
; 0.888  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.067      ; 4.247      ;
; 0.888  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.067      ; 4.247      ;
; 0.901  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.099      ; 4.292      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.917  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.069      ; 4.278      ;
; 0.981  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.942      ; 3.215      ;
; 1.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 4.357      ;
; 1.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 4.357      ;
; 1.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 4.357      ;
; 1.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 4.357      ;
; 1.016  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.102      ; 4.410      ;
; 1.016  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.102      ; 4.410      ;
; 1.021  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 4.413      ;
; 1.021  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.100      ; 4.413      ;
; 1.048  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.064      ; 4.404      ;
; 1.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.063      ; 4.410      ;
; 1.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.063      ; 4.410      ;
; 1.105  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.502      ;
; 1.105  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.502      ;
; 1.105  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.502      ;
; 1.105  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 4.502      ;
; 1.224  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.096      ; 4.612      ;
; 1.224  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.096      ; 4.612      ;
; 1.224  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.096      ; 4.612      ;
; 1.224  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.096      ; 4.612      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.435 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.818      ;
; 1.436 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.819      ;
; 1.436 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.819      ;
; 1.444 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.410     ; 0.826      ;
; 1.444 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.827      ;
; 1.444 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.827      ;
; 1.446 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.410     ; 0.828      ;
; 1.567 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.950      ;
; 1.601 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 0.984      ;
; 1.673 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.413     ; 1.052      ;
; 1.765 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 1.148      ;
; 1.772 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 1.155      ;
; 1.878 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.412     ; 1.258      ;
; 1.890 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.412     ; 1.270      ;
; 1.896 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.410     ; 1.278      ;
; 1.958 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.408     ; 1.342      ;
; 1.980 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.414     ; 1.358      ;
; 2.061 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 1.444      ;
; 2.088 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.414     ; 1.466      ;
; 2.091 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 1.474      ;
; 2.102 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.409     ; 1.485      ;
; 2.114 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.408     ; 1.498      ;
; 2.114 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.413     ; 1.493      ;
; 2.141 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.412     ; 1.521      ;
; 2.150 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.411     ; 1.531      ;
; 2.153 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.413     ; 1.532      ;
; 2.177 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.407     ; 1.562      ;
; 2.360 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.469     ; 1.683      ;
; 2.361 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 1.751      ;
; 2.410 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.406     ; 1.796      ;
; 2.413 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.408     ; 1.797      ;
; 2.418 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.407     ; 1.803      ;
; 2.541 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.411     ; 1.922      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 2.259 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.465     ; 1.016      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.256 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.569      ;
; 3.378 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.691      ;
; 3.396 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.709      ;
; 3.516 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.829      ;
; 3.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.969      ;
; 3.672 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 1.985      ;
; 3.795 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 2.108      ;
; 3.813 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 2.126      ;
; 3.935 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 2.248      ;
; 3.948 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.972     ; 2.258      ;
; 4.077 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.388      ;
; 4.122 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.962     ; 2.442      ;
; 4.190 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.962     ; 2.510      ;
; 4.218 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.972     ; 2.528      ;
; 4.234 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.545      ;
; 4.293 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.604      ;
; 4.377 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.688      ;
; 4.506 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.962     ; 2.826      ;
; 4.513 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.962     ; 2.833      ;
; 4.517 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.828      ;
; 4.610 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.921      ;
; 4.638 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 2.949      ;
; 4.642 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.969     ; 2.955      ;
; 4.712 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.964     ; 3.030      ;
; 4.760 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.101      ;
; 4.857 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.198      ;
; 4.891 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.232      ;
; 5.059 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.400      ;
; 5.090 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.431      ;
; 5.212 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.966     ; 3.528      ;
; 5.247 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 3.558      ;
; 5.258 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.972     ; 3.568      ;
; 5.300 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.962     ; 3.620      ;
; 5.369 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 3.680      ;
; 5.379 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.966     ; 3.695      ;
; 5.396 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.964     ; 3.714      ;
; 5.465 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.968     ; 3.779      ;
; 5.478 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.968     ; 3.792      ;
; 5.517 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.858      ;
; 5.602 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.966     ; 3.918      ;
; 5.650 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.941     ; 3.991      ;
; 5.688 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.966     ; 4.004      ;
; 5.722 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.940     ; 4.064      ;
; 5.736 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.964     ; 4.054      ;
; 5.832 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 4.143      ;
; 5.842 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.940     ; 4.184      ;
; 5.874 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.968     ; 4.188      ;
; 6.019 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.964     ; 4.337      ;
; 6.068 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.971     ; 4.379      ;
; 6.168 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.964     ; 4.486      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.522 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.071      ;
; 4.538 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.087      ;
; 4.648 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.197      ;
; 4.680 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.229      ;
; 4.810 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.359      ;
; 4.862 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.411      ;
; 4.963 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.512      ;
; 5.133 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.733     ; 2.682      ;
; 5.242 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.778     ; 2.746      ;
; 5.397 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 2.968      ;
; 5.496 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.067      ;
; 5.579 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.150      ;
; 5.651 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.222      ;
; 5.682 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.253      ;
; 5.732 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.303      ;
; 5.821 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.392      ;
; 5.860 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.711     ; 3.431      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.837 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.279     ; 2.489      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.661 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.538     ; 2.054      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.472 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -3.303     ; 2.100      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.305 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.798     ; 2.438      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.692 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.666     ; 1.947      ;
; -2.682 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.667     ; 1.936      ;
; -1.499 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 2.421      ;
; -1.460 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.080     ; 2.381      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.632  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.848      ; 2.421      ;
; -0.632  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.848      ; 2.421      ;
; -0.594  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.846      ; 2.381      ;
; -0.594  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.846      ; 2.381      ;
; 997.964 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.947      ;
; 997.964 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.947      ;
; 997.975 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
; 997.975 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.161 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.666      ; 2.139      ;
; 0.161 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.666      ; 2.139      ;
; 0.281 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.668      ; 2.261      ;
; 0.281 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.668      ; 2.261      ;
; 1.475 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.797      ;
; 1.475 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.797      ;
; 1.482 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
; 1.482 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.804      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.827 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.080      ; 2.139      ;
; 1.948 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.081      ; 2.261      ;
; 2.352 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.847     ; 1.797      ;
; 2.358 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.846     ; 1.804      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.044 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.031     ; 2.295      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.288 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.557     ; 2.013      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.482 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.802     ; 1.962      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.598 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.532     ; 2.348      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.273  ; 0.461        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.275  ; 0.463        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.317  ; 0.537        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.319  ; 0.539        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.388  ; 0.576        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.528  ; 0.528        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.254  ; 0.474        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.380  ; 0.568        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.671 ; 499.891      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                    ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                     ;
; 499.672 ; 499.892      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                     ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                     ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                    ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                     ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                     ;
; 499.673 ; 499.893      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                     ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                     ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                    ;
; 499.674 ; 499.894      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                     ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                    ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                    ;
; 499.675 ; 499.895      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                     ;
; 499.676 ; 499.896      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                    ;
; 499.676 ; 499.896      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                    ;
; 499.676 ; 499.896      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                    ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                     ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                      ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                      ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                      ;
; 499.730 ; 499.918      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                      ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                     ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                      ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ;
; 499.731 ; 499.919      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                     ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ;
; 499.732 ; 499.920      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 4.883  ; 4.992  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.883  ; 4.992  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.998  ; 4.019  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.360  ; 3.509  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 3.773  ; 3.926  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 3.251  ; 3.493  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.417  ; 3.629  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.578  ; 3.646  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.211  ; 3.370  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.453 ; -0.270 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.453 ; -0.270 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.777 ; -0.597 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 6.624  ; 6.610  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 3.511  ; 3.744  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 6.624  ; 6.610  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 6.770  ; 7.030  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 6.569  ; 6.863  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 9.341  ; 9.567  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 9.341  ; 9.567  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 8.629  ; 8.774  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 6.962  ; 7.282  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 6.962  ; 7.282  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 6.250  ; 6.489  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -1.622 ; -1.867 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -1.963 ; -2.210 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -1.854 ; -2.076 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -1.744 ; -1.937 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -2.321 ; -2.619 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -1.622 ; -1.867 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -1.916 ; -2.157 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -1.690 ; -1.888 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -1.789 ; -2.010 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.241  ; 1.072  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.984  ; 0.810  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.241  ; 1.072  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.734  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.173  ; 0.988  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.734  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -6.008 ; -6.279 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -5.851 ; -6.135 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 1.037  ; 0.713  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -3.017 ; -3.183 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.037  ; 0.713  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -3.899 ; -3.987 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -4.583 ; -4.749 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -3.899 ; -3.987 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.942  ; 9.088  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.942  ; 9.088  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 20.105 ; 19.300 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 17.251 ; 16.945 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 20.105 ; 19.300 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.660 ; 16.264 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.235 ; 14.880 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 13.884 ; 13.694 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.911 ; 17.267 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 18.202 ; 17.635 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.992 ; 16.572 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.658  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.498  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.399 ; 12.965 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.399 ; 12.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.356 ; 11.081 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.799 ; 12.527 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.118 ; 11.848 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.803  ; 9.722  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.860 ; 12.356 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.268 ; 10.947 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.090 ; 12.965 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 10.090 ; 10.270 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 10.090 ; 10.270 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.711  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 15.409 ; 15.112 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.409 ; 15.112 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 10.519 ; 10.233 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 11.182 ; 10.963 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.708 ; 10.443 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 11.022 ; 10.621 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.199 ; 9.927  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.355 ; 10.133 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.875 ; 10.842 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.536  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.536  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 18.911 ; 18.472 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.791 ; 15.682 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 18.911 ; 18.472 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 16.352 ; 15.906 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.428 ; 13.878 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.213 ; 13.933 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 16.846 ; 16.888 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 15.852 ; 15.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.183 ; 15.798 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.199  ; 5.050  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.065 ; 11.389 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.065 ; 11.389 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 13.563 ; 12.899 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 10.505 ; 10.169 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 13.563 ; 12.899 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.640 ; 11.308 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.975 ; 10.404 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 10.975 ; 10.404 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 8.335  ; 8.206  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 8.335  ; 8.206  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.312 ; 12.499 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.312 ; 12.499 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.562  ; 8.682  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.562  ; 8.682  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.539  ; 8.220  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.501  ; 9.300  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 9.353  ; 9.047  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.752  ; 9.505  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.502  ; 9.188  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 9.118  ; 8.994  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.539  ; 8.220  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 9.195  ; 8.919  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.243  ; 9.156  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.567  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.412  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.691  ; 8.583  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.927 ; 11.439 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.876  ; 9.545  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.684 ; 10.379 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.757 ; 10.438 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.691  ; 8.583  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.223 ; 10.793 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.717  ; 9.415  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.857 ; 11.721 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.318  ; 6.088  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.318  ; 9.492  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.088  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.760  ; 6.431  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.943  ; 7.693  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.221  ; 7.016  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.773  ; 7.604  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.014  ; 6.718  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.760  ; 6.431  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.933  ; 6.656  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.066  ; 6.832  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.637  ; 7.592  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.905  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.905  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.744  ; 4.744  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.367  ; 5.367  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.309  ; 5.309  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.309  ; 5.309  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.348  ; 5.348  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.779  ; 4.779  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.744  ; 4.744  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.644  ; 5.644  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.620  ; 5.620  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.693  ; 4.550  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 11.663 ; 11.007 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 11.663 ; 11.007 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 10.165 ; 9.844  ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 10.165 ; 9.844  ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 13.042 ; 12.370 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.237 ; 10.855 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.517 ; 9.946  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 10.517 ; 9.946  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 8.018  ; 7.847  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 8.018  ; 7.847  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.815 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.815 ; 12.030 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 7.339  ; 7.202  ; 7.648  ; 7.648  ;
; mode_usb_n ; usb_d[1]    ; 7.268  ; 7.137  ; 7.623  ; 7.623  ;
; mode_usb_n ; usb_d[2]    ; 7.268  ; 7.137  ; 7.623  ; 7.623  ;
; mode_usb_n ; usb_d[3]    ; 7.320  ; 7.183  ; 7.626  ; 7.626  ;
; mode_usb_n ; usb_d[4]    ; 6.728  ; 6.591  ; 6.997  ; 6.997  ;
; mode_usb_n ; usb_d[5]    ; 6.680  ; 6.549  ; 6.936  ; 6.936  ;
; mode_usb_n ; usb_d[6]    ; 7.618  ; 7.487  ; 8.009  ; 8.009  ;
; mode_usb_n ; usb_d[7]    ; 7.593  ; 7.462  ; 7.996  ; 7.996  ;
; mode_usb_n ; usb_rdn     ; 5.173  ; 5.173  ; 5.417  ; 5.280  ;
; mode_usb_n ; usb_wr      ; 5.156  ; 5.156  ; 5.333  ; 5.202  ;
; sw[0]      ; led[0]      ;        ; 5.026  ; 5.169  ;        ;
; sw[0]      ; usb_d[1]    ; 14.790 ; 14.133 ; 15.030 ; 14.366 ;
; sw[1]      ; led[1]      ;        ; 4.830  ; 4.920  ;        ;
; sw[1]      ; usb_d[1]    ; 14.520 ; 13.863 ; 14.734 ; 14.070 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.626  ; 6.626  ; 6.925  ; 6.991  ;
; mode_usb_n ; usb_d[1]    ; 6.568  ; 6.568  ; 6.913  ; 6.973  ;
; mode_usb_n ; usb_d[2]    ; 6.568  ; 6.568  ; 6.913  ; 6.973  ;
; mode_usb_n ; usb_d[3]    ; 6.607  ; 6.607  ; 6.905  ; 6.971  ;
; mode_usb_n ; usb_d[4]    ; 6.038  ; 6.038  ; 6.300  ; 6.366  ;
; mode_usb_n ; usb_d[5]    ; 6.003  ; 6.003  ; 6.253  ; 6.313  ;
; mode_usb_n ; usb_d[6]    ; 6.903  ; 6.903  ; 7.283  ; 7.343  ;
; mode_usb_n ; usb_d[7]    ; 6.879  ; 6.879  ; 7.271  ; 7.331  ;
; mode_usb_n ; usb_rdn     ; 4.549  ; 4.615  ; 4.785  ; 4.785  ;
; mode_usb_n ; usb_wr      ; 4.543  ; 4.603  ; 4.715  ; 4.715  ;
; sw[0]      ; led[0]      ;        ; 4.955  ; 5.094  ;        ;
; sw[0]      ; usb_d[1]    ; 14.225 ; 13.553 ; 14.467 ; 13.787 ;
; sw[1]      ; led[1]      ;        ; 4.767  ; 4.854  ;        ;
; sw[1]      ; usb_d[1]    ; 14.046 ; 13.374 ; 14.255 ; 13.575 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 32.9 MHz   ; 32.9 MHz        ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 184.33 MHz ; 184.33 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -7.476 ; -7.476        ;
; lab:inst4|UA:inst100|y[17]                        ; -6.022 ; -6.022        ;
; USBBridge:inst|USBRDn                             ; -4.425 ; -362.259      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -2.979 ; -106.393      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.813 ; -68.677       ;
; lab:inst4|UA:inst100|y[1]                         ; -1.549 ; -1.549        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.130 ; -9.753        ;
; USBBridge:inst|USBRDn                             ; 0.034  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.460  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 2.052  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.947  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 4.104  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.583 ; -4.583        ;
; lab:inst4|UA:inst100|y[17]                        ; -4.410 ; -4.410        ;
; lab:inst4|UA:inst100|y[23]                        ; -4.238 ; -4.238        ;
; lab:inst4|UA:inst100|y[11]                        ; -4.067 ; -4.067        ;
; USBBridge:inst|USBRDn                             ; -2.374 ; -4.738        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.444 ; -1.704        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.138 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.681 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.832 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 4.090 ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 4.285 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.376 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.917  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.499 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -7.476 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.445     ; 5.963      ;
; -7.317 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.445     ; 5.804      ;
; -6.213 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 4.677      ;
; -6.190 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.472     ; 4.650      ;
; -6.185 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 4.649      ;
; -6.162 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 4.618      ;
; -6.047 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 4.503      ;
; -5.970 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 4.456      ;
; -5.928 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 4.386      ;
; -5.892 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 4.348      ;
; -5.673 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 4.159      ;
; -5.652 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 4.110      ;
; -5.622 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 4.078      ;
; -5.619 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 4.075      ;
; -5.606 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.466     ; 4.072      ;
; -5.570 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 4.028      ;
; -5.496 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 3.952      ;
; -5.363 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 3.827      ;
; -5.349 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 3.835      ;
; -5.316 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 3.772      ;
; -5.266 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 3.724      ;
; -5.191 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.477     ; 3.646      ;
; -5.166 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 3.652      ;
; -5.020 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 3.506      ;
; -4.996 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 3.482      ;
; -4.952 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.446     ; 3.438      ;
; -4.918 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.468     ; 3.382      ;
; -4.880 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 3.338      ;
; -4.773 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.466     ; 3.239      ;
; -4.597 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 3.053      ;
; -4.557 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.466     ; 3.023      ;
; -4.529 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.985      ;
; -4.494 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.950      ;
; -4.416 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.466     ; 2.882      ;
; -4.373 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.477     ; 2.828      ;
; -4.368 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.824      ;
; -4.326 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.782      ;
; -4.237 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.693      ;
; -4.220 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.466     ; 2.686      ;
; -4.195 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.477     ; 2.650      ;
; -4.027 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.476     ; 2.483      ;
; -3.898 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 2.356      ;
; -3.860 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 2.318      ;
; -3.773 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 2.231      ;
; -3.731 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 2.189      ;
; -3.649 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 2.107      ;
; -3.520 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 1.978      ;
; -3.484 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 1.942      ;
; -3.397 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 1.855      ;
; -3.359 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.474     ; 1.817      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -6.022 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.410     ; 3.544      ;
; -5.987 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.758      ;
; -5.843 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.614      ;
; -5.806 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.577      ;
; -5.764 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.535      ;
; -5.662 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.433      ;
; -5.655 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.426      ;
; -5.601 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.372      ;
; -5.584 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.161     ; 3.355      ;
; -5.140 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.892      ;
; -5.099 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.851      ;
; -4.875 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.627      ;
; -4.834 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.586      ;
; -4.759 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.511      ;
; -4.677 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.429      ;
; -4.657 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.409      ;
; -4.497 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.180     ; 2.249      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.346      ;
; -4.425 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.346      ;
; -4.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.223      ;
; -4.302 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.223      ;
; -4.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.156      ;
; -4.235 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.156      ;
; -4.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 5.018      ;
; -4.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 5.018      ;
; -4.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 5.018      ;
; -4.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 5.018      ;
; -4.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 5.018      ;
; -4.023 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.944      ;
; -4.023 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.944      ;
; -4.005 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.926      ;
; -4.005 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.926      ;
; -4.001 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.895      ;
; -4.001 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.895      ;
; -4.001 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.895      ;
; -4.001 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.895      ;
; -4.001 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.895      ;
; -3.999 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.920      ;
; -3.999 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.920      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.828      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.828      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.828      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.828      ;
; -3.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.828      ;
; -3.904 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.825      ;
; -3.904 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.825      ;
; -3.833 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.109     ; 4.726      ;
; -3.824 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.743      ;
; -3.824 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.743      ;
; -3.824 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.743      ;
; -3.782 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.111     ; 4.673      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.673      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.673      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.673      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.673      ;
; -3.722 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.616      ;
; -3.722 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.616      ;
; -3.722 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.616      ;
; -3.722 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.616      ;
; -3.722 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.616      ;
; -3.710 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.109     ; 4.603      ;
; -3.704 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.598      ;
; -3.704 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.598      ;
; -3.704 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.598      ;
; -3.704 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.598      ;
; -3.704 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.598      ;
; -3.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.620      ;
; -3.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.620      ;
; -3.701 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.620      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.592      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.592      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.592      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.592      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.592      ;
; -3.659 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.111     ; 4.550      ;
; -3.650 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.571      ;
; -3.650 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 4.571      ;
; -3.624 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.550      ;
; -3.624 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.550      ;
; -3.624 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.550      ;
; -3.624 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.550      ;
; -3.621 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.540      ;
; -3.621 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.540      ;
; -3.621 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.540      ;
; -3.621 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.540      ;
; -3.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.504      ;
; -3.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.504      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.497      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.497      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.497      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.497      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.108     ; 4.497      ;
; -3.595 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.111     ; 4.486      ;
; -3.592 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.111     ; 4.483      ;
; -3.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.494      ;
; -3.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.494      ;
; -3.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.494      ;
; -3.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.494      ;
; -3.498 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.417      ;
; -3.498 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.417      ;
; -3.498 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.417      ;
; -3.498 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.417      ;
; -3.491 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.381      ;
; -3.491 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.381      ;
; -3.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.364      ;
; -3.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.364      ;
; -3.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.364      ;
; -3.474 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.112     ; 4.364      ;
; -3.472 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.111     ; 4.363      ;
; -3.444 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.371      ;
; -3.444 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.371      ;
; -3.444 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.371      ;
; -3.444 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 4.371      ;
; -3.407 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.109     ; 4.300      ;
; -3.398 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.317      ;
; -3.398 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.317      ;
; -3.398 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.317      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.979 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.067      ; 4.988      ;
; -2.877 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.063      ; 4.882      ;
; -2.834 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.067      ; 4.843      ;
; -2.776 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.054      ; 4.772      ;
; -2.681 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.038      ; 4.661      ;
; -2.349 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 4.359      ;
; -2.301 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 4.311      ;
; -2.298 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 4.308      ;
; -2.292 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.070      ; 4.304      ;
; -2.262 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.070      ; 4.274      ;
; -2.037 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.046      ; 4.025      ;
; -1.964 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 3.974      ;
; -1.962 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 3.972      ;
; -1.962 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 3.972      ;
; -1.956 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 3.966      ;
; -1.956 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 3.966      ;
; -1.725 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 3.706      ;
; -1.604 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 3.585      ;
; -1.593 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 3.574      ;
; -1.411 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.828      ; 3.181      ;
; -1.291 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 3.272      ;
; -1.269 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.791      ; 3.002      ;
; -1.245 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.803      ; 2.990      ;
; -1.224 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.981      ;
; -1.191 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.927      ;
; -1.166 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 3.147      ;
; -1.100 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.751      ; 4.803      ;
; -1.097 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.764      ; 4.813      ;
; -1.096 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.831      ;
; -1.058 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.821      ; 2.821      ;
; -1.056 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.792      ; 2.790      ;
; -1.026 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.749      ; 4.727      ;
; -1.016 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.764      ; 4.732      ;
; -1.013 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.748      ;
; -1.008 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 2.989      ;
; -1.007 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.742      ;
; -1.004 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.826      ; 2.772      ;
; -0.987 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.785      ; 2.714      ;
; -0.984 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.791      ; 2.717      ;
; -0.978 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.735      ;
; -0.975 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.761      ; 2.678      ;
; -0.973 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.039      ; 2.954      ;
; -0.969 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.705      ;
; -0.968 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.725      ;
; -0.968 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.792      ; 2.702      ;
; -0.960 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.818      ; 2.720      ;
; -0.957 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.692      ;
; -0.955 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.792      ; 2.689      ;
; -0.954 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.792      ; 2.688      ;
; -0.906 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.642      ;
; -0.903 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.785      ; 2.630      ;
; -0.901 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.636      ;
; -0.899 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.787      ; 2.628      ;
; -0.896 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.821      ; 2.659      ;
; -0.884 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.792      ; 2.618      ;
; -0.883 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.791      ; 2.616      ;
; -0.882 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.617      ;
; -0.882 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.788      ; 2.612      ;
; -0.876 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.612      ;
; -0.870 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.041      ; 2.853      ;
; -0.870 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.041      ; 2.853      ;
; -0.870 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.041      ; 2.853      ;
; -0.867 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.797      ; 2.606      ;
; -0.862 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.598      ;
; -0.861 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.040      ; 2.843      ;
; -0.861 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.618      ;
; -0.855 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.590      ;
; -0.854 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.590      ;
; -0.851 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.802      ; 2.595      ;
; -0.851 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.608      ;
; -0.848 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.605      ;
; -0.841 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.821      ; 2.604      ;
; -0.831 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.068      ; 2.841      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.794      ; 2.565      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.564      ;
; -0.819 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.795      ; 2.556      ;
; -0.817 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.574      ;
; -0.815 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.572      ;
; -0.794 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.821      ; 2.557      ;
; -0.793 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.817      ; 2.552      ;
; -0.785 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.821      ; 2.548      ;
; -0.775 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.510      ;
; -0.754 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.787      ; 2.483      ;
; -0.754 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.793      ; 2.489      ;
; -0.745 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.502      ;
; -0.732 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.791      ; 2.465      ;
; -0.726 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.768      ; 2.436      ;
; -0.710 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.467      ;
; -0.709 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.815      ; 2.466      ;
; -0.664 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.818      ; 2.424      ;
; -0.513 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.052      ; 2.507      ;
; -0.154 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.717      ; 4.553      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
; -0.148 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.732      ; 4.572      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.813 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.467     ; 1.768      ;
; -2.767 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.225     ; 1.964      ;
; -2.649 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.221     ; 1.850      ;
; -2.629 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.220     ; 1.831      ;
; -2.625 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.222     ; 1.825      ;
; -2.598 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.217     ; 1.803      ;
; -2.355 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.221     ; 1.556      ;
; -2.346 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.225     ; 1.543      ;
; -2.317 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.226     ; 1.513      ;
; -2.315 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.227     ; 1.510      ;
; -2.298 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.222     ; 1.498      ;
; -2.289 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.488      ;
; -2.284 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.228     ; 1.478      ;
; -2.280 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.227     ; 1.475      ;
; -2.262 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.461      ;
; -2.237 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.436      ;
; -2.223 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.228     ; 1.417      ;
; -2.194 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.222     ; 1.394      ;
; -2.040 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.224     ; 1.238      ;
; -2.033 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.226     ; 1.229      ;
; -2.023 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.226     ; 1.219      ;
; -1.942 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.141      ;
; -1.936 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.135      ;
; -1.857 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.227     ; 1.052      ;
; -1.814 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.013      ;
; -1.802 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 1.001      ;
; -1.660 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.859      ;
; -1.633 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.832      ;
; -1.631 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.830      ;
; -1.631 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.830      ;
; -1.618 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.817      ;
; -1.618 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.817      ;
; -1.618 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.223     ; 0.817      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -1.549 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -1.537     ; 1.024      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.130 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.581      ; 3.986      ;
; -0.826 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.582      ; 3.791      ;
; -0.812 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.566      ; 4.289      ;
; -0.779 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.582      ; 3.838      ;
; -0.745 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.582      ; 4.372      ;
; -0.700 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.582      ; 4.417      ;
; -0.481 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.566      ; 4.120      ;
; -0.363 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.313      ; 3.985      ;
; -0.312 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.313      ; 4.536      ;
; -0.294 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.581      ; 4.322      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.210 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.337      ; 4.152      ;
; -0.199 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.313      ; 4.649      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.189 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.337      ; 4.673      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.174 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.329      ; 4.680      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.163 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.335      ; 4.197      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.155 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.335      ; 4.705      ;
; -0.104 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.338      ; 4.759      ;
; -0.104 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.338      ; 4.759      ;
; -0.104 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.338      ; 4.759      ;
; -0.097 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.338      ; 4.266      ;
; -0.097 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.338      ; 4.266      ;
; -0.097 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.338      ; 4.266      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.035 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.329      ; 4.319      ;
; -0.020 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.313      ; 4.328      ;
; 0.076  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.775      ; 2.146      ;
; 0.103  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.788      ; 2.186      ;
; 0.194  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.774      ; 2.263      ;
; 0.207  ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.909      ;
; 0.273  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.552      ; 2.120      ;
; 0.292  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.526      ; 2.113      ;
; 0.304  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.774      ; 2.373      ;
; 0.306  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.548      ; 2.149      ;
; 0.313  ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.418      ; 4.016      ;
; 0.319  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.549      ; 2.163      ;
; 0.322  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.549      ; 2.166      ;
; 0.328  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.519      ; 2.142      ;
; 0.335  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.774      ; 2.404      ;
; 0.348  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.774      ; 2.417      ;
; 0.350  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.525      ; 2.170      ;
; 0.353  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.525      ; 2.173      ;
; 0.363  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.527      ; 2.185      ;
; 0.372  ; lab:inst4|UA:inst100|pc[6]                                 ; lab:inst4|UA:inst100|pc[6]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[2]                                 ; lab:inst4|UA:inst100|pc[2]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[4]                                 ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.554      ; 2.221      ;
; 0.374  ; USBBridge:inst|DFFE_inst23                                 ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.379  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.554      ; 2.228      ;
; 0.380  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.774      ; 2.449      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.034 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.015      ;
; 0.081 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.062      ;
; 0.466 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.412      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.604 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.585      ;
; 0.605 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[1]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.926      ; 2.806      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.701      ; 3.583      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.685 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.665      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.781 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 3.761      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.796 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.694      ; 3.765      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.828 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.706      ; 3.809      ;
; 0.858 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.804      ;
; 0.858 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.804      ;
; 0.858 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.804      ;
; 0.858 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.804      ;
; 0.858 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.804      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.875 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.703      ; 3.853      ;
; 0.891 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.699      ; 3.865      ;
; 0.905 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.669      ; 3.849      ;
; 0.905 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.669      ; 3.849      ;
; 0.905 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.669      ; 3.849      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.919 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.671      ; 3.865      ;
; 0.951 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.680      ; 2.906      ;
; 1.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.667      ; 3.944      ;
; 1.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.667      ; 3.944      ;
; 1.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.667      ; 3.944      ;
; 1.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.667      ; 3.944      ;
; 1.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.702      ; 3.986      ;
; 1.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.702      ; 3.986      ;
; 1.016 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.700      ; 3.991      ;
; 1.016 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.700      ; 3.991      ;
; 1.024 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.666      ; 3.965      ;
; 1.024 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.666      ; 3.965      ;
; 1.031 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.667      ; 3.973      ;
; 1.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 4.068      ;
; 1.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 4.068      ;
; 1.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 4.068      ;
; 1.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.705      ; 4.068      ;
; 1.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.697      ; 4.175      ;
; 1.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.697      ; 4.175      ;
; 1.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.697      ; 4.175      ;
; 1.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.697      ; 4.175      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.460 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.758      ;
; 1.460 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.758      ;
; 1.461 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.759      ;
; 1.461 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.759      ;
; 1.470 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.768      ;
; 1.470 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.768      ;
; 1.470 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.768      ;
; 1.578 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.876      ;
; 1.612 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 0.910      ;
; 1.642 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.480     ; 0.937      ;
; 1.764 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.476     ; 1.063      ;
; 1.775 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.476     ; 1.074      ;
; 1.859 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.481     ; 1.153      ;
; 1.865 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.478     ; 1.162      ;
; 1.865 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.481     ; 1.159      ;
; 1.901 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.475     ; 1.201      ;
; 1.919 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.482     ; 1.212      ;
; 2.007 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.476     ; 1.306      ;
; 2.022 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.482     ; 1.315      ;
; 2.038 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 1.336      ;
; 2.048 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.477     ; 1.346      ;
; 2.052 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.476     ; 1.351      ;
; 2.055 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.480     ; 1.350      ;
; 2.076 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.478     ; 1.373      ;
; 2.084 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.481     ; 1.378      ;
; 2.091 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.480     ; 1.386      ;
; 2.115 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.475     ; 1.415      ;
; 2.276 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.471     ; 1.580      ;
; 2.322 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.475     ; 1.622      ;
; 2.330 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.474     ; 1.631      ;
; 2.331 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.475     ; 1.631      ;
; 2.436 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.479     ; 1.732      ;
; 2.454 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.718     ; 1.511      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 2.052 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.323     ; 0.934      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.947 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.433      ;
; 3.045 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.531      ;
; 3.069 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.555      ;
; 3.161 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.647      ;
; 3.288 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.774      ;
; 3.309 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.795      ;
; 3.409 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.895      ;
; 3.432 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 1.918      ;
; 3.529 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 2.015      ;
; 3.531 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.782     ; 2.014      ;
; 3.654 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.139      ;
; 3.680 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.771     ; 2.174      ;
; 3.742 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.771     ; 2.236      ;
; 3.777 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.782     ; 2.260      ;
; 3.798 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.283      ;
; 3.822 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.307      ;
; 3.923 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.408      ;
; 4.029 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.771     ; 2.523      ;
; 4.036 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.771     ; 2.530      ;
; 4.045 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.530      ;
; 4.101 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.586      ;
; 4.137 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 2.622      ;
; 4.140 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.779     ; 2.626      ;
; 4.247 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 2.761      ;
; 4.253 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 2.745      ;
; 4.325 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 2.839      ;
; 4.364 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 2.878      ;
; 4.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.018      ;
; 4.554 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.068      ;
; 4.662 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.778     ; 3.149      ;
; 4.662 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 3.147      ;
; 4.664 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.782     ; 3.147      ;
; 4.763 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.771     ; 3.257      ;
; 4.793 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 3.285      ;
; 4.809 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.778     ; 3.296      ;
; 4.810 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 3.295      ;
; 4.882 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 3.366      ;
; 4.909 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 3.393      ;
; 4.929 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.443      ;
; 5.004 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.778     ; 3.491      ;
; 5.066 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.580      ;
; 5.094 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.778     ; 3.581      ;
; 5.116 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.777     ; 3.604      ;
; 5.190 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.704      ;
; 5.204 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 3.689      ;
; 5.256 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 3.740      ;
; 5.277 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.751     ; 3.791      ;
; 5.381 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 3.873      ;
; 5.412 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.780     ; 3.897      ;
; 5.496 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 3.988      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.104 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 1.854      ;
; 4.117 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 1.867      ;
; 4.207 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 1.957      ;
; 4.245 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 1.995      ;
; 4.356 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 2.106      ;
; 4.401 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 2.151      ;
; 4.491 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 2.241      ;
; 4.635 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.515     ; 2.385      ;
; 4.910 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 2.679      ;
; 4.939 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.743     ; 2.461      ;
; 5.004 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 2.773      ;
; 5.099 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 2.868      ;
; 5.144 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 2.913      ;
; 5.178 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 2.947      ;
; 5.235 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 3.004      ;
; 5.289 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 3.058      ;
; 5.339 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.496     ; 3.108      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.583 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.185     ; 2.330      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.410 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -3.433     ; 1.909      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.238 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -3.217     ; 1.953      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.067 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.721     ; 2.278      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -2.374 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.535     ; 1.761      ;
; -2.364 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -1.535     ; 1.751      ;
; -1.258 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 2.189      ;
; -1.223 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 2.153      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.444  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.803      ; 2.189      ;
; -0.444  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.803      ; 2.189      ;
; -0.408  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.803      ; 2.153      ;
; -0.408  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.803      ; 2.153      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.761      ;
; 998.162 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.761      ;
; 998.171 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.751      ;
; 998.171 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.751      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.138 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.535      ; 1.968      ;
; 0.138 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.535      ; 1.968      ;
; 0.263 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.536      ; 2.094      ;
; 0.263 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.536      ; 2.094      ;
; 1.360 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.655      ;
; 1.360 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.655      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.661      ;
; 1.367 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.661      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.681 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.968      ;
; 1.806 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.073      ; 2.094      ;
; 2.182 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.802     ; 1.655      ;
; 2.189 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.803     ; 1.661      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.832 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.023     ; 2.074      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.090 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.540     ; 1.815      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.285 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -2.765     ; 1.785      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.376 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.507     ; 2.134      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.106  ; 0.322        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.486  ; 0.670        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.142  ; 0.358        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.452  ; 0.636        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.460  ; 0.644        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.593  ; 0.593        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.499 ; 499.715      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.500 ; 499.716      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.500 ; 499.716      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.500 ; 499.716      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.500 ; 499.716      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.500 ; 499.716      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.501 ; 499.717      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.501 ; 499.717      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.501 ; 499.717      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.502 ; 499.718      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.503 ; 499.719      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.545 ; 499.729      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.546 ; 499.730      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.547 ; 499.731      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 4.481  ; 4.352  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.481  ; 4.352  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.705  ; 3.484  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.074  ; 3.058  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 3.507  ; 3.407  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 2.997  ; 3.010  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.136  ; 3.157  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.315  ; 3.158  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 2.954  ; 2.923  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.318 ; -0.053 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.318 ; -0.053 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.597 ; -0.349 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 6.133  ; 6.096  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 3.139  ; 3.503  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 6.133  ; 6.096  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 6.081  ; 6.120  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 5.877  ; 5.980  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 8.675  ; 9.156  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 8.675  ; 9.156  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 8.003  ; 8.432  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 6.347  ; 6.866  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 6.347  ; 6.866  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 5.675  ; 6.142  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -1.461 ; -1.549 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -1.792 ; -1.861 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -1.681 ; -1.753 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -1.584 ; -1.607 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -2.112 ; -2.227 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -1.461 ; -1.549 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -1.726 ; -1.825 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -1.533 ; -1.568 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -1.620 ; -1.673 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.023  ; 0.788  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.796  ; 0.540  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.023  ; 0.788  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.742  ; 1.510  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.237  ; 0.994  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.742  ; 1.510  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -5.407 ; -5.463 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -5.241 ; -5.339 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.906  ; 0.514  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -2.672 ; -3.017 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.906  ; 0.514  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -3.488 ; -3.737 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -4.133 ; -4.432 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -3.488 ; -3.737 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.390  ; 8.759  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.390  ; 8.759  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 19.290 ; 17.954 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 16.532 ; 15.924 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 19.290 ; 17.954 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 15.936 ; 15.171 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 14.619 ; 13.969 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 13.282 ; 12.887 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.232 ; 16.165 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 17.514 ; 16.463 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.352 ; 15.507 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.561  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.309  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.803 ; 12.035 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.803 ; 11.928 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.838 ; 10.208 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.153 ; 11.649 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.505 ; 10.886 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.253  ; 8.981  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.244 ; 11.351 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.725 ; 10.092 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.517 ; 12.035 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.663  ; 9.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.663  ; 9.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.650  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 14.904 ; 14.127 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.904 ; 14.127 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 10.360 ; 9.888  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.951 ; 10.628 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.335 ; 10.000 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 10.767 ; 9.968  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.045 ; 9.615  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.189 ; 9.797  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.771 ; 10.560 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.231  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.231  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 17.979 ; 17.218 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.991 ; 14.669 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 17.979 ; 17.218 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.496 ; 14.754 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 13.713 ; 12.911 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 13.521 ; 12.840 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 15.883 ; 15.893 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 15.083 ; 14.129 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.514 ; 14.685 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.175  ; 4.934  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 11.697 ; 10.560 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 11.697 ; 10.560 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 13.056 ; 11.896 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 10.166 ; 9.423  ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 13.056 ; 11.896 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.357 ; 10.582 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.608 ; 9.659  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 10.608 ; 9.659  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 8.017  ; 7.678  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 8.017  ; 7.678  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.918 ; 11.527 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.918 ; 11.527 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.043  ; 8.369  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.043  ; 8.369  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.177  ; 7.709  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.117  ; 8.649  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.977  ; 8.441  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.285  ; 8.871  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.057  ; 8.585  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.629  ; 8.396  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.177  ; 7.709  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.805  ; 8.333  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.928  ; 8.675  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.474  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.231  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.183  ; 7.970  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.365 ; 10.504 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.393  ; 8.819  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.118 ; 9.583  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.194 ; 9.609  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.183  ; 7.970  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.656 ; 9.963  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.219  ; 8.709  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.331 ; 10.923 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.963  ; 6.082  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.963  ; 9.220  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.082  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.673  ; 6.214  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.682  ; 7.268  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.101  ; 6.704  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.511  ; 7.236  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.901  ; 6.468  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.673  ; 6.214  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.792  ; 6.372  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.931  ; 6.545  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.543  ; 7.338  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.670  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.670  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.558  ; 4.558  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.137  ; 5.137  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.073  ; 5.073  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.073  ; 5.073  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.120  ; 5.120  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.607  ; 4.607  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.558  ; 4.558  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.386  ; 5.386  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.349  ; 5.349  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.726  ; 4.495  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 11.314 ; 10.214 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 11.314 ; 10.214 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 9.847  ; 9.132  ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 9.847  ; 9.132  ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 12.595 ; 11.447 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 10.976 ; 10.172 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.175 ; 9.242  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 10.175 ; 9.242  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 7.723  ; 7.349  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 7.723  ; 7.349  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 12.447 ; 11.103 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 12.447 ; 11.103 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.590  ; 6.457  ; 7.085  ; 7.085  ;
; mode_usb_n ; usb_d[1]    ; 6.511  ; 6.390  ; 7.089  ; 7.089  ;
; mode_usb_n ; usb_d[2]    ; 6.511  ; 6.390  ; 7.089  ; 7.089  ;
; mode_usb_n ; usb_d[3]    ; 6.573  ; 6.440  ; 7.067  ; 7.067  ;
; mode_usb_n ; usb_d[4]    ; 6.039  ; 5.906  ; 6.449  ; 6.449  ;
; mode_usb_n ; usb_d[5]    ; 5.976  ; 5.855  ; 6.408  ; 6.408  ;
; mode_usb_n ; usb_d[6]    ; 6.838  ; 6.717  ; 7.445  ; 7.445  ;
; mode_usb_n ; usb_d[7]    ; 6.799  ; 6.678  ; 7.433  ; 7.433  ;
; mode_usb_n ; usb_rdn     ; 4.585  ; 4.585  ; 4.959  ; 4.826  ;
; mode_usb_n ; usb_wr      ; 4.572  ; 4.572  ; 4.893  ; 4.772  ;
; sw[0]      ; led[0]      ;        ; 4.821  ; 5.104  ;        ;
; sw[0]      ; usb_d[1]    ; 14.220 ; 13.062 ; 14.546 ; 13.382 ;
; sw[1]      ; led[1]      ;        ; 4.660  ; 4.864  ;        ;
; sw[1]      ; usb_d[1]    ; 13.987 ; 12.829 ; 14.271 ; 13.107 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.220  ; 6.220  ; 6.706  ; 6.699  ;
; mode_usb_n ; usb_d[1]    ; 6.156  ; 6.156  ; 6.718  ; 6.714  ;
; mode_usb_n ; usb_d[2]    ; 6.156  ; 6.156  ; 6.718  ; 6.714  ;
; mode_usb_n ; usb_d[3]    ; 6.203  ; 6.203  ; 6.688  ; 6.681  ;
; mode_usb_n ; usb_d[4]    ; 5.690  ; 5.690  ; 6.094  ; 6.087  ;
; mode_usb_n ; usb_d[5]    ; 5.641  ; 5.641  ; 6.064  ; 6.060  ;
; mode_usb_n ; usb_d[6]    ; 6.469  ; 6.469  ; 7.060  ; 7.056  ;
; mode_usb_n ; usb_d[7]    ; 6.432  ; 6.432  ; 7.048  ; 7.044  ;
; mode_usb_n ; usb_rdn     ; 4.305  ; 4.298  ; 4.658  ; 4.658  ;
; mode_usb_n ; usb_wr      ; 4.301  ; 4.297  ; 4.607  ; 4.607  ;
; sw[0]      ; led[0]      ;        ; 4.759  ; 5.031  ;        ;
; sw[0]      ; usb_d[1]    ; 13.680 ; 12.537 ; 14.001 ; 12.853 ;
; sw[1]      ; led[1]      ;        ; 4.604  ; 4.800  ;        ;
; sw[1]      ; usb_d[1]    ; 13.533 ; 12.390 ; 13.807 ; 12.659 ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -3.259 ; -3.259        ;
; lab:inst4|UA:inst100|y[17]                        ; -2.606 ; -2.606        ;
; USBBridge:inst|USBRDn                             ; -1.507 ; -105.753      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.200 ; -18.854       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.979 ; -22.148       ;
; lab:inst4|UA:inst100|y[1]                         ; -0.254 ; -0.254        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.570 ; -16.605       ;
; USBBridge:inst|USBRDn                             ; -0.251 ; -3.626        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.752  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 1.003  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.491  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 2.041  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -1.603 ; -1.603        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.500 ; -1.500        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.407 ; -1.407        ;
; lab:inst4|UA:inst100|y[11]                        ; -1.351 ; -1.351        ;
; USBBridge:inst|USBRDn                             ; -0.770 ; -1.536        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.289  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.102 ; -0.348        ;
; USBBridge:inst|USBRDn                             ; 0.768  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.619  ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 1.710  ; 0.000         ;
; lab:inst4|UA:inst100|y[17]                        ; 1.811  ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 1.873  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[17]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.580 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.259 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 2.831      ;
; -3.242 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 2.814      ;
; -2.777 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.356     ; 2.338      ;
; -2.719 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 2.270      ;
; -2.624 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.356     ; 2.185      ;
; -2.541 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.365     ; 2.093      ;
; -2.537 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 2.088      ;
; -2.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.357     ; 2.064      ;
; -2.495 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 2.053      ;
; -2.480 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 2.038      ;
; -2.465 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 2.037      ;
; -2.456 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 2.028      ;
; -2.399 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.365     ; 1.951      ;
; -2.371 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.365     ; 1.923      ;
; -2.360 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.356     ; 1.921      ;
; -2.327 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.878      ;
; -2.301 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.353     ; 1.865      ;
; -2.297 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 1.855      ;
; -2.293 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.844      ;
; -2.278 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.359     ; 1.836      ;
; -2.266 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.367     ; 1.816      ;
; -2.218 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.790      ;
; -2.164 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.736      ;
; -2.149 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.721      ;
; -2.120 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.692      ;
; -2.072 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.356     ; 1.633      ;
; -2.010 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.582      ;
; -1.964 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.515      ;
; -1.960 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.353     ; 1.524      ;
; -1.953 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.504      ;
; -1.926 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.480      ;
; -1.899 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.353     ; 1.463      ;
; -1.880 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.431      ;
; -1.813 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.364      ;
; -1.776 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.367     ; 1.326      ;
; -1.746 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.297      ;
; -1.745 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.296      ;
; -1.736 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.353     ; 1.300      ;
; -1.715 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.353     ; 1.279      ;
; -1.694 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.366     ; 1.245      ;
; -1.623 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.177      ;
; -1.579 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.367     ; 1.129      ;
; -1.555 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.109      ;
; -1.537 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.091      ;
; -1.487 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.041      ;
; -1.469 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 1.023      ;
; -1.417 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 0.971      ;
; -1.352 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 0.906      ;
; -1.333 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 0.887      ;
; -1.266 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.363     ; 0.820      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -2.606 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.851      ;
; -2.605 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.850      ;
; -2.574 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.819      ;
; -2.545 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.790      ;
; -2.525 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.770      ;
; -2.425 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.670      ;
; -2.356 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.459     ; 1.814      ;
; -2.354 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.599      ;
; -2.264 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.672     ; 1.509      ;
; -2.173 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.407      ;
; -2.045 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.279      ;
; -2.018 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.252      ;
; -1.950 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.184      ;
; -1.944 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.178      ;
; -1.879 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.113      ;
; -1.873 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.107      ;
; -1.830 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.683     ; 1.064      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.507 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.447      ;
; -1.507 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.447      ;
; -1.479 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.419      ;
; -1.479 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.419      ;
; -1.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.392      ;
; -1.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.392      ;
; -1.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.307      ;
; -1.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.307      ;
; -1.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.307      ;
; -1.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.307      ;
; -1.379 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.307      ;
; -1.360 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.300      ;
; -1.360 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.300      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.279      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.279      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.279      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.279      ;
; -1.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.279      ;
; -1.337 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.277      ;
; -1.337 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.277      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.252      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.252      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.252      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.252      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.252      ;
; -1.314 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.252      ;
; -1.314 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.252      ;
; -1.314 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.252      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.197      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.197      ;
; -1.259 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.197      ;
; -1.251 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.191      ;
; -1.251 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.191      ;
; -1.246 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 2.170      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.160      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.160      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.160      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.160      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.160      ;
; -1.218 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 2.142      ;
; -1.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.137      ;
; -1.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.137      ;
; -1.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.137      ;
; -1.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.137      ;
; -1.209 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.137      ;
; -1.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.048     ; 2.144      ;
; -1.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.048     ; 2.144      ;
; -1.203 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.143      ;
; -1.203 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.143      ;
; -1.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.120      ;
; -1.191 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 2.115      ;
; -1.167 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.105      ;
; -1.167 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.105      ;
; -1.167 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.105      ;
; -1.153 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.101      ;
; -1.153 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.101      ;
; -1.153 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.101      ;
; -1.153 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.101      ;
; -1.142 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.080      ;
; -1.142 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.080      ;
; -1.142 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.080      ;
; -1.137 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.065      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.051      ;
; -1.105 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.047      ;
; -1.105 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.047      ;
; -1.105 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.047      ;
; -1.105 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 2.047      ;
; -1.099 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 2.023      ;
; -1.098 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.046      ;
; -1.098 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.046      ;
; -1.098 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.046      ;
; -1.098 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.046      ;
; -1.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.014      ;
; -1.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.014      ;
; -1.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.014      ;
; -1.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.014      ;
; -1.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 2.014      ;
; -1.083 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.061     ; 2.009      ;
; -1.077 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 2.004      ;
; -1.077 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 2.004      ;
; -1.077 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 2.004      ;
; -1.077 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 2.004      ;
; -1.077 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 2.004      ;
; -1.076 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 2.000      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.007      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.007      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.049     ; 2.007      ;
; -1.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 1.978      ;
; -1.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 1.978      ;
; -1.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 1.978      ;
; -1.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 1.978      ;
; -1.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 1.976      ;
; -1.051 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 1.976      ;
; -1.050 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 1.992      ;
; -1.050 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 1.992      ;
; -1.050 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.045     ; 1.992      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.200 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.250      ; 2.377      ;
; -1.128 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.241      ; 2.296      ;
; -1.115 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.230      ; 2.272      ;
; -1.044 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.250      ; 2.221      ;
; -0.993 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.242      ; 2.162      ;
; -0.900 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.248      ; 2.075      ;
; -0.891 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.248      ; 2.066      ;
; -0.851 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 2.024      ;
; -0.816 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.989      ;
; -0.813 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.986      ;
; -0.719 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.892      ;
; -0.716 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.889      ;
; -0.714 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.887      ;
; -0.712 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.236      ; 1.875      ;
; -0.680 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.853      ;
; -0.680 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.853      ;
; -0.545 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.703      ;
; -0.497 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.655      ;
; -0.495 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.653      ;
; -0.407 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.565      ;
; -0.333 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.491      ;
; -0.275 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.246      ; 1.448      ;
; -0.234 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.392      ;
; -0.211 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.369      ;
; -0.192 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.135      ; 2.264      ;
; -0.170 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.233      ; 1.330      ;
; -0.170 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.233      ; 1.330      ;
; -0.170 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.233      ; 1.330      ;
; -0.138 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.232      ; 1.297      ;
; -0.107 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.430      ; 1.464      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.099 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.856      ; 2.497      ;
; -0.092 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.848      ; 2.472      ;
; -0.085 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.127      ; 2.149      ;
; -0.070 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 1.451      ;
; -0.062 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.135      ; 2.134      ;
; -0.048 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.440      ; 1.415      ;
; -0.047 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.430      ; 1.404      ;
; -0.045 ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.126      ; 2.108      ;
; -0.022 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.436      ; 1.385      ;
; -0.017 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.658      ; 2.207      ;
; -0.014 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.426      ; 1.367      ;
; 0.003  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.658      ; 2.187      ;
; 0.035  ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.241      ; 1.133      ;
; 0.054  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.414      ; 1.287      ;
; 0.060  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 1.316      ;
; 0.081  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.653      ; 2.104      ;
; 0.105  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.431      ; 1.253      ;
; 0.117  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.441      ; 1.251      ;
; 0.122  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.442      ; 1.247      ;
; 0.128  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.442      ; 1.241      ;
; 0.133  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 1.243      ;
; 0.144  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.454      ; 1.237      ;
; 0.145  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.429      ; 1.211      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.865      ; 2.258      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.865      ; 2.258      ;
; 0.149  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.865      ; 2.258      ;
; 0.151  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.449      ; 1.225      ;
; 0.152  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.431      ; 1.206      ;
; 0.154  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.428      ; 1.201      ;
; 0.154  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.443      ; 1.216      ;
; 0.165  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.440      ; 1.202      ;
; 0.166  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.430      ; 1.191      ;
; 0.167  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.428      ; 1.188      ;
; 0.169  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.428      ; 1.186      ;
; 0.170  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.440      ; 1.197      ;
; 0.171  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.428      ; 1.184      ;
; 0.173  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.432      ; 1.186      ;
; 0.173  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.429      ; 1.183      ;
; 0.174  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.429      ; 1.182      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.175  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.861      ; 2.228      ;
; 0.176  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.432      ; 1.183      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.429      ; 1.178      ;
; 0.179  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.440      ; 1.188      ;
; 0.179  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.440      ; 1.188      ;
; 0.183  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.431      ; 1.175      ;
; 0.184  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.431      ; 1.174      ;
; 0.184  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.431      ; 1.174      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
; 0.184  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.864      ; 2.222      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.979 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.888      ;
; -0.923 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.497     ; 0.833      ;
; -0.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.495     ; 0.823      ;
; -0.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.494     ; 0.824      ;
; -0.887 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.490     ; 0.804      ;
; -0.821 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.729      ;
; -0.798 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.495     ; 0.710      ;
; -0.789 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.502     ; 0.694      ;
; -0.766 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.501     ; 0.672      ;
; -0.758 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.666      ;
; -0.750 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.502     ; 0.655      ;
; -0.749 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.660      ;
; -0.747 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.658      ;
; -0.745 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.656      ;
; -0.745 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.501     ; 0.651      ;
; -0.735 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.497     ; 0.645      ;
; -0.726 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.635      ;
; -0.683 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.274     ; 0.816      ;
; -0.640 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.548      ;
; -0.639 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.547      ;
; -0.636 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.544      ;
; -0.631 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.540      ;
; -0.625 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.534      ;
; -0.579 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.501     ; 0.485      ;
; -0.559 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.470      ;
; -0.553 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.464      ;
; -0.486 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.395      ;
; -0.483 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.392      ;
; -0.481 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.392      ;
; -0.479 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.390      ;
; -0.474 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.385      ;
; -0.473 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.384      ;
; -0.473 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.384      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -0.254 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -0.802     ; 0.449      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.570 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.171      ; 1.890      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.461 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.188      ; 2.006      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.449 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.185      ; 2.015      ;
; -0.432 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.961      ; 1.818      ;
; -0.428 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.189      ; 2.040      ;
; -0.428 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.189      ; 2.040      ;
; -0.428 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.189      ; 2.040      ;
; -0.400 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.171      ; 2.060      ;
; -0.393 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.965      ; 1.861      ;
; -0.370 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.965      ; 1.884      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.358 ; lab:inst4|UA:inst100|y[17]                                 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.179      ; 2.100      ;
; -0.161 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.970      ; 2.098      ;
; -0.077 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.834      ; 0.941      ;
; -0.073 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 0.932      ;
; -0.064 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 0.951      ;
; -0.062 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 0.953      ;
; -0.057 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 0.947      ;
; -0.054 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 0.950      ;
; -0.038 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.833      ; 0.979      ;
; -0.029 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.823      ; 0.978      ;
; -0.028 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 0.978      ;
; -0.020 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.004      ;
; -0.019 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 0.991      ;
; -0.013 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.011      ;
; -0.010 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 0.993      ;
; -0.007 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 0.996      ;
; -0.005 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.810      ; 0.989      ;
; -0.005 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.019      ;
; -0.004 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 0.999      ;
; -0.003 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.001      ;
; -0.002 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.814      ; 0.996      ;
; 0.001  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 1.004      ;
; 0.003  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.816      ; 1.003      ;
; 0.004  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 1.007      ;
; 0.006  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 1.021      ;
; 0.006  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 1.019      ;
; 0.006  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 1.021      ;
; 0.008  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.032      ;
; 0.010  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.817      ; 1.011      ;
; 0.010  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 1.025      ;
; 0.011  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.015      ;
; 0.012  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 1.018      ;
; 0.015  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.020      ;
; 0.015  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 1.030      ;
; 0.016  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.833      ; 1.033      ;
; 0.018  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.022      ;
; 0.020  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 1.026      ;
; 0.021  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.026      ;
; 0.021  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.026      ;
; 0.026  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.031      ;
; 0.027  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.032      ;
; 0.033  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.038      ;
; 0.034  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.038      ;
; 0.034  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.038      ;
; 0.036  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.834      ; 1.054      ;
; 0.038  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.832      ; 1.054      ;
; 0.048  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 1.051      ;
; 0.050  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.833      ; 1.067      ;
; 0.055  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.845      ; 1.084      ;
; 0.059  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.820      ; 1.063      ;
; 0.064  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.833      ; 1.081      ;
; 0.069  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.821      ; 1.074      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.840      ; 1.097      ;
; 0.100  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.970      ; 1.859      ;
; 0.101  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.804      ; 1.089      ;
; 0.133  ; lab:inst4|inst73                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.465      ; 1.772      ;
; 0.145  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.817      ; 1.146      ;
; 0.150  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.171      ; 2.110      ;
; 0.155  ; USBBridge:inst|DFFE_inst23                                 ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.156  ; lab:inst4|UA:inst100|pc[2]                                 ; lab:inst4|UA:inst100|pc[2]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[6]                                 ; lab:inst4|UA:inst100|pc[6]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[4]                                 ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.172  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 1.182      ;
; 0.174  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.831      ; 1.189      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.251 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.428      ;
; -0.232 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.516      ; 1.448      ;
; -0.091 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.492      ; 1.565      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.076 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.602      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.070 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.511      ; 1.605      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; -0.056 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.515      ; 1.623      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.015  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.693      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.024  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.702      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.042  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.513      ; 1.719      ;
; 0.050  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[1]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.027      ; 1.241      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.501      ; 1.734      ;
; 0.075  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.509      ; 1.748      ;
; 0.114  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.512      ; 1.790      ;
; 0.114  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.512      ; 1.790      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.770      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.770      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.770      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.770      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.770      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.510      ; 1.789      ;
; 0.115  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.510      ; 1.789      ;
; 0.136  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.489      ; 1.789      ;
; 0.136  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.489      ; 1.789      ;
; 0.136  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.489      ; 1.789      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.142  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.491      ; 1.797      ;
; 0.151  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.829      ;
; 0.151  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.829      ;
; 0.151  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.829      ;
; 0.151  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.514      ; 1.829      ;
; 0.179  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.489      ; 1.832      ;
; 0.179  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.489      ; 1.832      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.488      ; 1.838      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.488      ; 1.838      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.488      ; 1.838      ;
; 0.186  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.488      ; 1.838      ;
; 0.198  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.932      ; 1.294      ;
; 0.206  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.490      ; 1.860      ;
; 0.208  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.507      ; 1.879      ;
; 0.208  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.507      ; 1.879      ;
; 0.208  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.507      ; 1.879      ;
; 0.208  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.507      ; 1.879      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.752 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.325      ;
; 0.752 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.325      ;
; 0.752 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.325      ;
; 0.757 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.330      ;
; 0.758 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.331      ;
; 0.758 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.092     ; 0.330      ;
; 0.764 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.092     ; 0.336      ;
; 0.815 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.388      ;
; 0.824 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.397      ;
; 0.839 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.094     ; 0.409      ;
; 0.873 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.446      ;
; 0.877 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.450      ;
; 0.906 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.093     ; 0.477      ;
; 0.911 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.093     ; 0.482      ;
; 0.912 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.092     ; 0.484      ;
; 0.919 ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.115      ; 0.698      ;
; 0.973 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.546      ;
; 0.983 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.556      ;
; 0.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.096     ; 0.553      ;
; 1.000 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.090     ; 0.574      ;
; 1.002 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.090     ; 0.576      ;
; 1.003 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.089     ; 0.578      ;
; 1.008 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.094     ; 0.578      ;
; 1.022 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.096     ; 0.590      ;
; 1.026 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.093     ; 0.597      ;
; 1.026 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.094     ; 0.596      ;
; 1.039 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.088     ; 0.615      ;
; 1.041 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.093     ; 0.612      ;
; 1.133 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.085     ; 0.712      ;
; 1.142 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.088     ; 0.718      ;
; 1.143 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.716      ;
; 1.151 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.088     ; 0.727      ;
; 1.199 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.091     ; 0.772      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 1.003 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -0.699     ; 0.398      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.491 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.651      ;
; 1.543 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.703      ;
; 1.556 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.716      ;
; 1.608 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.768      ;
; 1.675 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.835      ;
; 1.687 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.847      ;
; 1.740 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.900      ;
; 1.753 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.913      ;
; 1.787 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 0.943      ;
; 1.806 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 0.966      ;
; 1.875 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.032      ;
; 1.880 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.984     ; 1.050      ;
; 1.903 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.984     ; 1.073      ;
; 1.915 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.071      ;
; 1.954 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.111      ;
; 1.955 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.112      ;
; 2.021 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.178      ;
; 2.044 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.984     ; 1.214      ;
; 2.065 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.984     ; 1.235      ;
; 2.087 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.244      ;
; 2.104 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.994     ; 1.264      ;
; 2.109 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.266      ;
; 2.139 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.296      ;
; 2.156 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.323      ;
; 2.183 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.360      ;
; 2.234 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.411      ;
; 2.236 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.413      ;
; 2.308 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.485      ;
; 2.325 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.502      ;
; 2.381 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.990     ; 1.545      ;
; 2.397 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.554      ;
; 2.402 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.984     ; 1.572      ;
; 2.410 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.566      ;
; 2.448 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.990     ; 1.612      ;
; 2.467 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.624      ;
; 2.482 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.649      ;
; 2.499 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.657      ;
; 2.502 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.660      ;
; 2.539 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.716      ;
; 2.540 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.717      ;
; 2.550 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 1.716      ;
; 2.561 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.990     ; 1.725      ;
; 2.570 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.747      ;
; 2.602 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.990     ; 1.766      ;
; 2.653 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.811      ;
; 2.655 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.977     ; 1.832      ;
; 2.685 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.842      ;
; 2.742 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.909      ;
; 2.789 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.946      ;
; 2.844 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 2.011      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[17]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.041 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 0.866      ;
; 2.047 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 0.872      ;
; 2.103 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 0.928      ;
; 2.118 ; lab:inst4|UA:inst100|y[20]                                                                                ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.121     ; 1.151      ;
; 2.120 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 0.945      ;
; 2.170 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 0.995      ;
; 2.209 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 1.034      ;
; 2.237 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 1.062      ;
; 2.329 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.329     ; 1.154      ;
; 2.428 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.264      ;
; 2.442 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.278      ;
; 2.544 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.380      ;
; 2.563 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.399      ;
; 2.606 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.442      ;
; 2.632 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.468      ;
; 2.652 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.488      ;
; 2.670 ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.318     ; 1.506      ;
+-------+-----------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.603 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -1.372     ; 1.148      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.500 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 1.000        ; -1.469     ; 0.948      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.407 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -1.364     ; 0.960      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.351 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.143     ; 1.125      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.770 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.826     ; 0.851      ;
; -0.766 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.826     ; 0.847      ;
; -0.123 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 1.075      ;
; -0.093 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.044      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.289   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.437      ; 1.075      ;
; 0.289   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.437      ; 1.075      ;
; 0.319   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.436      ; 1.044      ;
; 0.319   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.436      ; 1.044      ;
; 999.088 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.851      ;
; 999.088 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.851      ;
; 999.092 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.847      ;
; 999.092 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.847      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.102 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 0.908      ;
; -0.102 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 0.908      ;
; -0.072 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.827      ; 0.939      ;
; -0.072 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.827      ; 0.939      ;
; 0.605  ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.605  ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.605  ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.605  ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.768 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.908      ;
; 0.798 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.037      ; 0.939      ;
; 1.029 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.436     ; 0.757      ;
; 1.029 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.436     ; 0.757      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.619 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.791     ; 0.982      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.710 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -1.022     ; 0.842      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[17]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.811 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst73 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17] ; 0.000        ; -1.131     ; 0.834      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.873 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -1.030     ; 0.997      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.158  ; 0.374        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.437  ; 0.621        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.437  ; 0.621        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.211  ; 0.395        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[17]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; lab:inst4|inst73      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst100|y[17]|q ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[17] ; Rise       ; inst4|inst73|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.580 ; 499.796      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.581 ; 499.797      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.582 ; 499.798      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.621 ; 499.805      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 2.228  ; 2.937  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 2.228  ; 2.937  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 1.759  ; 2.436  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 1.542  ; 2.227  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 1.685  ; 2.405  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 1.475  ; 2.170  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 1.557  ; 2.256  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 1.590  ; 2.252  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 1.448  ; 2.109  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.272 ; 0.020  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.272 ; 0.020  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.400 ; -0.120 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 3.230  ; 3.635  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.835  ; 2.123  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 3.230  ; 3.635  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 3.175  ; 3.835  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 3.106  ; 3.759  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 4.343  ; 4.446  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 4.343  ; 4.446  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 3.908  ; 4.066  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 3.463  ; 3.566  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 3.463  ; 3.566  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 3.028  ; 3.186  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.798 ; -1.428 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -0.976 ; -1.603 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -0.872 ; -1.477 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -0.838 ; -1.466 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -1.126 ; -1.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.798 ; -1.437 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -0.895 ; -1.521 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.827 ; -1.428 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.857 ; -1.484 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.611  ; 0.324  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.516  ; 0.217  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.611  ; 0.324  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 0.573  ; 0.235  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 0.244  ; -0.049 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.573  ; 0.235  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -2.828 ; -3.485 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -2.772 ; -3.416 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 0.453  ; 0.146  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -1.428 ; -1.588 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 0.453  ; 0.146  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -1.879 ; -2.111 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -2.296 ; -2.476 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -1.879 ; -2.111 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.363 ; 4.130 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.363 ; 4.130 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.906 ; 9.389 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 7.782 ; 8.063 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.906 ; 9.389 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.406 ; 7.701 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 6.798 ; 7.046 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 6.246 ; 6.429 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.005 ; 8.311 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.002 ; 8.365 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 7.792 ; 8.120 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.248 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.382 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.203 ; 6.565 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.087 ; 6.373 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.258 ; 5.451 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.903 ; 6.126 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.533 ; 5.838 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.572 ; 4.783 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.787 ; 6.111 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.180 ; 5.416 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.203 ; 6.565 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.766 ; 4.574 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.766 ; 4.574 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 3.014 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 6.647 ; 7.087 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.647 ; 7.087 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.791 ; 4.911 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.095 ; 5.225 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.834 ; 4.828 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.687 ; 5.100 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.625 ; 4.727 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.740 ; 4.824 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.191 ; 5.315 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.291 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.291 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 8.640 ; 8.825 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.265 ; 7.449 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 8.640 ; 8.825 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.319 ; 7.608 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.521 ; 6.676 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.277 ; 6.656 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.776 ; 7.920 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.099 ; 7.551 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.454 ; 7.804 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.408 ; 2.551 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.232 ; 5.560 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.232 ; 5.560 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 5.868 ; 6.286 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 4.564 ; 4.915 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.868 ; 6.286 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.293 ; 5.673 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.803 ; 5.123 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 4.803 ; 5.123 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 3.688 ; 3.902 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 3.688 ; 3.902 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.701 ; 6.123 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.701 ; 6.123 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.173 ; 3.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.173 ; 3.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.945 ; 4.080 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.349 ; 4.589 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.249 ; 4.388 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.417 ; 4.579 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.341 ; 4.449 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.188 ; 4.254 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.945 ; 4.080 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.173 ; 4.333 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.523 ; 4.681 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.209 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.339 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.120 ; 4.239 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.441 ; 5.701 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.621 ; 4.759 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.948 ; 5.175 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.966 ; 5.169 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.120 ; 4.239 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.153 ; 5.371 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.543 ; 4.702 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.710 ; 5.971 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.402 ; 2.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.402 ; 4.218 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.950 ; 3.049 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.515 ; 3.692 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.236 ; 3.314 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.490 ; 3.596 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.105 ; 3.202 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.950 ; 3.049 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.081 ; 3.191 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.160 ; 3.262 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.658 ; 3.791 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.986 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.986 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.355 ; 2.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.661 ; 2.661 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.621 ; 2.621 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.621 ; 2.621 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.641 ; 2.641 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.391 ; 2.391 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.355 ; 2.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.780 ; 2.780 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.762 ; 2.762 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.166 ; 2.304 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.068 ; 5.382 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.068 ; 5.382 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 4.427 ; 4.766 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 4.427 ; 4.766 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.622 ; 6.010 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.129 ; 5.469 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.612 ; 4.910 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 4.612 ; 4.910 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 3.555 ; 3.747 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 3.555 ; 3.747 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.499 ; 5.903 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.499 ; 5.903 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.444 ; 4.444 ; 4.629 ; 4.626 ;
; mode_usb_n ; usb_d[1]    ; 4.411 ; 4.411 ; 4.590 ; 4.586 ;
; mode_usb_n ; usb_d[2]    ; 4.411 ; 4.411 ; 4.590 ; 4.586 ;
; mode_usb_n ; usb_d[3]    ; 4.427 ; 4.427 ; 4.608 ; 4.605 ;
; mode_usb_n ; usb_d[4]    ; 4.141 ; 4.141 ; 4.348 ; 4.345 ;
; mode_usb_n ; usb_d[5]    ; 4.100 ; 4.100 ; 4.314 ; 4.310 ;
; mode_usb_n ; usb_d[6]    ; 4.596 ; 4.596 ; 4.756 ; 4.752 ;
; mode_usb_n ; usb_d[7]    ; 4.573 ; 4.573 ; 4.737 ; 4.733 ;
; mode_usb_n ; usb_rdn     ; 3.364 ; 3.361 ; 3.642 ; 3.642 ;
; mode_usb_n ; usb_wr      ; 3.350 ; 3.346 ; 3.638 ; 3.638 ;
; sw[0]      ; led[0]      ;       ; 2.553 ; 2.831 ;       ;
; sw[0]      ; usb_d[1]    ; 6.574 ; 6.999 ; 6.869 ; 7.287 ;
; sw[1]      ; led[1]      ;       ; 2.448 ; 2.736 ;       ;
; sw[1]      ; usb_d[1]    ; 6.451 ; 6.876 ; 6.741 ; 7.159 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.592 ; 3.526 ; 3.719 ; 3.719 ;
; mode_usb_n ; usb_d[1]    ; 3.549 ; 3.491 ; 3.679 ; 3.679 ;
; mode_usb_n ; usb_d[2]    ; 3.549 ; 3.491 ; 3.679 ; 3.679 ;
; mode_usb_n ; usb_d[3]    ; 3.575 ; 3.509 ; 3.699 ; 3.699 ;
; mode_usb_n ; usb_d[4]    ; 3.300 ; 3.234 ; 3.449 ; 3.449 ;
; mode_usb_n ; usb_d[5]    ; 3.250 ; 3.192 ; 3.413 ; 3.413 ;
; mode_usb_n ; usb_d[6]    ; 3.726 ; 3.668 ; 3.838 ; 3.838 ;
; mode_usb_n ; usb_d[7]    ; 3.704 ; 3.646 ; 3.820 ; 3.820 ;
; mode_usb_n ; usb_rdn     ; 2.489 ; 2.489 ; 2.838 ; 2.772 ;
; mode_usb_n ; usb_wr      ; 2.473 ; 2.473 ; 2.823 ; 2.765 ;
; sw[0]      ; led[0]      ;       ; 2.517 ; 2.799 ;       ;
; sw[0]      ; usb_d[1]    ; 6.337 ; 6.725 ; 6.641 ; 7.022 ;
; sw[1]      ; led[1]      ;       ; 2.416 ; 2.708 ;       ;
; sw[1]      ; usb_d[1]    ; 6.254 ; 6.642 ; 6.548 ; 6.929 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.183   ; -1.130  ; -4.837   ; -0.102  ; -1.487              ;
;  USBBridge:inst|USBRDn                             ; -4.753   ; -0.251  ; -2.692   ; 0.768   ; -1.487              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -2.905   ; 0.752   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.421   ; -1.130  ; -0.632   ; -0.102  ; 499.499             ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.183   ; 1.491   ; -4.305   ; 1.619   ; -1.487              ;
;  lab:inst4|UA:inst100|y[17]                        ; -6.639   ; 2.041   ; -4.661   ; 1.811   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -1.804   ; 1.003   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -4.472   ; 1.710   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.837   ; 1.873   ; -1.487              ;
; Design-wide TNS                                    ; -606.858 ; -20.231 ; -26.101  ; -0.348  ; -227.511            ;
;  USBBridge:inst|USBRDn                             ; -393.818 ; -3.626  ; -5.374   ; 0.000   ; -172.492            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -72.289  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -124.125 ; -16.605 ; -2.452   ; -0.348  ; 0.000               ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.183   ; 0.000   ; -4.305   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[17]                        ; -6.639   ; 0.000   ; -4.661   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -1.804   ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -4.472   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.837   ; 0.000   ; -1.487              ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 4.883  ; 4.992  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.883  ; 4.992  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.998  ; 4.019  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.360  ; 3.509  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 3.773  ; 3.926  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 3.251  ; 3.493  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.417  ; 3.629  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 3.578  ; 3.646  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.211  ; 3.370  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.272 ; 0.020  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.272 ; 0.020  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.400 ; -0.120 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 6.624  ; 6.610  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 3.511  ; 3.744  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 6.624  ; 6.610  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; 6.770  ; 7.030  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; 6.569  ; 6.863  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 9.341  ; 9.567  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 9.341  ; 9.567  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 8.629  ; 8.774  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; 6.962  ; 7.282  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; 6.962  ; 7.282  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; 6.250  ; 6.489  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn               ; -0.798 ; -1.428 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; -0.976 ; -1.603 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; -0.872 ; -1.477 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; -0.838 ; -1.466 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; -1.126 ; -1.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; -0.798 ; -1.437 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; -0.895 ; -1.521 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; -0.827 ; -1.428 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; -0.857 ; -1.484 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.241  ; 1.072  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[0]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.984  ; 0.810  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  sw[1]    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 1.241  ; 1.072  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; sw[*]     ; clk_25mhz                           ; 1.742  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; 1.237  ; 0.994  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.742  ; 1.549  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz                           ; -2.828 ; -3.485 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz                           ; -2.772 ; -3.416 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz                           ; 1.037  ; 0.713  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz                           ; -1.428 ; -1.588 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz                           ; 1.037  ; 0.713  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; lab:inst4|UA:inst100|y[11]          ; -1.879 ; -2.111 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[0]    ; lab:inst4|UA:inst100|y[11]          ; -2.296 ; -2.476 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  sw[1]    ; lab:inst4|UA:inst100|y[11]          ; -1.879 ; -2.111 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 8.942  ; 9.088  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.942  ; 9.088  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 20.105 ; 19.300 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 17.251 ; 16.945 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 20.105 ; 19.300 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 16.660 ; 16.264 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.235 ; 14.880 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 13.884 ; 13.694 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.911 ; 17.267 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 18.202 ; 17.635 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.992 ; 16.572 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.658  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.498  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.399 ; 12.965 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.399 ; 12.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.356 ; 11.081 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.799 ; 12.527 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.118 ; 11.848 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.803  ; 9.722  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.860 ; 12.356 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.268 ; 10.947 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.090 ; 12.965 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 10.090 ; 10.270 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 10.090 ; 10.270 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 6.711  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 15.409 ; 15.112 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.409 ; 15.112 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 10.519 ; 10.233 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 11.182 ; 10.963 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.708 ; 10.443 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 11.022 ; 10.621 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.199 ; 9.927  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.355 ; 10.133 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.875 ; 10.842 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.536  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 6.536  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 18.911 ; 18.472 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.791 ; 15.682 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 18.911 ; 18.472 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 16.352 ; 15.906 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.428 ; 13.878 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.213 ; 13.933 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 16.846 ; 16.888 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 15.852 ; 15.330 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.183 ; 15.798 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.199  ; 5.050  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 12.065 ; 11.389 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 12.065 ; 11.389 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 13.563 ; 12.899 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 10.505 ; 10.169 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 13.563 ; 12.899 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 11.640 ; 11.308 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.975 ; 10.404 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 10.975 ; 10.404 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 8.335  ; 8.206  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 8.335  ; 8.206  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.312 ; 12.499 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.312 ; 12.499 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 4.173 ; 3.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.173 ; 3.931 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.945 ; 4.080 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.349 ; 4.589 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.249 ; 4.388 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.417 ; 4.579 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.341 ; 4.449 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.188 ; 4.254 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 3.945 ; 4.080 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.173 ; 4.333 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.523 ; 4.681 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.209 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.339 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.120 ; 4.239 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.441 ; 5.701 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.621 ; 4.759 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.948 ; 5.175 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.966 ; 5.169 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.120 ; 4.239 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.153 ; 5.371 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.543 ; 4.702 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.710 ; 5.971 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.402 ; 2.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.402 ; 4.218 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.950 ; 3.049 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.515 ; 3.692 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.236 ; 3.314 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.490 ; 3.596 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.105 ; 3.202 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.950 ; 3.049 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.081 ; 3.191 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.160 ; 3.262 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.658 ; 3.791 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.986 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.986 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.355 ; 2.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.661 ; 2.661 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.621 ; 2.621 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.621 ; 2.621 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.641 ; 2.641 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.391 ; 2.391 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.355 ; 2.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.780 ; 2.780 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.762 ; 2.762 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.166 ; 2.304 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 5.068 ; 5.382 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 5.068 ; 5.382 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[17]          ; 4.427 ; 4.766 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[17]          ; 4.427 ; 4.766 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[17]          ; 5.622 ; 6.010 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
;  usb_d[7] ; lab:inst4|UA:inst100|y[17]          ; 5.129 ; 5.469 ; Rise       ; lab:inst4|UA:inst100|y[17]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.612 ; 4.910 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[5] ; lab:inst4|UA:inst100|y[1]           ; 4.612 ; 4.910 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 3.555 ; 3.747 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 3.555 ; 3.747 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.499 ; 5.903 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.499 ; 5.903 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 7.339  ; 7.202  ; 7.648  ; 7.648  ;
; mode_usb_n ; usb_d[1]    ; 7.268  ; 7.137  ; 7.623  ; 7.623  ;
; mode_usb_n ; usb_d[2]    ; 7.268  ; 7.137  ; 7.623  ; 7.623  ;
; mode_usb_n ; usb_d[3]    ; 7.320  ; 7.183  ; 7.626  ; 7.626  ;
; mode_usb_n ; usb_d[4]    ; 6.728  ; 6.591  ; 6.997  ; 6.997  ;
; mode_usb_n ; usb_d[5]    ; 6.680  ; 6.549  ; 6.936  ; 6.936  ;
; mode_usb_n ; usb_d[6]    ; 7.618  ; 7.487  ; 8.009  ; 8.009  ;
; mode_usb_n ; usb_d[7]    ; 7.593  ; 7.462  ; 7.996  ; 7.996  ;
; mode_usb_n ; usb_rdn     ; 5.173  ; 5.173  ; 5.417  ; 5.280  ;
; mode_usb_n ; usb_wr      ; 5.156  ; 5.156  ; 5.333  ; 5.202  ;
; sw[0]      ; led[0]      ;        ; 5.026  ; 5.169  ;        ;
; sw[0]      ; usb_d[1]    ; 14.790 ; 14.133 ; 15.030 ; 14.366 ;
; sw[1]      ; led[1]      ;        ; 4.830  ; 4.920  ;        ;
; sw[1]      ; usb_d[1]    ; 14.520 ; 13.863 ; 14.734 ; 14.070 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.592 ; 3.526 ; 3.719 ; 3.719 ;
; mode_usb_n ; usb_d[1]    ; 3.549 ; 3.491 ; 3.679 ; 3.679 ;
; mode_usb_n ; usb_d[2]    ; 3.549 ; 3.491 ; 3.679 ; 3.679 ;
; mode_usb_n ; usb_d[3]    ; 3.575 ; 3.509 ; 3.699 ; 3.699 ;
; mode_usb_n ; usb_d[4]    ; 3.300 ; 3.234 ; 3.449 ; 3.449 ;
; mode_usb_n ; usb_d[5]    ; 3.250 ; 3.192 ; 3.413 ; 3.413 ;
; mode_usb_n ; usb_d[6]    ; 3.726 ; 3.668 ; 3.838 ; 3.838 ;
; mode_usb_n ; usb_d[7]    ; 3.704 ; 3.646 ; 3.820 ; 3.820 ;
; mode_usb_n ; usb_rdn     ; 2.489 ; 2.489 ; 2.838 ; 2.772 ;
; mode_usb_n ; usb_wr      ; 2.473 ; 2.473 ; 2.823 ; 2.765 ;
; sw[0]      ; led[0]      ;       ; 2.517 ; 2.799 ;       ;
; sw[0]      ; usb_d[1]    ; 6.337 ; 6.725 ; 6.641 ; 7.022 ;
; sw[1]      ; led[1]      ;       ; 2.416 ; 2.708 ;       ;
; sw[1]      ; usb_d[1]    ; 6.254 ; 6.642 ; 6.548 ; 6.929 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 493      ; 334      ; 615      ; 1559     ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 16       ; 16       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 121      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 0        ; 98       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 9        ; 16       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 1        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 493      ; 334      ; 615      ; 1559     ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; lab:inst4|UA:inst100|y[17]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 16       ; 16       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 121      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 0        ; 98       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 9        ; 16       ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 1        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[17]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 210   ; 210  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 317   ; 317  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 16 23:38:04 2019
Info: Command: quartus_sta lab -c lab
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "ALUUAPR" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[17] lab:inst4|UA:inst100|y[17]
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[1] lab:inst4|UA:inst100|y[1]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[23] lab:inst4|UA:inst100|y[23]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[11] lab:inst4|UA:inst100|y[11]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[24] lab:inst4|UA:inst100|y[24]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.183
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.183        -8.183 lab:inst4|UA:inst100|y[11] 
    Info:    -6.639        -6.639 lab:inst4|UA:inst100|y[17] 
    Info:    -4.753      -393.818 USBBridge:inst|USBRDn 
    Info:    -3.421      -124.125 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.905       -72.289 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.804        -1.804 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -0.888
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.888       -14.741 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.108        -0.813 USBBridge:inst|USBRDn 
    Info:     1.435         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.259         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     3.256         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.522         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -4.837
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.837        -4.837 lab:inst4|UA:inst100|y[24] 
    Info:    -4.661        -4.661 lab:inst4|UA:inst100|y[17] 
    Info:    -4.472        -4.472 lab:inst4|UA:inst100|y[23] 
    Info:    -4.305        -4.305 lab:inst4|UA:inst100|y[11] 
    Info:    -2.692        -5.374 USBBridge:inst|USBRDn 
    Info:    -0.632        -2.452 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.161
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.161         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.827         0.000 USBBridge:inst|USBRDn 
    Info:     4.044         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.288         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     4.482         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     4.598         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[17] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.929         0.000 clk_25mhz 
    Info:   499.671         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.476
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.476        -7.476 lab:inst4|UA:inst100|y[11] 
    Info:    -6.022        -6.022 lab:inst4|UA:inst100|y[17] 
    Info:    -4.425      -362.259 USBBridge:inst|USBRDn 
    Info:    -2.979      -106.393 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.813       -68.677 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.549        -1.549 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -1.130
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.130        -9.753 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.034         0.000 USBBridge:inst|USBRDn 
    Info:     1.460         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.052         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     2.947         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.104         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -4.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.583        -4.583 lab:inst4|UA:inst100|y[24] 
    Info:    -4.410        -4.410 lab:inst4|UA:inst100|y[17] 
    Info:    -4.238        -4.238 lab:inst4|UA:inst100|y[23] 
    Info:    -4.067        -4.067 lab:inst4|UA:inst100|y[11] 
    Info:    -2.374        -4.738 USBBridge:inst|USBRDn 
    Info:    -0.444        -1.704 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.138
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.138         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.681         0.000 USBBridge:inst|USBRDn 
    Info:     3.832         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.090         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     4.285         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     4.376         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[17] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.917         0.000 clk_25mhz 
    Info:   499.499         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[17]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[17]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.259
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.259        -3.259 lab:inst4|UA:inst100|y[11] 
    Info:    -2.606        -2.606 lab:inst4|UA:inst100|y[17] 
    Info:    -1.507      -105.753 USBBridge:inst|USBRDn 
    Info:    -1.200       -18.854 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.979       -22.148 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.254        -0.254 lab:inst4|UA:inst100|y[1] 
Info: Worst-case hold slack is -0.570
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.570       -16.605 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.251        -3.626 USBBridge:inst|USBRDn 
    Info:     0.752         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.003         0.000 lab:inst4|UA:inst100|y[1] 
    Info:     1.491         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     2.041         0.000 lab:inst4|UA:inst100|y[17] 
Info: Worst-case recovery slack is -1.603
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.603        -1.603 lab:inst4|UA:inst100|y[24] 
    Info:    -1.500        -1.500 lab:inst4|UA:inst100|y[17] 
    Info:    -1.407        -1.407 lab:inst4|UA:inst100|y[23] 
    Info:    -1.351        -1.351 lab:inst4|UA:inst100|y[11] 
    Info:    -0.770        -1.536 USBBridge:inst|USBRDn 
    Info:     0.289         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -0.102
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.102        -0.348 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.768         0.000 USBBridge:inst|USBRDn 
    Info:     1.619         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.710         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     1.811         0.000 lab:inst4|UA:inst100|y[17] 
    Info:     1.873         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[11] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[17] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[1] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[23] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[24] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.580         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Mon Dec 16 23:38:17 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:05


