// Seed: 1739957249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  initial begin
    id_4 <= #1 1;
    for (id_1 = id_4 == 1; id_3; id_1 = 1 + 1) begin
      $display;
    end
  end
  module_0(
      id_3, id_1, id_1, id_1, id_1
  );
  initial id_4 <= id_2;
endmodule
