<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/BRAMS/gowin_dpb_program/gowin_dpb_program.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Buses/bus.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CLINT.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/ALUCPU.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/CSRFile.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/RegFile.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/SignExtendSelector.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/constants.vh<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_alu.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_branch.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_bypass_ex.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_main.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/control_stall_id.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/cpu.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/mem_read_selector.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/mem_write_selector.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/CPU/signExtend.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/PPU.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/buttonModule.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/cpuTimer.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/seven_segment.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/uart.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/GPIO/uartController.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/DPBRAM.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/flash.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/flashController.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/memory.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/programMemory.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/ramMemory.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/config.vh<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_hs/fifo_hs.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_sc_video.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/fifo_sc_videoAddress.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll/gowin_rpll_ram.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll_800vga/gowin_rpll_800vga.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/gowin_rpll_ppu/gowin_rpll_ppu.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/psram_memory_interface_hs_2ch/psram_memory_interface_hs_2ch.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/i2c.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/i2capi.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/screen.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenI2C/textEngine.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/VGAMod.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_dpb/gowin_dpb.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_osc/gowin_osc.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_rpll/gowin_rpll.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/screenVGA/gowin_sp/gowin_sp.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/soc.v<br>
/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY20kV2/src/Memories/word_bram.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 23 22:42:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.752s, Elapsed time = 0h 0m 0.766s, Peak memory usage = 115.875MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.232s, Elapsed time = 0h 0m 0.237s, Peak memory usage = 118.875MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.11s, Elapsed time = 0h 0m 0.113s, Peak memory usage = 120.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.3s, Elapsed time = 0h 0m 0.303s, Peak memory usage = 120.578MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.392s, Peak memory usage = 121.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 121.312MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.014s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 121.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.012s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 121.406MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.301s, Elapsed time = 0h 0m 0.302s, Peak memory usage = 121.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.074s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 121.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.084s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 121.781MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 27s, Elapsed time = 0h 0m 28s, Peak memory usage = 216.938MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.337s, Elapsed time = 0h 0m 0.337s, Peak memory usage = 216.938MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.309s, Elapsed time = 0h 0m 0.311s, Peak memory usage = 284.891MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 29s, Elapsed time = 0h 0m 30s, Peak memory usage = 284.891MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>35</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3594</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>915</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>254</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2190</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>8111</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>610</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2844</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>4657</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>999</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>999</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9124(8125 LUT, 999 ALU) / 20736</td>
<td>45%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3594 / 15750</td>
<td>23%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3594 / 15750</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>34 / 46</td>
<td>74%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.8</td>
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.5</td>
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>44.982(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>99.858(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n49_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n49_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n50_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n50_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n51_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n51_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n52_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>2.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s6/I3</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n10986_s6/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s11/I3</td>
</tr>
<tr>
<td>4.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>cpu_1/n10986_s11/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s4/I3</td>
</tr>
<tr>
<td>6.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/ALUInB_0_s4/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s9/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>cpu_1/ALUInB_0_s9/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s4/I1</td>
</tr>
<tr>
<td>9.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n34_s4/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/I2</td>
</tr>
<tr>
<td>11.405</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/I2</td>
</tr>
<tr>
<td>12.332</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/I0</td>
</tr>
<tr>
<td>13.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>14.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10915_s3/I2</td>
</tr>
<tr>
<td>15.095</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n10915_s3/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s26/I1</td>
</tr>
<tr>
<td>16.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>flashController/n7_s26/F</td>
</tr>
<tr>
<td>16.598</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/I2</td>
</tr>
<tr>
<td>17.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s25/I0</td>
</tr>
<tr>
<td>18.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>flashController/n7_s25/F</td>
</tr>
<tr>
<td>18.516</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n545_s28/I0</td>
</tr>
<tr>
<td>19.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>flashController/n545_s28/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s56/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>bu/data_read_31_s56/F</td>
</tr>
<tr>
<td>20.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s0/I1</td>
</tr>
<tr>
<td>21.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>bu/data_read_31_s0/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>22.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem/n355_s3/F</td>
</tr>
<tr>
<td>22.556</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/ready_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/ready_s1/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mem/ready_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.062, 49.838%; route: 10.902, 49.117%; tC2Q: 0.232, 1.045%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n49_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n49_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n50_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n50_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n51_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n51_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n52_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>2.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s6/I3</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n10986_s6/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s11/I3</td>
</tr>
<tr>
<td>4.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>cpu_1/n10986_s11/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s4/I3</td>
</tr>
<tr>
<td>6.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/ALUInB_0_s4/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s9/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>cpu_1/ALUInB_0_s9/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s4/I1</td>
</tr>
<tr>
<td>9.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n34_s4/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/I2</td>
</tr>
<tr>
<td>11.405</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/I2</td>
</tr>
<tr>
<td>12.332</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/I0</td>
</tr>
<tr>
<td>13.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>14.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10915_s3/I2</td>
</tr>
<tr>
<td>15.095</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n10915_s3/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s26/I1</td>
</tr>
<tr>
<td>16.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>flashController/n7_s26/F</td>
</tr>
<tr>
<td>16.598</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/I2</td>
</tr>
<tr>
<td>17.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s25/I0</td>
</tr>
<tr>
<td>18.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>flashController/n7_s25/F</td>
</tr>
<tr>
<td>18.516</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n545_s28/I0</td>
</tr>
<tr>
<td>19.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>flashController/n545_s28/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s20/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>flashController/n542_s20/F</td>
</tr>
<tr>
<td>20.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n543_s16/I0</td>
</tr>
<tr>
<td>21.015</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n543_s16/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n543_s15/I1</td>
</tr>
<tr>
<td>22.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n543_s15/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/data_out_30_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>flashController/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>flashController/data_out_30_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.024, 49.752%; route: 10.902, 49.201%; tC2Q: 0.232, 1.047%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n49_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n49_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n50_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n50_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n51_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n51_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n52_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>2.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s6/I3</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n10986_s6/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s11/I3</td>
</tr>
<tr>
<td>4.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>cpu_1/n10986_s11/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s4/I3</td>
</tr>
<tr>
<td>6.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/ALUInB_0_s4/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s9/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>cpu_1/ALUInB_0_s9/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s4/I1</td>
</tr>
<tr>
<td>9.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n34_s4/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/I2</td>
</tr>
<tr>
<td>11.405</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/I2</td>
</tr>
<tr>
<td>12.332</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/I0</td>
</tr>
<tr>
<td>13.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>14.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10915_s3/I2</td>
</tr>
<tr>
<td>15.095</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n10915_s3/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s26/I1</td>
</tr>
<tr>
<td>16.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>flashController/n7_s26/F</td>
</tr>
<tr>
<td>16.598</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/I2</td>
</tr>
<tr>
<td>17.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s25/I0</td>
</tr>
<tr>
<td>18.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>flashController/n7_s25/F</td>
</tr>
<tr>
<td>18.516</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n545_s28/I0</td>
</tr>
<tr>
<td>19.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>flashController/n545_s28/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s20/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>flashController/n542_s20/F</td>
</tr>
<tr>
<td>20.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s17/I0</td>
</tr>
<tr>
<td>21.015</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s17/F</td>
</tr>
<tr>
<td>21.489</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s15/I1</td>
</tr>
<tr>
<td>22.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n542_s15/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/data_out_31_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>flashController/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>flashController/data_out_31_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.024, 49.752%; route: 10.902, 49.201%; tC2Q: 0.232, 1.047%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n49_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n49_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n50_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n50_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n51_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n51_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n52_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>2.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s6/I3</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n10986_s6/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s11/I3</td>
</tr>
<tr>
<td>4.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>cpu_1/n10986_s11/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s4/I3</td>
</tr>
<tr>
<td>6.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/ALUInB_0_s4/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s9/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>cpu_1/ALUInB_0_s9/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s4/I1</td>
</tr>
<tr>
<td>9.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n34_s4/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/I2</td>
</tr>
<tr>
<td>11.405</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/I2</td>
</tr>
<tr>
<td>12.332</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/I0</td>
</tr>
<tr>
<td>13.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>14.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10915_s3/I2</td>
</tr>
<tr>
<td>15.095</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n10915_s3/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s26/I1</td>
</tr>
<tr>
<td>16.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>flashController/n7_s26/F</td>
</tr>
<tr>
<td>16.598</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/I2</td>
</tr>
<tr>
<td>17.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s25/I0</td>
</tr>
<tr>
<td>18.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>flashController/n7_s25/F</td>
</tr>
<tr>
<td>18.516</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n545_s28/I0</td>
</tr>
<tr>
<td>19.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>flashController/n545_s28/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s56/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>bu/data_read_31_s56/F</td>
</tr>
<tr>
<td>20.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s0/I1</td>
</tr>
<tr>
<td>21.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>bu/data_read_31_s0/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n389_s5/I0</td>
</tr>
<tr>
<td>22.044</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem/n389_s5/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/data_out_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mem/data_out_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.024, 49.752%; route: 10.902, 49.201%; tC2Q: 0.232, 1.047%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n49_s0/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n49_s0/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n50_s0/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n50_s0/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n51_s0/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n51_s0/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n52_s0/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n52_s0/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n53_s0/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n53_s0/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n54_s0/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n54_s0/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n55_s0/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n55_s0/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n56_s0/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n56_s0/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n57_s0/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n57_s0/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n58_s0/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n58_s0/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n59_s0/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n59_s0/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n60_s0/COUT</td>
</tr>
<tr>
<td>2.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/I0</td>
</tr>
<tr>
<td>3.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s9/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s6/I3</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/n10986_s6/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10986_s11/I3</td>
</tr>
<tr>
<td>4.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>cpu_1/n10986_s11/F</td>
</tr>
<tr>
<td>5.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s6/I0</td>
</tr>
<tr>
<td>5.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/ALUInB_0_s6/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s4/I3</td>
</tr>
<tr>
<td>6.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu_1/ALUInB_0_s4/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/ALUInB_0_s9/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>cpu_1/ALUInB_0_s9/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s6/F</td>
</tr>
<tr>
<td>8.932</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/cpu_alu/n34_s4/I1</td>
</tr>
<tr>
<td>9.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/n34_s4/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s19/F</td>
</tr>
<tr>
<td>10.952</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/I2</td>
</tr>
<tr>
<td>11.405</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s17/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/I2</td>
</tr>
<tr>
<td>12.332</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s14/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/I0</td>
</tr>
<tr>
<td>13.323</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s7/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/data_addr_Z_1_s0/I3</td>
</tr>
<tr>
<td>14.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/data_addr_Z_1_s0/F</td>
</tr>
<tr>
<td>14.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu_1/n10915_s3/I2</td>
</tr>
<tr>
<td>15.095</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu_1/n10915_s3/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s26/I1</td>
</tr>
<tr>
<td>16.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>flashController/n7_s26/F</td>
</tr>
<tr>
<td>16.598</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/I2</td>
</tr>
<tr>
<td>17.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s8/F</td>
</tr>
<tr>
<td>17.525</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n7_s25/I0</td>
</tr>
<tr>
<td>18.042</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>flashController/n7_s25/F</td>
</tr>
<tr>
<td>18.516</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>flashController/n545_s28/I0</td>
</tr>
<tr>
<td>19.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>flashController/n545_s28/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s56/I0</td>
</tr>
<tr>
<td>20.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>bu/data_read_31_s56/F</td>
</tr>
<tr>
<td>20.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>bu/data_read_31_s0/I1</td>
</tr>
<tr>
<td>21.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>bu/data_read_31_s0/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/n388_s5/I0</td>
</tr>
<tr>
<td>22.044</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem/n388_s5/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem/data_out_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>3284</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>37.397</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>37.362</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mem/data_out_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.024, 49.752%; route: 10.902, 49.201%; tC2Q: 0.232, 1.047%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
