@article{johnson1988variable,
  title={A variable delay line PLL for CPU-coprocessor synchronization},
  author={Johnson, M. and Hudson, E.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={23},
  number={5},
  pages={1218--1223},
  year={1988},
  doi={10.1109/4.5947}
}

@inproceedings{eto2000333,
  title={A 333 MHz, 20 mW, 18 ps resolution digital DLL using current-controlled delay with parallel variable resistor DAC (PVR-DAC)},
  author={Eto, S. and others},
  booktitle={Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000},
  pages={349--350},
  year={2000},
  doi={10.1109/APASIC.2000.896980}
}

@article{lee2011self,
  title={Self-healing design in deep scaled CMOS technologies},
  author={Lee, J. and others},
  journal={Journal of Circuits, Systems and Computers},
  volume={21},
  pages={1--4},
  year={2011},
  doi={10.1109/MWSCAS.2011.6026668}
}

@article{maymandi2003digitally,
  title={A digitally programmable delay element: design and analysis},
  author={Maymandi-Nejad, M. and Sachdev, M.},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={11},
  number={5},
  pages={871--878},
  year={2003},
  doi={10.1109/TVLSI.2003.810787}
}

@article{caignet2001challenge,
  title={The challenge of signal integrity in deep-submicrometer CMOS technology},
  author={Caignet, F. and Delmas-Bendhia, S. and Sicard, E.},
  journal={Proceedings of the IEEE},
  volume={89},
  number={4},
  pages={556--573},
  year={2001},
  doi={10.1109/5.920583}
}

@article{razavi2002challenges,
  title={Challenges in the Design of High-Speed Clock and Data Recovery Circuits},
  author={Razavi, B.},
  journal={IEEE Communications Magazine},
  year={2002}
}

@article{abdulrazzaq2016review,
  title={A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance},
  author={Abdulrazzaq, B. I. and others},
  journal={SpringerPlus},
  volume={5},
  number={1},
  pages={434},
  year={2016},
  doi={10.1186/s40064-016-2090-z}
}

@article{maymandi2005monotonic,
  title={A monotonic digitally controlled delay element},
  author={Maymandi-Nejad, M. and Sachdev, M.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={40},
  number={11},
  pages={2212--2219},
  year={2005},
  doi={10.1109/JSSC.2005.857370}
}

@article{abas2007built,
  title={Built-in time measurement circuits -- a comparative design study},
  author={Abas, M.A. and Russell, G.},
  journal={IET Computers Digital Techniques},
  volume={1},
  number={2},
  pages={87--97},
  year={2007}
}

@inproceedings{horowitz2005scaling,
  title={Scaling, power, and the future of CMOS},
  author={Horowitz, M. and others},
  booktitle={IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest},
  pages={9--15},
  year={2005},
  doi={10.1109/IEDM.2005.1609253}
}

@article{seok2010progress,
  title={Progress and Challenges Towards Terahertz CMOS Integrated Circuits},
  author={Seok, E. and others},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={8},
  pages={1554--1564},
  year={2010},
  doi={10.1109/JSSC.2010.2049793}
}

@article{im2021112,
  title={A 112-Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR ADC and Inverter-Based RX Analog Front-End in 7-nm FinFET},
  author={Im, J. and others},
  journal={IEEE Journal of Solid-State Circuits},
  volume={56},
  number={1},
  pages={7--18},
  year={2021},
  doi={10.1109/JSSC.2020.3024261}
}

@inproceedings{loke2019nanoscale,
  title={Nanoscale CMOS Implications on Analog/Mixed-Signal Design},
  author={Loke, A. L. and Lee, C. and Leary, B. M.},
  booktitle={2019 IEEE Custom Integrated Circuits Conference (CICC)},
  pages={1--57},
  year={2019},
  doi={10.1109/CICC.2019.8780267}
}

@article{zheng201740,
  title={A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS},
  author={Zheng, X. and others},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={11},
  pages={2963--2978},
  year={2017},
  doi={10.1109/JSSC.2017.2746672}
}

@article{lee2000low,
  title={Low-power area-efficient high-speed I/O circuit techniques},
  author={Lee, M.-J. and Dally, W. and Chiang, P.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={35},
  number={11},
  pages={1591--1599},
  year={2000},
  doi={10.1109/4.881204}
}

@article{wong200427,
  title={A 27-mW 3.6-Gb/s I/O Transceiver},
  author={Wong, K.-L. and others},
  journal={IEEE Journal of Solid-State Circuits},
  volume={39},
  number={4},
  pages={602--612},
  year={2004},
  doi={10.1109/JSSC.2004.825259}
}

@inproceedings{loke2018analog,
  title={Analog/mixed-signal design challenges in 7-nm CMOS and beyond},
  author={Loke, A. L. S. and others},
  booktitle={2018 IEEE Custom Integrated Circuits Conference (CICC)},
  pages={1--8},
  year={2018},
  doi={10.1109/CICC.2018.8357060}
}

@article{alioto2012ultra,
  title={Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial},
  author={Alioto, M.},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={59},
  number={1},
  pages={3--29},
  year={2012},
  doi={10.1109/TCSI.2011.2177004}
}

@misc{leary2018ip,
  title={IP design in a 5G world},
  author={Leary, M.},
  year={2018},
  note={Ireland}
}

@article{cooperman1980high,
  title={High speed current mode logic for LSI},
  author={Cooperman, M.},
  journal={IEEE Transactions on Circuits and Systems},
  volume={27},
  number={7},
  pages={626--635},
  year={1980},
  doi={10.1109/TCS.1980.1084863}
}

@article{singh2005high,
  title={High-frequency CML clock dividers in 0.13-/spl mu/m CMOS operating up to 38 GHz},
  author={Singh, U. and Green, M.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={40},
  number={8},
  pages={1658--1661},
  year={2005},
  doi={10.1109/JSSC.2005.852420}
}

@article{hossain2009cmos,
  title={CMOS Oscillators for Clock Distribution and Injection-Locked Deskew},
  author={Hossain, M. and Carusone, A. C.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={44},
  number={8},
  pages={2138--2153},
  year={2009},
  doi={10.1109/JSSC.2009.2022917}
}

@article{galal200310,
  title={10-Gb/s limiting amplifier and laser/modulator driver in 0.18-m CMOS technology},
  author={Galal, S. and Razavi, B.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={38},
  number={12},
  pages={2138--2146},
  year={2003},
  doi={10.1109/JSSC.2003.818567}
}

@article{diorio2002adaptive,
  title={Adaptive CMOS: from biological inspiration to systems-on-a-chip},
  author={Diorio, C. and Hsu, D. and Figueroa, M.},
  journal={Proceedings of the IEEE},
  volume={90},
  number={3},
  pages={345--357},
  year={2002},
  doi={10.1109/5.993402}
}

@inproceedings{kim201516,
  title={3.5 A 16-to-40Gb/s quarter-rate NRZ/PAM4 dual-mode transmitter in 14nm CMOS},
  author={Kim, J. and others},
  booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers},
  pages={1--3},
  year={2015},
  doi={10.1109/ISSCC.2015.7062925}
}

@inproceedings{loubet2017stacked,
  title={Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET},
  author={Loubet, N. and others},
  booktitle={2017 Symposium on VLSI Technology},
  pages={T230--T231},
  year={2017},
  doi={10.23919/VLSIT.2017.7998183}
}

@misc{chan2008isscc,
  title={ISSCC 2008 / SESSION 28 / NON-VOLATILE MEMORY DIGITAL CLOCKING / 28.4},
  author={Chan, S. and others},
  year={2008}
}

@article{gutnik2000active,
  title={Active GHz clock network using distributed PLLs},
  author={Gutnik, V. and Chandrakasan, A.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={35},
  number={11},
  pages={1553--1560},
  year={2000},
  doi={10.1109/4.881199}
}

@article{chandrakasan1992low,
  title={Low-power CMOS digital design},
  author={Chandrakasan, A. and Sheng, S. and Brodersen, R.},
  journal={IEEE Journal of Solid-State Circuits},
  volume={27},
  number={4},
  pages={473--484},
  year={1992},
  doi={10.1109/4.126534}
}

@article{zhang2021hybrid,
  title={A Hybrid Analog-Digital Programmable Delay Element With 0.7-ps Resolution and 3.5-ns Range in 28-nm CMOS},
  author={Zhang, H. and others},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={68},
  number={2},
  pages={687--691},
  year={2021}
}

@article{li2022all,
  title={An All-Digital Programmable Delay Line With 0.2-ps Resolution in 7-nm FinFET CMOS},
  author={Li, X. and others},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={69},
  number={3},
  pages={1503--1507},
  year={2022}
}

@article{chen2023adaptive,
  title={Adaptive Body-Biased Voltage-Mode Delay Line With 0.1-ps Resolution in 5-nm CMOS},
  author={Chen, K. and others},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={70},
  number={5},
  pages={1892--1905},
  year={2023}
}

@inproceedings{nakamura2022high,
  title={A High-Speed Distributed Delay Line for 40 GHz Operation in 3-nm CMOS},
  author={Nakamura, T. and others},
  booktitle={2022 IEEE International Solid-State Circuits Conference (ISSCC)},
  volume={65},
  pages={1--3},
  year={2022},
  organization={IEEE}
}
