v 4
file "/foss/designs/SG13G2_ASIC-Design-Template/verilog/rtl/" "../../vhdl/rtl/counter_board.vhd" "4a4e506a7fcb5595b0d24ce066f8a7ae5acc6e3a" "20250728142725.715":
  entity counter_board at 7( 265) + 0 on 14;
  architecture rtl of counter_board at 25( 656) + 0 on 15;
file "/foss/designs/SG13G2_ASIC-Design-Template/verilog/rtl/" "../../vhdl/rtl/constants_p.vhd" "29275bbc8a91c8c2ca42d0d5fb25db6dd0cde969" "20250728142725.576":
  package constants_p at 7( 253) + 0 on 11;
file "/foss/designs/SG13G2_ASIC-Design-Template/verilog/rtl/" "../../vhdl/rtl/counter_ea.vhd" "7cb742cb053ffee7863ee44b6c70a328c4864103" "20250728142725.629":
  entity counter at 7( 253) + 0 on 12;
  architecture rtl of counter at 28( 711) + 0 on 13;
