{
  "design": {
    "design_info": {
      "boundary_crc": "0x8BA70F223C03FF1F",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../QCS.gen/sources_1/bd/QCS_4_sim",
      "name": "QCS_4_sim",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "encoding_sequencer_0": "",
      "encoding_sequencer_1": "",
      "encoding_sequencer_2": "",
      "encoding_sequencer_3": "",
      "QCS_4_wrapper_0": ""
    },
    "ports": {
      "REC_0_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "REC_1_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "REC_2_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "REC_3_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "RPM_0_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "RPM_1_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "RPM_2_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "RPM_3_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "btn_0_0": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "QCS_4_sim_clk_wiz_0_0",
        "xci_path": "ip/QCS_4_sim_clk_wiz_0_0/QCS_4_sim_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "115.831"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "112.035"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "120"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "107.567"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_JITTER": {
            "value": "102.086"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_JITTER": {
            "value": "90.074"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "400"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "3"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "5"
          },
          "OVERRIDE_MMCM": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "encoding_sequencer_0": {
        "vlnv": "xilinx.com:module_ref:encoding_sequencer:1.0",
        "xci_name": "QCS_4_sim_encoding_sequencer_0_0",
        "xci_path": "ip/QCS_4_sim_encoding_sequencer_0_0/QCS_4_sim_encoding_sequencer_0_0.xci",
        "inst_hier_path": "encoding_sequencer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoding_sequencer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ch_a": {
            "direction": "O"
          },
          "ch_b": {
            "direction": "O"
          }
        }
      },
      "encoding_sequencer_1": {
        "vlnv": "xilinx.com:module_ref:encoding_sequencer:1.0",
        "xci_name": "QCS_4_sim_encoding_sequencer_1_0",
        "xci_path": "ip/QCS_4_sim_encoding_sequencer_1_0/QCS_4_sim_encoding_sequencer_1_0.xci",
        "inst_hier_path": "encoding_sequencer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoding_sequencer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ch_a": {
            "direction": "O"
          },
          "ch_b": {
            "direction": "O"
          }
        }
      },
      "encoding_sequencer_2": {
        "vlnv": "xilinx.com:module_ref:encoding_sequencer:1.0",
        "xci_name": "QCS_4_sim_encoding_sequencer_2_0",
        "xci_path": "ip/QCS_4_sim_encoding_sequencer_2_0/QCS_4_sim_encoding_sequencer_2_0.xci",
        "inst_hier_path": "encoding_sequencer_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoding_sequencer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ch_a": {
            "direction": "O"
          },
          "ch_b": {
            "direction": "O"
          }
        }
      },
      "encoding_sequencer_3": {
        "vlnv": "xilinx.com:module_ref:encoding_sequencer:1.0",
        "xci_name": "QCS_4_sim_encoding_sequencer_3_0",
        "xci_path": "ip/QCS_4_sim_encoding_sequencer_3_0/QCS_4_sim_encoding_sequencer_3_0.xci",
        "inst_hier_path": "encoding_sequencer_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoding_sequencer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ch_a": {
            "direction": "O"
          },
          "ch_b": {
            "direction": "O"
          }
        }
      },
      "QCS_4_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:QCS_4_wrapper:1.0",
        "xci_name": "QCS_4_sim_QCS_4_wrapper_0_0",
        "xci_path": "ip/QCS_4_sim_QCS_4_wrapper_0_0/QCS_4_sim_QCS_4_wrapper_0_0.xci",
        "inst_hier_path": "QCS_4_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "QCS_4_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "REC_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "REC_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "REC_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "REC_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RPM_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RPM_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RPM_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RPM_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "btn_0": {
            "direction": "I"
          },
          "ch_a_0": {
            "direction": "I"
          },
          "ch_a_1": {
            "direction": "I"
          },
          "ch_a_2": {
            "direction": "I"
          },
          "ch_a_3": {
            "direction": "I"
          },
          "ch_b_0": {
            "direction": "I"
          },
          "ch_b_1": {
            "direction": "I"
          },
          "ch_b_2": {
            "direction": "I"
          },
          "ch_b_3": {
            "direction": "I"
          },
          "clk_0": {
            "direction": "I"
          },
          "clk_rpm": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "QCS_4_wrapper_0_REC_0": {
        "ports": [
          "QCS_4_wrapper_0/REC_0",
          "REC_0_0"
        ]
      },
      "QCS_4_wrapper_0_REC_1": {
        "ports": [
          "QCS_4_wrapper_0/REC_1",
          "REC_1_0"
        ]
      },
      "QCS_4_wrapper_0_REC_2": {
        "ports": [
          "QCS_4_wrapper_0/REC_2",
          "REC_2_0"
        ]
      },
      "QCS_4_wrapper_0_REC_3": {
        "ports": [
          "QCS_4_wrapper_0/REC_3",
          "REC_3_0"
        ]
      },
      "QCS_4_wrapper_0_RPM_0": {
        "ports": [
          "QCS_4_wrapper_0/RPM_0",
          "RPM_0_0"
        ]
      },
      "QCS_4_wrapper_0_RPM_1": {
        "ports": [
          "QCS_4_wrapper_0/RPM_1",
          "RPM_1_0"
        ]
      },
      "QCS_4_wrapper_0_RPM_2": {
        "ports": [
          "QCS_4_wrapper_0/RPM_2",
          "RPM_2_0"
        ]
      },
      "QCS_4_wrapper_0_RPM_3": {
        "ports": [
          "QCS_4_wrapper_0/RPM_3",
          "RPM_3_0"
        ]
      },
      "btn_0_0_1": {
        "ports": [
          "btn_0_0",
          "clk_wiz_0/reset",
          "encoding_sequencer_0/rst",
          "encoding_sequencer_1/rst",
          "encoding_sequencer_2/rst",
          "encoding_sequencer_3/rst",
          "QCS_4_wrapper_0/btn_0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "encoding_sequencer_0/clk",
          "QCS_4_wrapper_0/clk_0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "encoding_sequencer_1/clk"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "encoding_sequencer_2/clk"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "encoding_sequencer_3/clk"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "QCS_4_wrapper_0/clk_rpm"
        ]
      },
      "encoding_sequencer_0_ch_a": {
        "ports": [
          "encoding_sequencer_0/ch_a",
          "QCS_4_wrapper_0/ch_a_0"
        ]
      },
      "encoding_sequencer_0_ch_b": {
        "ports": [
          "encoding_sequencer_0/ch_b",
          "QCS_4_wrapper_0/ch_b_0"
        ]
      },
      "encoding_sequencer_1_ch_a": {
        "ports": [
          "encoding_sequencer_1/ch_a",
          "QCS_4_wrapper_0/ch_a_1"
        ]
      },
      "encoding_sequencer_1_ch_b": {
        "ports": [
          "encoding_sequencer_1/ch_b",
          "QCS_4_wrapper_0/ch_b_1"
        ]
      },
      "encoding_sequencer_2_ch_a": {
        "ports": [
          "encoding_sequencer_2/ch_a",
          "QCS_4_wrapper_0/ch_a_2"
        ]
      },
      "encoding_sequencer_2_ch_b": {
        "ports": [
          "encoding_sequencer_2/ch_b",
          "QCS_4_wrapper_0/ch_b_2"
        ]
      },
      "encoding_sequencer_3_ch_a": {
        "ports": [
          "encoding_sequencer_3/ch_a",
          "QCS_4_wrapper_0/ch_a_3"
        ]
      },
      "encoding_sequencer_3_ch_b": {
        "ports": [
          "encoding_sequencer_3/ch_b",
          "QCS_4_wrapper_0/ch_b_3"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}