INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:42:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 buffer15/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.930ns (21.816%)  route 3.333ns (78.184%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=883, unset)          0.508     0.508    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer15/dataReg_reg[0]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer15/control/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 r  buffer15/control/out0_valid_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     1.287    cmpi2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.571 f  cmpi2/out0_valid_INST_0_i_10/CO[3]
                         net (fo=33, unplaced)        0.660     2.231    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.274 f  buffer23/fifo/ctrlEnd_ready_i_5/O
                         net (fo=7, unplaced)         0.279     2.553    control_merge2/tehb/control/outputValid_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.043     2.596 r  control_merge2/tehb/control/transmitValue_i_2__27/O
                         net (fo=21, unplaced)        0.438     3.034    control_merge2/tehb/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.077 f  control_merge2/tehb/control/outputValid_i_3/O
                         net (fo=39, unplaced)        0.320     3.397    buffer18/fifo/p_1_in
                         LUT6 (Prop_lut6_I1_O)        0.043     3.440 f  buffer18/fifo/Empty_i_2__1/O
                         net (fo=5, unplaced)         0.405     3.845    fork9/control/generateBlocks[7].regblock/transmitValue_i_3__1
                         LUT5 (Prop_lut5_I2_O)        0.043     3.888 r  fork9/control/generateBlocks[7].regblock/transmitValue_i_7/O
                         net (fo=1, unplaced)         0.222     4.110    fork9/control/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     4.153 r  fork9/control/generateBlocks[1].regblock/transmitValue_i_3__1/O
                         net (fo=13, unplaced)        0.294     4.447    fork5/control/generateBlocks[1].regblock/anyBlockStop
                         LUT5 (Prop_lut5_I4_O)        0.043     4.490 r  fork5/control/generateBlocks[1].regblock/dataReg[6]_i_1__0/O
                         net (fo=7, unplaced)         0.281     4.771    buffer15/E[0]
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=883, unset)          0.483     5.183    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  0.184    




