
*** Running vivado
    with args -log zybo_dvi_output_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_output_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_output_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1292.449 ; gain = 68.031 ; free physical = 6707 ; free virtual = 20715
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 134ce33f3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134ce33f3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 363 cells.
Phase 2 Constant Propagation | Checksum: 13c4a7ac9

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 372 unconnected nets.
INFO: [Opt 31-11] Eliminated 77 unconnected cells.
Phase 3 Sweep | Checksum: e5608808

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364
Ending Logic Optimization Task | Checksum: e5608808

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e5608808

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1706.941 ; gain = 0.000 ; free physical = 6360 ; free virtual = 20364
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.941 ; gain = 491.527 ; free physical = 6360 ; free virtual = 20364
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1738.957 ; gain = 0.000 ; free physical = 6358 ; free virtual = 20364
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.973 ; gain = 0.000 ; free physical = 6356 ; free virtual = 20360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.973 ; gain = 0.000 ; free physical = 6356 ; free virtual = 20360

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 255561e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1770.973 ; gain = 0.000 ; free physical = 6356 ; free virtual = 20360
WARNING: [Place 30-673] MMCM instance "zybo_dvi_output_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator" has outputs that directly drive clock pins without going through clock buffers first. This might lead to an unroutable placement if the clock loads aren't grouped into a single clock region. If unintended, please define a clock buffer (BUFG/BUFH) for the MMCM outputs to avoid clock placement issues.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 255561e6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6356 ; free virtual = 20360

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 255561e6

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6356 ; free virtual = 20360

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1aff388a

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6356 ; free virtual = 20360
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2868b434

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6356 ; free virtual = 20360

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: eb94d1f3

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6356 ; free virtual = 20360
Phase 1.2.1 Place Init Design | Checksum: 6616d057

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6348 ; free virtual = 20353
Phase 1.2 Build Placer Netlist Model | Checksum: 6616d057

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6348 ; free virtual = 20353

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 6616d057

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6348 ; free virtual = 20353
Phase 1.3 Constrain Clocks/Macros | Checksum: 6616d057

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6348 ; free virtual = 20353
Phase 1 Placer Initialization | Checksum: 6616d057

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1786.980 ; gain = 16.008 ; free physical = 6349 ; free virtual = 20353

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 42d6b574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6343 ; free virtual = 20348

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 42d6b574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6343 ; free virtual = 20348

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 100f8e555

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20348

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3e4ad39e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20348

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 3e4ad39e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20348

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 3e4ad39e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20348

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 3e4ad39e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 3.7 Small Shape Detail Placement | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 3 Detail Placement | Checksum: 1bf49c6d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 14d13aa6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 14d13aa6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 14d13aa6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 14d13aa6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 14d13aa6b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.326. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 4.1.3 Post Placement Optimization | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 4.1 Post Commit Optimization | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 4.4 Placer Reporting | Checksum: 16b8014c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 19c3b8da7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19c3b8da7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
Ending Placer Task | Checksum: 11b2c3cdf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1827.000 ; gain = 56.027 ; free physical = 6344 ; free virtual = 20349
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6343 ; free virtual = 20350
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6341 ; free virtual = 20346
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6341 ; free virtual = 20346
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6339 ; free virtual = 20344
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dd07484f ConstDB: 0 ShapeSum: 3e24f490 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10dbf43ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6294 ; free virtual = 20299

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10dbf43ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6294 ; free virtual = 20299

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10dbf43ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6265 ; free virtual = 20270
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13062f1e0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6262 ; free virtual = 20267
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.197  | TNS=0.000  | WHS=-1.507 | THS=-11.882|

Phase 2 Router Initialization | Checksum: 1921b28a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20267

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1dcd37bf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e97e87c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d3710fde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d3710fde

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d677e3f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1d677e3f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 141c8468e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 141c8468e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 21d9e3258

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 21d9e3258

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 21d9e3258

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
Phase 4 Rip-up And Reroute | Checksum: 21d9e3258

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14c25b209

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14c25b209

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14c25b209

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
Phase 5 Delay and Skew Optimization | Checksum: 14c25b209

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1bee13b3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.315  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 20cde4955

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0211149 %
  Global Horizontal Routing Utilization  = 0.00436581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18b314360

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b314360

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6259 ; free virtual = 20264

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b3d81111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6259 ; free virtual = 20264

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.315  | TNS=0.000  | WHS=0.103  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b3d81111

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6259 ; free virtual = 20264
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6259 ; free virtual = 20264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6259 ; free virtual = 20264
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1827.000 ; gain = 0.000 ; free physical = 6257 ; free virtual = 20264
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (REQP-1580) Phase alignment - Unsupported clocking topology used for  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave. This can result in corrupted data. The zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK / zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship OSERDESE2. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_output_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2104.375 ; gain = 265.391 ; free physical = 5950 ; free virtual = 19958
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 15:44:14 2016...
