{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 00:28:49 2018 " "Info: Processing started: Thu Nov 22 00:28:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB_5_3 -c LAB_5_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB_5_3 -c LAB_5_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Detected ripple clock \"master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" as buffer" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Detected ripple clock \"master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" as buffer" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Detected ripple clock \"master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" as buffer" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Detected ripple clock \"master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" as buffer" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register master_device:inst15\|inst7 register control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\] 190.08 MHz 5.261 ns Internal " "Info: Clock \"clk\" has Internal fmax of 190.08 MHz between source register \"master_device:inst15\|inst7\" and destination register \"control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\]\" (period= 5.261 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master_device:inst15\|inst7 1 REG LCFF_X34_Y7_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N31; Fanout = 11; REG Node = 'master_device:inst15\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst15|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.272 ns) 0.542 ns control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|_~0 2 COMB LCCOMB_X34_Y7_N24 3 " "Info: 2: + IC(0.270 ns) + CELL(0.272 ns) = 0.542 ns; Loc. = LCCOMB_X34_Y7_N24; Fanout = 3; COMB Node = 'control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { master_device:inst15|inst7 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.746 ns) 1.500 ns control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X34_Y7_N1 23 " "Info: 3: + IC(0.212 ns) + CELL(0.746 ns) = 1.500 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 23; REG Node = 'control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_fpi.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cntr_fpi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 67.87 % ) " "Info: Total cell delay = 1.018 ns ( 67.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 32.13 % ) " "Info: Total interconnect delay = 0.482 ns ( 32.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { master_device:inst15|inst7 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { master_device:inst15|inst7 {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] {} } { 0.000ns 0.270ns 0.212ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.577 ns - Smallest " "Info: - Smallest clock skew is -3.577 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.477 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X34_Y7_N1 23 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 23; REG Node = 'control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_fpi.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cntr_fpi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.054 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.712 ns) 2.992 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X29_Y10_N25 2 " "Info: 2: + IC(1.426 ns) + CELL(0.712 ns) = 2.992 ns; Loc. = LCFF_X29_Y10_N25; Fanout = 2; REG Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 4.729 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 4.729 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.618 ns) 6.054 ns master_device:inst15\|inst7 4 REG LCFF_X34_Y7_N31 11 " "Info: 4: + IC(0.707 ns) + CELL(0.618 ns) = 6.054 ns; Loc. = LCFF_X34_Y7_N31; Fanout = 11; REG Node = 'master_device:inst15\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.08 % ) " "Info: Total cell delay = 2.184 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 63.92 % ) " "Info: Total interconnect delay = 3.870 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_fpi.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cntr_fpi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { master_device:inst15|inst7 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { master_device:inst15|inst7 {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] {} } { 0.000ns 0.270ns 0.212ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] master_device:inst15\|inst7 clk 1.986 ns " "Info: Found hold time violation between source  pin or register \"master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" and destination pin or register \"master_device:inst15\|inst7\" for clock \"clk\" (Hold time is 1.986 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.156 ns + Largest " "Info: + Largest clock skew is 3.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.054 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.712 ns) 2.992 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X29_Y10_N25 2 " "Info: 2: + IC(1.426 ns) + CELL(0.712 ns) = 2.992 ns; Loc. = LCFF_X29_Y10_N25; Fanout = 2; REG Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.000 ns) 4.729 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl 3 COMB CLKCTRL_G8 4 " "Info: 3: + IC(1.737 ns) + CELL(0.000 ns) = 4.729 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.618 ns) 6.054 ns master_device:inst15\|inst7 4 REG LCFF_X34_Y7_N31 11 " "Info: 4: + IC(0.707 ns) + CELL(0.618 ns) = 6.054 ns; Loc. = LCFF_X34_Y7_N31; Fanout = 11; REG Node = 'master_device:inst15\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.08 % ) " "Info: Total cell delay = 2.184 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 63.92 % ) " "Info: Total interconnect delay = 3.870 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.898 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.618 ns) 2.898 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X29_Y10_N25 2 " "Info: 2: + IC(1.426 ns) + CELL(0.618 ns) = 2.898 ns; Loc. = LCFF_X29_Y10_N25; Fanout = 2; REG Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.79 % ) " "Info: Total cell delay = 1.472 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.426 ns ( 49.21 % ) " "Info: Total interconnect delay = 1.426 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.225 ns - Shortest register register " "Info: - Shortest register to register delay is 1.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 1 REG LCFF_X29_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N25; Fanout = 2; REG Node = 'master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.053 ns) 1.070 ns master_device:inst15\|inst7~0 2 COMB LCCOMB_X34_Y7_N30 1 " "Info: 2: + IC(1.017 ns) + CELL(0.053 ns) = 1.070 ns; Loc. = LCCOMB_X34_Y7_N30; Fanout = 1; COMB Node = 'master_device:inst15\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|inst7~0 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.225 ns master_device:inst15\|inst7 3 REG LCFF_X34_Y7_N31 11 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.225 ns; Loc. = LCFF_X34_Y7_N31; Fanout = 11; REG Node = 'master_device:inst15\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { master_device:inst15|inst7~0 master_device:inst15|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 16.98 % ) " "Info: Total cell delay = 0.208 ns ( 16.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 83.02 % ) " "Info: Total interconnect delay = 1.017 ns ( 83.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|inst7~0 master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|inst7~0 {} master_device:inst15|inst7 {} } { 0.000ns 1.017ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.054 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst15|inst7 {} } { 0.000ns 0.000ns 1.426ns 1.737ns 0.707ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.426ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst15|inst7~0 master_device:inst15|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.225 ns" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst15|inst7~0 {} master_device:inst15|inst7 {} } { 0.000ns 1.017ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] request_length1\[2\] clk 4.460 ns register " "Info: tsu for register \"master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" (data pin = \"request_length1\[2\]\", clock pin = \"clk\") is 4.460 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.233 ns + Longest pin register " "Info: + Longest pin to register delay is 7.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns request_length1\[2\] 1 PIN PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E9; Fanout = 1; PIN Node = 'request_length1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[2] } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 280 296 512 "request_length1\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(0.225 ns) 5.639 ns master_device:inst14\|lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X33_Y7_N24 1 " "Info: 2: + IC(4.587 ns) + CELL(0.225 ns) = 5.639 ns; Loc. = LCCOMB_X33_Y7_N24; Fanout = 1; COMB Node = 'master_device:inst14\|lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_pnc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.812 ns" { request_length1[2] master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_pnc.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/mux_pnc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.272 ns) 7.078 ns master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~1 3 COMB LCCOMB_X19_Y7_N8 1 " "Info: 3: + IC(1.167 ns) + CELL(0.272 ns) = 7.078 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.233 ns master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 4 REG LCFF_X19_Y7_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.233 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 2; REG Node = 'master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 20.45 % ) " "Info: Total cell delay = 1.479 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 79.55 % ) " "Info: Total interconnect delay = 5.754 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { request_length1[2] master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { request_length1[2] {} request_length1[2]~combout {} master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 4.587ns 1.167ns 0.000ns } { 0.000ns 0.827ns 0.225ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.618 ns) 2.863 ns master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X19_Y7_N9 2 " "Info: 2: + IC(1.391 ns) + CELL(0.618 ns) = 2.863 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 2; REG Node = 'master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { clk master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.41 % ) " "Info: Total cell delay = 1.472 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.391 ns ( 48.59 % ) " "Info: Total interconnect delay = 1.391 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.391ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.233 ns" { request_length1[2] master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.233 ns" { request_length1[2] {} request_length1[2]~combout {} master_device:inst14|lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0 {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 4.587ns 1.167ns 0.000ns } { 0.000ns 0.827ns 0.225ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk {} clk~combout {} master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.391ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_bus\[3\] master_device:inst16\|inst7 11.550 ns register " "Info: tco from clock \"clk\" to destination pin \"data_bus\[3\]\" through register \"master_device:inst16\|inst7\" is 11.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.549 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.712 ns) 3.223 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X39_Y11_N5 3 " "Info: 2: + IC(1.657 ns) + CELL(0.712 ns) = 3.223 ns; Loc. = LCFF_X39_Y11_N5; Fanout = 3; REG Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.000 ns) 4.221 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl 3 COMB CLKCTRL_G9 5 " "Info: 3: + IC(0.998 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.618 ns) 5.549 ns master_device:inst16\|inst7 4 REG LCFF_X37_Y7_N1 5 " "Info: 4: + IC(0.710 ns) + CELL(0.618 ns) = 5.549 ns; Loc. = LCFF_X37_Y7_N1; Fanout = 5; REG Node = 'master_device:inst16\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst16|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 39.36 % ) " "Info: Total cell delay = 2.184 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.365 ns ( 60.64 % ) " "Info: Total interconnect delay = 3.365 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst16|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { clk {} clk~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst16|inst7 {} } { 0.000ns 0.000ns 1.657ns 0.998ns 0.710ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.907 ns + Longest register pin " "Info: + Longest register to pin delay is 5.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master_device:inst16\|inst7 1 REG LCFF_X37_Y7_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y7_N1; Fanout = 5; REG Node = 'master_device:inst16\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst16|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.366 ns) 0.959 ns master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11 2 COMB LCCOMB_X34_Y7_N22 1 " "Info: 2: + IC(0.593 ns) + CELL(0.366 ns) = 0.959 ns; Loc. = LCCOMB_X34_Y7_N22; Fanout = 1; COMB Node = 'master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { master_device:inst16|inst7 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.053 ns) 1.471 ns master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.459 ns) + CELL(0.053 ns) = 1.471 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(2.124 ns) 5.907 ns data_bus\[3\] 4 PIN PIN_G5 0 " "Info: 4: + IC(2.312 ns) + CELL(2.124 ns) = 5.907 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'data_bus\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 data_bus[3] } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 43.05 % ) " "Info: Total cell delay = 2.543 ns ( 43.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.364 ns ( 56.95 % ) " "Info: Total interconnect delay = 3.364 ns ( 56.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { master_device:inst16|inst7 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 data_bus[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { master_device:inst16|inst7 {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 {} data_bus[3] {} } { 0.000ns 0.593ns 0.459ns 2.312ns } { 0.000ns 0.366ns 0.053ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl master_device:inst16|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.549 ns" { clk {} clk~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~clkctrl {} master_device:inst16|inst7 {} } { 0.000ns 0.000ns 1.657ns 0.998ns 0.710ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { master_device:inst16|inst7 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 data_bus[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { master_device:inst16|inst7 {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~11 {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 {} data_bus[3] {} } { 0.000ns 0.593ns 0.459ns 2.312ns } { 0.000ns 0.366ns 0.053ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "value3\[3\] data_bus\[3\] 10.669 ns Longest " "Info: Longest tpd from source pin \"value3\[3\]\" to destination pin \"data_bus\[3\]\" is 10.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns value3\[3\] 1 PIN PIN_D6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D6; Fanout = 1; PIN Node = 'value3\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value3[3] } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 504 520 488 "value3\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.565 ns) + CELL(0.378 ns) 5.780 ns master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~10 2 COMB LCCOMB_X34_Y7_N12 1 " "Info: 2: + IC(4.565 ns) + CELL(0.378 ns) = 5.780 ns; Loc. = LCCOMB_X34_Y7_N12; Fanout = 1; COMB Node = 'master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { value3[3] master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.154 ns) 6.233 ns master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.299 ns) + CELL(0.154 ns) = 6.233 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'master_device:inst\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~10 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(2.124 ns) 10.669 ns data_bus\[3\] 4 PIN PIN_G5 0 " "Info: 4: + IC(2.312 ns) + CELL(2.124 ns) = 10.669 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'data_bus\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.436 ns" { master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 data_bus[3] } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.493 ns ( 32.74 % ) " "Info: Total cell delay = 3.493 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.176 ns ( 67.26 % ) " "Info: Total interconnect delay = 7.176 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.669 ns" { value3[3] master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~10 master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 data_bus[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.669 ns" { value3[3] {} value3[3]~combout {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~10 {} master_device:inst|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component|dout[3]~4 {} data_bus[3] {} } { 0.000ns 0.000ns 4.565ns 0.299ns 2.312ns } { 0.000ns 0.837ns 0.378ns 0.154ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] pause_length3\[0\] clk -0.742 ns register " "Info: th for register \"master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]\" (data pin = \"pause_length3\[0\]\", clock pin = \"clk\") is -0.742 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.129 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.618 ns) 3.129 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 2 REG LCFF_X39_Y11_N5 3 " "Info: 2: + IC(1.657 ns) + CELL(0.618 ns) = 3.129 ns; Loc. = LCFF_X39_Y11_N5; Fanout = 3; REG Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.04 % ) " "Info: Total cell delay = 1.472 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 52.96 % ) " "Info: Total interconnect delay = 1.657 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { clk {} clk~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.657ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns pause_length3\[0\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'pause_length3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[0] } "NODE_NAME" } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 552 568 504 "pause_length3\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.272 ns) 2.698 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~0 2 COMB LCCOMB_X37_Y7_N12 1 " "Info: 2: + IC(1.562 ns) + CELL(0.272 ns) = 2.698 ns; Loc. = LCCOMB_X37_Y7_N12; Fanout = 1; COMB Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { pause_length3[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.378 ns) 3.865 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~1 3 COMB LCCOMB_X39_Y11_N4 1 " "Info: 3: + IC(0.789 ns) + CELL(0.378 ns) = 3.865 ns; Loc. = LCCOMB_X39_Y11_N4; Fanout = 1; COMB Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.020 ns master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] 4 REG LCFF_X39_Y11_N5 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.020 ns; Loc. = LCFF_X39_Y11_N5; Fanout = 3; REG Node = 'master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 41.52 % ) " "Info: Total cell delay = 1.669 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 58.48 % ) " "Info: Total interconnect delay = 2.351 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { pause_length3[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { pause_length3[0] {} pause_length3[0]~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.562ns 0.789ns 0.000ns } { 0.000ns 0.864ns 0.272ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { clk master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { clk {} clk~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.657ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { pause_length3[0] master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { pause_length3[0] {} pause_length3[0]~combout {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~0 {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0]~1 {} master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] {} } { 0.000ns 0.000ns 1.562ns 0.789ns 0.000ns } { 0.000ns 0.864ns 0.272ns 0.378ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 00:28:49 2018 " "Info: Processing ended: Thu Nov 22 00:28:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
