{"vcs1":{"timestamp_begin":1731006081.049880509, "rt":2.49, "ut":1.37, "st":0.29}}
{"vcselab":{"timestamp_begin":1731006083.640696684, "rt":0.97, "ut":0.28, "st":0.21}}
{"link":{"timestamp_begin":1731006084.695079114, "rt":0.34, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731006080.213180154}
{"VCS_COMP_START_TIME": 1731006080.213180154}
{"VCS_COMP_END_TIME": 1731006088.772222753}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334896}}
{"stitch_vcselab": {"peak_mem": 231624}}
