Timing Analyzer report for R32V2020
Thu Jun 13 13:05:29 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 39. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.77        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.2%      ;
;     Processor 3            ;  25.3%      ;
;     Processor 4            ;  21.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Thu Jun 13 13:05:25 2019 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { altera_reserved_tck }                                              ;
; i_CLOCK_50                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { i_CLOCK_50 }                                                       ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_CLOCK_50 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0] ; { Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                     ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 54.22 MHz  ; 54.22 MHz       ; i_CLOCK_50                                                       ;      ;
; 95.05 MHz  ; 95.05 MHz       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 101.15 MHz ; 101.15 MHz      ; altera_reserved_tck                                              ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 1.555  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.863  ; 0.000         ;
; altera_reserved_tck                                              ; 45.057 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.202 ; 0.000         ;
; altera_reserved_tck                                              ; 0.356 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 16.122 ; 0.000         ;
; altera_reserved_tck ; 97.451 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.910 ; 0.000         ;
; altera_reserved_tck ; 1.202 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.422  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.423  ; 0.000         ;
; altera_reserved_tck                                              ; 49.472 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.555 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 18.432     ;
; 1.556 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 18.431     ;
; 1.563 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.402     ;
; 1.571 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.394     ;
; 1.723 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.242     ;
; 1.788 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.177     ;
; 1.793 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 18.148     ;
; 1.825 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 18.144     ;
; 1.844 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 18.084     ;
; 1.851 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.114     ;
; 1.858 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 18.088     ;
; 1.869 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 18.096     ;
; 1.879 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 18.057     ;
; 1.886 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 18.088     ;
; 1.946 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 18.044     ;
; 1.970 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 18.001     ;
; 1.999 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 18.000     ;
; 2.024 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 17.912     ;
; 2.061 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.888     ;
; 2.061 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.888     ;
; 2.061 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.888     ;
; 2.067 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.898     ;
; 2.077 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 17.913     ;
; 2.078 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.860     ;
; 2.085 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 17.916     ;
; 2.088 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 17.888     ;
; 2.089 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.876     ;
; 2.089 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 17.887     ;
; 2.090 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 17.856     ;
; 2.098 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.864     ;
; 2.114 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.860     ;
; 2.195 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.743     ;
; 2.214 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.751     ;
; 2.225 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.740     ;
; 2.229 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.737     ;
; 2.237 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.728     ;
; 2.287 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 17.637     ;
; 2.328 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 17.643     ;
; 2.352 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.622     ;
; 2.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 17.643     ;
; 2.379 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.587     ;
; 2.382 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 17.564     ;
; 2.383 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.583     ;
; 2.391 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.579     ;
; 2.391 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.381     ; 17.223     ;
; 2.400 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 17.536     ;
; 2.402 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 17.571     ;
; 2.406 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.532     ;
; 2.408 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.566     ;
; 2.411 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.551     ;
; 2.414 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 17.548     ;
; 2.420 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.545     ;
; 2.421 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.003      ; 17.577     ;
; 2.431 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.535     ;
; 2.438 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 17.563     ;
; 2.444 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.530     ;
; 2.447 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 17.543     ;
; 2.454 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.520     ;
; 2.455 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.510     ;
; 2.469 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.150     ;
; 2.478 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 17.468     ;
; 2.487 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.451     ;
; 2.497 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 17.474     ;
; 2.511 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.454     ;
; 2.516 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.449     ;
; 2.522 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.004      ; 17.477     ;
; 2.522 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 17.414     ;
; 2.524 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.062     ; 17.409     ;
; 2.526 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.423     ;
; 2.531 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 17.470     ;
; 2.532 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 17.396     ;
; 2.535 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.430     ;
; 2.540 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.425     ;
; 2.543 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.422     ;
; 2.550 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.031     ; 17.414     ;
; 2.554 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 17.423     ;
; 2.557 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.408     ;
; 2.568 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 17.370     ;
; 2.577 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.009     ; 17.409     ;
; 2.587 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 17.379     ;
; 2.594 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 17.024     ;
; 2.608 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.341     ;
; 2.616 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.334     ;
; 2.617 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.348     ;
; 2.622 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.328     ;
; 2.628 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 17.321     ;
; 2.632 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.019     ; 17.344     ;
; 2.637 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.328     ;
; 2.638 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 17.298     ;
; 2.640 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 17.334     ;
; 2.642 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.381     ; 16.972     ;
; 2.644 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 17.302     ;
; 2.646 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 17.331     ;
; 2.647 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 17.330     ;
; 2.648 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.317     ;
; 2.655 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 17.322     ;
; 2.681 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.289     ;
; 2.681 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.025     ; 17.289     ;
; 2.685 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 17.280     ;
; 2.685 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 17.265     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.863  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.315     ; 10.201     ;
; 5.069  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.312     ; 9.998      ;
; 6.971  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 8.351      ;
; 7.041  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 8.281      ;
; 7.047  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 8.266      ;
; 7.234  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 8.079      ;
; 7.280  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 8.033      ;
; 7.299  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 8.023      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.293 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.016      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.299 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.010      ;
; 11.301 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.006      ;
; 11.302 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.005      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.899      ;
; 11.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.837      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.733      ;
; 11.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.731      ;
; 11.665 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.642      ;
; 11.668 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.639      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.532      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.800 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.509      ;
; 11.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.465      ;
; 11.850 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.459      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.955 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.360      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.348      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.961 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.354      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.966 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.343      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
; 11.972 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.055     ; 3.352      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 5.145      ;
; 45.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.128      ;
; 45.159 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.021      ;
; 45.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.020      ;
; 45.196 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.005      ;
; 45.368 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.831      ;
; 45.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.745      ;
; 45.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.678      ;
; 45.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.639      ;
; 45.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.618      ;
; 45.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.581      ;
; 45.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.537      ;
; 45.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 4.542      ;
; 45.672 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 4.544      ;
; 45.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.418      ;
; 45.815 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.380      ;
; 45.963 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.240      ;
; 46.016 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.194      ;
; 46.026 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.177      ;
; 46.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.940      ;
; 46.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.849      ;
; 46.371 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.843      ;
; 46.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.564      ;
; 46.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.549      ;
; 47.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.985      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.972      ;
; 47.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.940      ;
; 47.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.896      ;
; 47.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.796      ;
; 47.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.751      ;
; 47.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.637      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.603      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.594      ;
; 47.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.569      ;
; 47.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.524      ;
; 48.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.925      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.578 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.349      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.309      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.656 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.271      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
; 94.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.132      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.202 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.085      ;
; 0.226 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.109      ;
; 0.238 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.121      ;
; 0.281 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.164      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 0.890      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; resetLow                                                                                                                                ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.930      ;
; 0.361 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.931      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.932      ;
; 0.367 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.588      ;
; 0.368 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.938      ;
; 0.368 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.938      ;
; 0.369 ; q_debounce[5]                                                                                                                           ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.590      ;
; 0.372 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.942      ;
; 0.374 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[1]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.594      ;
; 0.378 ; q_debounce[2]                                                                                                                           ; q_debounce[3]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.599      ;
; 0.382 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.603      ;
; 0.382 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.603      ;
; 0.383 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.604      ;
; 0.383 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.604      ;
; 0.384 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.604      ;
; 0.384 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.605      ;
; 0.388 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.609      ;
; 0.389 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.959      ;
; 0.389 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.610      ;
; 0.389 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.610      ;
; 0.389 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.610      ;
; 0.397 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.618      ;
; 0.397 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.618      ;
; 0.398 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.383      ; 0.968      ;
; 0.398 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.619      ;
; 0.398 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~21                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.619      ;
; 0.399 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.620      ;
; 0.399 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.620      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.401 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~15                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.622      ;
; 0.402 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.output                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.623      ;
; 0.402 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.623      ;
; 0.406 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                           ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.627      ;
; 0.422 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.643      ;
; 0.439 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.322      ;
; 0.471 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.692      ;
; 0.477 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[3]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.696      ; 1.360      ;
; 0.482 ; PeripheralInterface:Peripherals|w_serialClkCount[15]                                                                                    ; PeripheralInterface:Peripherals|w_serialClkEn                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.703      ;
; 0.482 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.063      ;
; 0.482 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.063      ;
; 0.498 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.079      ;
; 0.499 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]                                                             ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.080      ;
; 0.501 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]                                                             ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.082      ;
; 0.505 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.output                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.726      ;
; 0.506 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.727      ;
; 0.510 ; q_debounce[0]                                                                                                                           ; q_debounce[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.731      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.590      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.885      ;
; 0.374 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.882      ;
; 0.374 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.884      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.596      ;
; 0.377 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.885      ;
; 0.378 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.891      ;
; 0.378 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.886      ;
; 0.378 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.886      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.895      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.602      ;
; 0.383 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.892      ;
; 0.383 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.891      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.603      ;
; 0.384 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.892      ;
; 0.384 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.893      ;
; 0.385 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.893      ;
; 0.385 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.893      ;
; 0.386 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.895      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.606      ;
; 0.388 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.896      ;
; 0.389 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.326      ; 0.902      ;
; 0.389 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.897      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.899      ;
; 0.390 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.611      ;
; 0.391 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.902      ;
; 0.391 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.900      ;
; 0.391 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.899      ;
; 0.391 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.612      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.611      ;
; 0.392 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.903      ;
; 0.392 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.901      ;
; 0.392 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.904      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.375 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.596      ;
; 0.377 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.882      ;
; 0.389 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.610      ;
; 0.399 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 0.907      ;
; 0.403 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.908      ;
; 0.404 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.625      ;
; 0.404 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.624      ;
; 0.406 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.911      ;
; 0.409 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.914      ;
; 0.415 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.636      ;
; 0.422 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.927      ;
; 0.527 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.747      ;
; 0.546 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.767      ;
; 0.561 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.782      ;
; 0.562 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.783      ;
; 0.563 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.784      ;
; 0.565 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.786      ;
; 0.567 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.788      ;
; 0.567 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.788      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.789      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.790      ;
; 0.570 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.571 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.792      ;
; 0.571 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.794      ;
; 0.578 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.580 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.581 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.801      ;
; 0.582 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.588 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.809      ;
; 0.588 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.808      ;
; 0.590 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.811      ;
; 0.590 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.811      ;
; 0.593 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.814      ;
; 0.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.816      ;
; 0.597 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.818      ;
; 0.603 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.823      ;
; 0.606 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.827      ;
; 0.621 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.842      ;
; 0.628 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.136      ;
; 0.638 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.138      ;
; 0.643 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.151      ;
; 0.643 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.151      ;
; 0.645 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.142      ;
; 0.649 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.157      ;
; 0.649 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.870      ;
; 0.657 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.157      ;
; 0.678 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.186      ;
; 0.683 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.183      ;
; 0.685 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.185      ;
; 0.688 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.908      ;
; 0.697 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.194      ;
; 0.699 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.196      ;
; 0.704 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.201      ;
; 0.793 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.013      ;
; 0.836 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.057      ;
; 0.836 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.057      ;
; 0.838 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.059      ;
; 0.839 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.059      ;
; 0.841 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.062      ;
; 0.843 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.064      ;
; 0.843 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.063      ;
; 0.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.065      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.066      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.853 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.074      ;
; 0.854 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.075      ;
; 0.854 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.855 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.076      ;
; 0.856 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.077      ;
; 0.857 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.078      ;
; 0.857 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.078      ;
; 0.859 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.859 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.080      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.862 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.084      ;
; 0.865 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.086      ;
; 0.866 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.868 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.869 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.870 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.871 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.091      ;
; 0.871 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.091      ;
; 0.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.096      ;
; 0.875 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.095      ;
; 0.877 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.097      ;
; 0.878 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.098      ;
; 0.884 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.105      ;
; 0.886 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.107      ;
; 0.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.126      ;
; 0.914 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.419      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.122 ; resetLow  ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.783      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[14]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[28]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[10]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[20]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[2]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.140 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[6]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.098     ; 3.757      ;
; 16.147 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.083     ; 3.764      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.763      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[0]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[16]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[27]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[17]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[1]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[5]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[6]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[14]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[17]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[19]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.772      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.080     ; 3.767      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[23]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[18]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.081     ; 3.766      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[10]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[9]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.770      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[3]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.079     ; 3.768      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[6]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[7]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[7]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[0]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.084     ; 3.763      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[0]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.076     ; 3.771      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[15]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[14]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[13]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[12]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[11]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[10]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
; 16.148 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[9]     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.059     ; 3.788      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.491      ;
; 97.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.491      ;
; 97.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.491      ;
; 97.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.491      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.396      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.285      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.162      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.162      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.162      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.162      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.113      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.033      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.029      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.004      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.004      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.004      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.946      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.917      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.906      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.897      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.883      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.878      ;
; 98.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.880      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.878      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.873      ;
; 98.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.855      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.867      ;
; 98.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.859      ;
; 98.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.859      ;
; 98.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.859      ;
; 98.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.859      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.837      ;
; 98.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.829      ;
; 98.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.829      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 0.910 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 1.131      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.069 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.062      ; 1.288      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.051      ; 1.564      ;
; 1.575 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.810      ;
; 1.575 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.810      ;
; 1.575 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.810      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.723 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.078      ; 1.958      ;
; 1.993 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 2.221      ;
; 2.756 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.605      ; 3.518      ;
; 2.774 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.584      ; 3.515      ;
; 2.774 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.584      ; 3.515      ;
; 2.774 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.584      ; 3.515      ;
; 2.857 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.495      ; 3.509      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.910 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.516      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.521      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.521      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.521      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.524      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 3.525      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.450      ; 3.525      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.524      ;
; 2.918 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.449      ; 3.524      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.443      ; 3.519      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.438      ; 3.514      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.447      ; 3.523      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.438      ; 3.514      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.447      ; 3.523      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.434      ; 3.510      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.438      ; 3.514      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.447      ; 3.523      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.447      ; 3.523      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.919 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.446      ; 3.522      ;
; 2.920 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.434      ; 3.511      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.441      ; 3.526      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.441      ; 3.526      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.928 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.440      ; 3.525      ;
; 2.929 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.521      ;
; 2.929 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.435      ; 3.521      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.517      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[8]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.427      ; 3.520      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.427      ; 3.520      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.517      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 3.512      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.517      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.517      ;
; 2.936 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.426      ; 3.519      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.515      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.515      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.514      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.515      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.515      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.518      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.420      ; 3.514      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 3.518      ;
; 2.937 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.421      ; 3.515      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.450      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.448      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.481      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.484      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.523      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.536      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.536      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.536      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.671      ;
; 1.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.675      ;
; 1.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.675      ;
; 1.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.675      ;
; 1.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.681      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.694      ;
; 1.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.704      ;
; 1.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.704      ;
; 1.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.704      ;
; 1.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.704      ;
; 1.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.711      ;
; 1.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.712      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.726      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.714      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.700 ns




+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 60.28 MHz  ; 60.28 MHz       ; i_CLOCK_50                                                       ;      ;
; 106.04 MHz ; 106.04 MHz      ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 114.34 MHz ; 114.34 MHz      ; altera_reserved_tck                                              ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 3.410  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 5.954  ; 0.000         ;
; altera_reserved_tck                                              ; 45.627 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.182 ; 0.000         ;
; altera_reserved_tck                                              ; 0.310 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.319 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 16.576 ; 0.000         ;
; altera_reserved_tck ; 97.724 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.813 ; 0.000         ;
; altera_reserved_tck ; 1.088 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.434  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.419  ; 0.000         ;
; altera_reserved_tck                                              ; 49.418 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.410 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.570     ;
; 3.430 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.550     ;
; 3.476 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 16.526     ;
; 3.483 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 16.519     ;
; 3.575 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.405     ;
; 3.629 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.351     ;
; 3.640 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 16.317     ;
; 3.654 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.326     ;
; 3.670 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 16.314     ;
; 3.671 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.309     ;
; 3.683 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 16.279     ;
; 3.686 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 16.259     ;
; 3.710 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 16.279     ;
; 3.744 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 16.209     ;
; 3.798 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 16.187     ;
; 3.812 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 16.193     ;
; 3.824 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 16.188     ;
; 3.840 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 16.113     ;
; 3.851 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.114     ;
; 3.865 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.115     ;
; 3.868 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.097     ;
; 3.877 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 16.113     ;
; 3.881 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 16.133     ;
; 3.891 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 16.114     ;
; 3.892 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 16.098     ;
; 3.894 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.086     ;
; 3.902 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 16.059     ;
; 3.902 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 16.052     ;
; 3.905 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 16.072     ;
; 3.906 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 16.059     ;
; 3.924 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 16.064     ;
; 3.988 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.992     ;
; 3.996 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 15.957     ;
; 4.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.974     ;
; 4.031 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.949     ;
; 4.041 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.940     ;
; 4.051 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.054     ; 15.890     ;
; 4.088 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.897     ;
; 4.107 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.873     ;
; 4.115 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 15.897     ;
; 4.140 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 15.813     ;
; 4.140 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.849     ;
; 4.151 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 15.811     ;
; 4.161 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.820     ;
; 4.162 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.497     ;
; 4.165 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.008     ; 15.822     ;
; 4.169 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.812     ;
; 4.176 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.813     ;
; 4.179 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.802     ;
; 4.180 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.340     ; 15.475     ;
; 4.190 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.012     ; 15.793     ;
; 4.192 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 15.785     ;
; 4.193 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.787     ;
; 4.194 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 15.783     ;
; 4.198 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.791     ;
; 4.199 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 15.754     ;
; 4.215 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 15.799     ;
; 4.220 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.015      ; 15.790     ;
; 4.223 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 15.765     ;
; 4.229 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.751     ;
; 4.229 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.010      ; 15.776     ;
; 4.239 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 15.722     ;
; 4.240 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.740     ;
; 4.241 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.739     ;
; 4.246 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 15.708     ;
; 4.250 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 15.702     ;
; 4.251 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.729     ;
; 4.262 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.050     ; 15.683     ;
; 4.264 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.701     ;
; 4.266 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.714     ;
; 4.266 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.019      ; 15.748     ;
; 4.266 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 15.719     ;
; 4.268 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 15.681     ;
; 4.273 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.041     ; 15.681     ;
; 4.276 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 15.705     ;
; 4.277 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 15.702     ;
; 4.292 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.017      ; 15.720     ;
; 4.292 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.002     ; 15.701     ;
; 4.310 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.670     ;
; 4.317 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.663     ;
; 4.320 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.006      ; 15.681     ;
; 4.326 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.333     ;
; 4.343 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.622     ;
; 4.350 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.615     ;
; 4.365 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 15.625     ;
; 4.370 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.595     ;
; 4.374 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 15.579     ;
; 4.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 15.614     ;
; 4.387 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.340     ; 15.268     ;
; 4.391 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.574     ;
; 4.394 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 15.596     ;
; 4.395 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 15.589     ;
; 4.395 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.007     ; 15.593     ;
; 4.397 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 15.568     ;
; 4.400 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.034     ; 15.561     ;
; 4.402 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.578     ;
; 4.405 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.575     ;
; 4.406 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 15.574     ;
; 4.406 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.011     ; 15.578     ;
; 4.416 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.006     ; 15.573     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 5.954  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.281     ; 9.144      ;
; 6.158  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.277     ; 8.944      ;
; 7.798  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 7.528      ;
; 7.916  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 7.410      ;
; 7.929  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 7.391      ;
; 8.063  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 7.257      ;
; 8.096  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.059     ; 7.224      ;
; 8.117  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.053     ; 7.209      ;
; 11.673 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.641      ;
; 11.681 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.633      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.595      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.728 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.589      ;
; 11.818 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.496      ;
; 11.904 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.410      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.343      ;
; 11.991 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.323      ;
; 11.997 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.317      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.152 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.177      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.172 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.145      ;
; 12.235 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.082      ;
; 12.241 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.076      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.050     ; 3.015      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.006      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
; 12.322 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.000      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.637      ;
; 45.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.576      ;
; 45.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.521      ;
; 45.787 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.449      ;
; 45.788 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 4.467      ;
; 45.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.311      ;
; 45.967 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 4.287      ;
; 46.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.187      ;
; 46.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.157      ;
; 46.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.106      ;
; 46.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.097      ;
; 46.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.070      ;
; 46.211 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 4.058      ;
; 46.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.022      ;
; 46.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.946      ;
; 46.354 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.897      ;
; 46.497 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.761      ;
; 46.519 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.744      ;
; 46.548 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.709      ;
; 46.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.567      ;
; 46.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.419      ;
; 46.849 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.418      ;
; 47.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.194      ;
; 47.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.194      ;
; 47.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.710      ;
; 47.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.641      ;
; 47.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.610      ;
; 47.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.581      ;
; 47.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.484      ;
; 47.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.452      ;
; 47.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.346      ;
; 47.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.319      ;
; 47.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.299      ;
; 47.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.290      ;
; 48.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.243      ;
; 48.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.704      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.127 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.811      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.184 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.754      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.691      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
; 95.376 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.562      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.014      ;
; 0.192 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.024      ;
; 0.204 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.036      ;
; 0.246 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.078      ;
; 0.308 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.352      ; 0.829      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; resetLow                                                                                                                                ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.318 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.327 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.528      ;
; 0.329 ; q_debounce[5]                                                                                                                           ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.530      ;
; 0.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.537      ;
; 0.338 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[1]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.540      ;
; 0.340 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.541      ;
; 0.341 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.542      ;
; 0.341 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.542      ;
; 0.342 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.543      ;
; 0.343 ; q_debounce[2]                                                                                                                           ; q_debounce[3]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.544      ;
; 0.345 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.546      ;
; 0.345 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.547      ;
; 0.346 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.858      ;
; 0.346 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.858      ;
; 0.347 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.548      ;
; 0.347 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.548      ;
; 0.348 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.860      ;
; 0.353 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.554      ;
; 0.354 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.866      ;
; 0.354 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.866      ;
; 0.357 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.output                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.558      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.869      ;
; 0.358 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.560      ;
; 0.360 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.561      ;
; 0.360 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.561      ;
; 0.361 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~21                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.562      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.563      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.563      ;
; 0.363 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~15                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.564      ;
; 0.363 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.564      ;
; 0.363 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.564      ;
; 0.367 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                           ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.568      ;
; 0.374 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.886      ;
; 0.382 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.343      ; 0.894      ;
; 0.383 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.584      ;
; 0.396 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.228      ;
; 0.418 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.619      ;
; 0.419 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 0.954      ;
; 0.421 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 0.956      ;
; 0.427 ; PeripheralInterface:Peripherals|w_serialClkCount[15]                                                                                    ; PeripheralInterface:Peripherals|w_serialClkEn                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.628      ;
; 0.428 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.663      ; 1.260      ;
; 0.429 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[3]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.630      ;
; 0.429 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]                                                             ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 0.964      ;
; 0.434 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 0.969      ;
; 0.436 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]                                                             ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 0.971      ;
; 0.454 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.output                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.655      ;
; 0.455 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.656      ;
; 0.457 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.658      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.354 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.555      ;
; 0.354 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.555      ;
; 0.355 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.556      ;
; 0.355 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.556      ;
; 0.355 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.557      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.558      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.361 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.813      ;
; 0.361 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                    ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.287      ; 0.819      ;
; 0.363 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.815      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.816      ;
; 0.364 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.283      ; 0.816      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.335 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.347 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.558      ;
; 0.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.557      ;
; 0.369 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.570      ;
; 0.371 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.820      ;
; 0.382 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.835      ;
; 0.393 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.842      ;
; 0.400 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.849      ;
; 0.403 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.852      ;
; 0.416 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.280      ; 0.865      ;
; 0.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.670      ;
; 0.504 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.705      ;
; 0.504 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.705      ;
; 0.506 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.707      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.510 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.714      ;
; 0.516 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.519 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.522 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.528 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.729      ;
; 0.528 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.729      ;
; 0.529 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.729      ;
; 0.529 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.730      ;
; 0.533 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.733      ;
; 0.536 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.737      ;
; 0.536 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.736      ;
; 0.541 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.741      ;
; 0.542 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.742      ;
; 0.555 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.756      ;
; 0.599 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.800      ;
; 0.600 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.053      ;
; 0.604 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.051      ;
; 0.606 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.059      ;
; 0.612 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.055      ;
; 0.613 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.066      ;
; 0.619 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.066      ;
; 0.621 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.821      ;
; 0.623 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.076      ;
; 0.642 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.089      ;
; 0.644 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.091      ;
; 0.645 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.098      ;
; 0.657 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.100      ;
; 0.664 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.107      ;
; 0.666 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.109      ;
; 0.712 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.912      ;
; 0.746 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.946      ;
; 0.748 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.949      ;
; 0.749 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.950      ;
; 0.750 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.951      ;
; 0.753 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.954      ;
; 0.754 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.755 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.955      ;
; 0.756 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.957      ;
; 0.757 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.958      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.959      ;
; 0.761 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.962      ;
; 0.761 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.961      ;
; 0.763 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.964      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.967      ;
; 0.768 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.968      ;
; 0.768 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.969      ;
; 0.768 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.968      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.970      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.971      ;
; 0.772 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.774 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.974      ;
; 0.775 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.975      ;
; 0.777 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.777 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.977      ;
; 0.778 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.978      ;
; 0.780 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.980      ;
; 0.785 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.986      ;
; 0.785 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.985      ;
; 0.785 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.985      ;
; 0.792 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.993      ;
; 0.812 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.012      ;
; 0.827 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.027      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                              ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[14]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[28]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[10]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[20]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[2]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.576 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[6]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.090     ; 3.329      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.337      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[10] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[6]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.074     ; 3.338      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[14]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.345      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.343      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.069     ; 3.343      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.341      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[6]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.583 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[7]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.343      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.075     ; 3.336      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[0]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[16]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.343      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[0]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 3.334      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.343      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[3]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 3.345      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[27]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[17]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.068     ; 3.343      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[1]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[5]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[15]             ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[6]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[17]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[11]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[29]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[19]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 3.345      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[15]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[16]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[21]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[25]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.071     ; 3.340      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[23]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[12]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[18]         ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.072     ; 3.339      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[10]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[9]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[8]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[3]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[3]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[4]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.067     ; 3.344      ;
; 16.584 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[7]          ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 3.333      ;
+--------+-----------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.224      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.224      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.224      ;
; 97.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.224      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.156      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.051      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.892      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.826      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.807      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.789      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.789      ;
; 98.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.789      ;
; 98.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.735      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.710      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.709      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.685      ;
; 98.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.688      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.687      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.684      ;
; 98.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.679      ;
; 98.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.681      ;
; 98.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.681      ;
; 98.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.681      ;
; 98.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.681      ;
; 98.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.675      ;
; 98.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.659      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.644      ;
; 98.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.635      ;
; 98.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.635      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.813 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.014      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 0.962 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.162      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.231 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 1.419      ;
; 1.434 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.646      ;
; 1.434 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.646      ;
; 1.434 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.646      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.580 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.792      ;
; 1.829 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 2.038      ;
; 2.489 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.558      ; 3.191      ;
; 2.498 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.546      ; 3.188      ;
; 2.498 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.546      ; 3.188      ;
; 2.498 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.546      ; 3.188      ;
; 2.575 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.463      ; 3.182      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.631 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.190      ;
; 2.638 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.188      ;
; 2.638 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.188      ;
; 2.638 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.406      ; 3.188      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.409      ; 3.192      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.411      ; 3.194      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.413      ; 3.196      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.411      ; 3.194      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.413      ; 3.196      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.402      ; 3.185      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.401      ; 3.184      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.413      ; 3.196      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.413      ; 3.196      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.411      ; 3.194      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.414      ; 3.197      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.198      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.415      ; 3.198      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.412      ; 3.195      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.414      ; 3.197      ;
; 2.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.414      ; 3.197      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.408      ; 3.199      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.408      ; 3.199      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.407      ; 3.198      ;
; 2.648 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.402      ; 3.194      ;
; 2.648 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.402      ; 3.194      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.191      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.191      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 3.192      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 3.192      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.191      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.392      ; 3.191      ;
; 2.655 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 3.192      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 3.186      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.389      ; 3.189      ;
; 2.656 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 3.193      ;
; 2.657 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.387      ; 3.188      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.291      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.311      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.316      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.313      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.346      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.348      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.386      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.520      ;
; 1.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.525      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.526      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.526      ;
; 1.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.526      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.547      ;
; 1.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.553      ;
; 1.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.552      ;
; 1.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.552      ;
; 1.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.552      ;
; 1.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.552      ;
; 1.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.566      ;
; 1.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.572      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.047 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 9.538  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.656  ; 0.000         ;
; altera_reserved_tck                                              ; 47.504 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.034 ; 0.000         ;
; altera_reserved_tck                                              ; 0.186 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.190 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 17.716 ; 0.000         ;
; altera_reserved_tck ; 98.525 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.511 ; 0.000         ;
; altera_reserved_tck ; 0.660 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.429  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.199  ; 0.000         ;
; altera_reserved_tck                                              ; 49.277 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 9.538  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.184     ; 5.649      ;
; 9.655  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.181     ; 5.535      ;
; 10.506 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 4.832      ;
; 10.519 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.045     ; 4.807      ;
; 10.553 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 4.785      ;
; 10.635 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.045     ; 4.691      ;
; 10.675 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.045     ; 4.651      ;
; 10.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 4.617      ;
; 13.034 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.288      ;
; 13.035 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.287      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.063 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.266      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.067 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.262      ;
; 13.123 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.199      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.178 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.144      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.110      ;
; 13.234 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.088      ;
; 13.236 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.049     ; 2.086      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.328 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 2.017      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.342 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.987      ;
; 13.358 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.971      ;
; 13.362 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.967      ;
; 13.426 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.903      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.428 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.026     ; 1.917      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.440 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.889      ;
; 13.449 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.889      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.872      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
; 13.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.868      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.656  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.302     ;
; 9.667  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.291     ;
; 9.708  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 10.258     ;
; 9.715  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 10.251     ;
; 9.718  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.240     ;
; 9.758  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 10.180     ;
; 9.761  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.197     ;
; 9.799  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.159     ;
; 9.800  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.039     ; 10.148     ;
; 9.805  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 10.139     ;
; 9.813  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.145     ;
; 9.817  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 10.146     ;
; 9.828  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 10.141     ;
; 9.853  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 10.107     ;
; 9.857  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 10.093     ;
; 9.866  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 10.108     ;
; 9.872  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 10.093     ;
; 9.894  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 10.057     ;
; 9.906  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 10.043     ;
; 9.907  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.051     ;
; 9.916  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 10.048     ;
; 9.920  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 10.025     ;
; 9.929  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 10.029     ;
; 9.935  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 10.016     ;
; 9.945  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 9.999      ;
; 9.949  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 10.016     ;
; 9.958  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 10.019     ;
; 9.969  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 10.000     ;
; 9.979  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.972      ;
; 9.987  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.972      ;
; 9.990  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.975      ;
; 9.998  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 9.946      ;
; 10.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.952      ;
; 10.011 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.943      ;
; 10.023 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.935      ;
; 10.041 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.917      ;
; 10.065 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.052     ; 9.870      ;
; 10.071 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.894      ;
; 10.092 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.866      ;
; 10.095 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 9.865      ;
; 10.101 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 9.843      ;
; 10.109 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 9.865      ;
; 10.118 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.841      ;
; 10.121 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.838      ;
; 10.122 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 9.642      ;
; 10.134 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.043     ; 9.810      ;
; 10.134 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.835      ;
; 10.138 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 9.835      ;
; 10.145 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 9.805      ;
; 10.147 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.811      ;
; 10.150 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.808      ;
; 10.158 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.807      ;
; 10.162 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.802      ;
; 10.167 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.778      ;
; 10.172 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.777      ;
; 10.181 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 9.782      ;
; 10.182 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.772      ;
; 10.183 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.775      ;
; 10.183 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 9.777      ;
; 10.185 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.769      ;
; 10.188 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 9.582      ;
; 10.188 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 9.789      ;
; 10.194 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.013     ; 9.780      ;
; 10.199 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.759      ;
; 10.202 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 9.743      ;
; 10.204 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.737      ;
; 10.210 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 9.767      ;
; 10.217 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.748      ;
; 10.224 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 9.735      ;
; 10.227 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.045     ; 9.715      ;
; 10.230 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.020     ; 9.737      ;
; 10.231 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.723      ;
; 10.235 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.723      ;
; 10.235 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 9.703      ;
; 10.238 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.720      ;
; 10.241 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.717      ;
; 10.241 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.030     ; 9.716      ;
; 10.246 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.723      ;
; 10.247 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.033     ; 9.707      ;
; 10.254 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.704      ;
; 10.256 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.695      ;
; 10.260 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.698      ;
; 10.262 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 9.707      ;
; 10.263 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.038     ; 9.686      ;
; 10.263 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.689      ;
; 10.265 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.023     ; 9.699      ;
; 10.265 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.687      ;
; 10.270 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.022     ; 9.695      ;
; 10.270 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.688      ;
; 10.275 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 9.691      ;
; 10.280 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.021     ; 9.686      ;
; 10.285 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.673      ;
; 10.285 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.024     ; 9.678      ;
; 10.290 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 9.662      ;
; 10.291 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.667      ;
; 10.297 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 9.473      ;
; 10.298 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 9.466      ;
; 10.298 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.010     ; 9.679      ;
; 10.301 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 9.650      ;
; 10.301 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 9.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.938      ;
; 47.516 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.909      ;
; 47.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.926      ;
; 47.548 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.890      ;
; 47.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.865      ;
; 47.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.793      ;
; 47.658 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.779      ;
; 47.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.689      ;
; 47.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.624      ;
; 47.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 2.629      ;
; 47.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.614      ;
; 47.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.605      ;
; 47.848 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.467      ; 2.606      ;
; 47.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.569      ;
; 47.912 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.525      ;
; 47.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.481      ;
; 48.036 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 2.410      ;
; 48.051 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.392      ;
; 48.077 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.366      ;
; 48.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.204      ;
; 48.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.190      ;
; 48.262 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.188      ;
; 48.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.077      ;
; 48.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.069      ;
; 48.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.674      ;
; 48.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.656      ;
; 48.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.638      ;
; 48.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.631      ;
; 48.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.604      ;
; 48.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.604      ;
; 48.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.484      ;
; 48.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.468      ;
; 48.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.471      ;
; 48.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 1.460      ;
; 49.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.415      ;
; 49.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.100      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.826 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.125      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.095      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.876 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.075      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
; 96.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                              ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.001      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.034 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.591      ;
; 0.046 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.603      ;
; 0.053 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.610      ;
; 0.076 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.633      ;
; 0.155 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.224      ; 0.483      ;
; 0.167 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.724      ;
; 0.185 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.509      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.511      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; resetLow                                                                                                                                ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.512      ;
; 0.190 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.514      ;
; 0.191 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.515      ;
; 0.193 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.517      ;
; 0.194 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[1]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; q_debounce[2]                                                                                                                           ; q_debounce[3]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; q_debounce[5]                                                                                                                           ; resetLow                                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.525      ;
; 0.202 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.527      ;
; 0.203 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[11]                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.763      ;
; 0.207 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~21                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~15                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                           ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.334      ;
; 0.218 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.output                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.338      ;
; 0.224 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.344      ;
; 0.231 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.453      ; 0.788      ;
; 0.252 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[3]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[2]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.373      ;
; 0.258 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.574      ;
; 0.258 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]                                                           ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.574      ;
; 0.261 ; PeripheralInterface:Peripherals|w_serialClkCount[15]                                                                                    ; PeripheralInterface:Peripherals|w_serialClkEn                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; q_debounce[0]                                                                                                                           ; q_debounce[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.589      ;
; 0.269 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~16                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.389      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.479      ;
; 0.192 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.477      ;
; 0.193 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.478      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.484      ;
; 0.195 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.480      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.485      ;
; 0.196 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.481      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.483      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.488      ;
; 0.200 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.484      ;
; 0.200 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.485      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.489      ;
; 0.201 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.490      ;
; 0.202 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.490      ;
; 0.202 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.491      ;
; 0.202 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.487      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.488      ;
; 0.203 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.488      ;
; 0.204 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|altsyncram_po03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                                           ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.489      ;
; 0.205 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.190 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.480      ;
; 0.192 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.199 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.493      ;
; 0.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.494      ;
; 0.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.497      ;
; 0.207 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.497      ;
; 0.212 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.334      ;
; 0.213 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.503      ;
; 0.216 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.338      ;
; 0.219 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.341      ;
; 0.284 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.285 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.407      ;
; 0.300 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.422      ;
; 0.300 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.422      ;
; 0.301 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.433      ;
; 0.313 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.435      ;
; 0.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.439      ;
; 0.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.613      ;
; 0.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.325 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.448      ;
; 0.332 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.625      ;
; 0.332 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.454      ;
; 0.340 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.633      ;
; 0.340 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.462      ;
; 0.343 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.624      ;
; 0.344 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.637      ;
; 0.353 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.646      ;
; 0.353 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.634      ;
; 0.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.635      ;
; 0.363 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.485      ;
; 0.370 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.651      ;
; 0.377 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.658      ;
; 0.384 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.662      ;
; 0.385 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.663      ;
; 0.397 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.675      ;
; 0.422 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.544      ;
; 0.449 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.449 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.571      ;
; 0.450 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.458 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.462 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.471 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.474 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.596      ;
; 0.474 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.596      ;
; 0.479 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.770      ;
; 0.482 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.604      ;
; 0.485 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.607      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                        ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[14]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[28]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[10]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[20]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[24]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.716 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.056     ; 2.215      ;
; 17.721 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[3]                        ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.231      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[27]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[11]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[19]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 2.231      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[22]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[23]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch|q[18]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.042     ; 2.224      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[8]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[1]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.229      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[2]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[5]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_8:LedLatch|q[3]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 2.229      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[4]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[6]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|REG_16:LedRing|q[7]                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 2.230      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[31]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[31]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[31]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[30]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[29]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[28]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[27]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[30]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[29]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[28]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[27]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[30]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[29]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[28]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[27]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[26]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[25]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[24]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[23]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[22]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[26]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[25]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[24]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[23]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[22]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[26]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[25]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[24]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[23]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[22]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[21]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[20]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[19]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[18]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_CPUCycleCounter[17]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 2.237      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC|Pre_Q[21]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[19] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[18] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[17] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[21]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[20]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[19]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[18]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[17]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[16]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 2.238      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[15]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[14]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[13]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[12]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[11]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[10]              ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[9]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[8]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[7]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[6]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[5]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[4]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[3]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[2]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[1]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.027     ; 2.239      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]               ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[9]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[8]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[7]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[6]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
; 17.721 ; resetLow  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.026     ; 2.240      ;
+--------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.433      ;
; 98.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.433      ;
; 98.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.433      ;
; 98.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.433      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.378      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.322      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.248      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.248      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.248      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.248      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.192      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.176      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.158      ;
; 98.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.137      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.123      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.123      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.123      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.117      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]       ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.115      ;
; 98.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.106      ;
; 98.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.090      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.095      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.092      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.079      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.087      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.085      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.063      ;
; 98.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.057      ;
; 98.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.056      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.707      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.880      ;
; 0.884 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.018      ;
; 0.884 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.018      ;
; 0.884 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.018      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 0.965 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.099      ;
; 1.124 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.047      ; 1.255      ;
; 1.493 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 1.970      ;
; 1.493 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 1.970      ;
; 1.493 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.393      ; 1.970      ;
; 1.501 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[11] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.391      ; 1.976      ;
; 1.566 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.317      ; 1.967      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.639 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.975      ;
; 1.645 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.976      ;
; 1.645 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.977      ;
; 1.645 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.977      ;
; 1.645 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.977      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[16] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.974      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.979      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.974      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.979      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.242      ; 1.972      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.241      ; 1.971      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[7]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.974      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.979      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.249      ; 1.979      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.982      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.982      ;
; 1.646 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[6]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.978      ;
; 1.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.982      ;
; 1.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.982      ;
; 1.647 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.251      ; 1.982      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.978      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.978      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.979      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.979      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.978      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.243      ; 1.978      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.979      ;
; 1.651 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.244      ; 1.979      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.973      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 1.972      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.237      ; 1.973      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.652 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.239      ; 1.975      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.240      ; 1.977      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.240      ; 1.977      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
; 1.653 ; resetLow                                                     ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.246      ; 1.983      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.783      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.795      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.790      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.798      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.813      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.827      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.837      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.837      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.837      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.841      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.924      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.924      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.924      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.928      ;
; 0.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.929      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.934      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_lb34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.946      ;
; 0.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.949      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.953      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.949      ;
; 0.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.949      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.949      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.125 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 1.555  ; 0.034 ; 16.122   ; 0.511   ; 7.422               ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.863  ; 0.190 ; N/A      ; N/A     ; 7.422               ;
;  altera_reserved_tck                                              ; 45.057 ; 0.186 ; 97.451   ; 0.660   ; 49.277              ;
;  i_CLOCK_50                                                       ; 1.555  ; 0.034 ; 16.122   ; 0.511   ; 9.199               ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CLOCK_50              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 5511     ; 0        ; 79       ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63171190 ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 5511     ; 0        ; 79       ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63171190 ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 170      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 637      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 170      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 637      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 241   ; 241  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 290   ; 290  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                     ; Clock                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 ;                                                                  ; Base      ; Unconstrained ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result                             ;                                                                  ; Base      ; Unconstrained ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]                                                                                           ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                              ; Base      ; Constrained   ;
; i_CLOCK_50                                                                                                                                                 ; i_CLOCK_50                                                       ; Base      ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 13:05:23 2019
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLOCK_50 i_CLOCK_50
    Info (332110): create_generated_clock -source {Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]} {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.555               0.000 i_CLOCK_50 
    Info (332119):     4.863               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.057               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.202               0.000 i_CLOCK_50 
    Info (332119):     0.356               0.000 altera_reserved_tck 
    Info (332119):     0.359               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.122               0.000 i_CLOCK_50 
    Info (332119):    97.451               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.910               0.000 i_CLOCK_50 
    Info (332119):     1.202               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.422               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 i_CLOCK_50 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.700 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.410               0.000 i_CLOCK_50 
    Info (332119):     5.954               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.627               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 i_CLOCK_50 
    Info (332119):     0.310               0.000 altera_reserved_tck 
    Info (332119):     0.319               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.576               0.000 i_CLOCK_50 
    Info (332119):    97.724               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.813               0.000 i_CLOCK_50 
    Info (332119):     1.088               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.434               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.419               0.000 i_CLOCK_50 
    Info (332119):    49.418               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.047 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_p744:auto_generated|altsyncram_0p43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.538               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.656               0.000 i_CLOCK_50 
    Info (332119):    47.504               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.034               0.000 i_CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.190               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.716               0.000 i_CLOCK_50 
    Info (332119):    98.525               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.511               0.000 i_CLOCK_50 
    Info (332119):     0.660               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.429               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.199               0.000 i_CLOCK_50 
    Info (332119):    49.277               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.125 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu Jun 13 13:05:29 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


