/usr/local/cuda/bin/nvcc   -o plot1.o -c plot1.cu
/usr/local/cuda/bin/nvcc   -o plot1 plot1.o 
./plot1


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
352d1b13ca675fb87c30622a29ab9e4b  /home/gpgpu-sim/submission/plot1/plot1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot1.cu
self exe links to: /home/gpgpu-sim/submission/plot1/plot1
Running md5sum using "md5sum /home/gpgpu-sim/submission/plot1/plot1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/submission/plot1/plot1 > _cuobjdump_complete_output_WumnKf"
Parsing file _cuobjdump_complete_output_WumnKf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot1.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot1.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z9vectorAddPKfS0_PfS1_i : hostFun 0x0x4013f6, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z9vectorAddPKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z9vectorAddPKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (_1.ptx:91) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9vectorAddPKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PX5K4b"
Running: cat _ptx_PX5K4b | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9Wz9o8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9Wz9o8 --output-file  /dev/null 2> _ptx_PX5K4binfo"
GPGPU-Sim PTX: Kernel '_Z9vectorAddPKfS0_PfS1_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PX5K4b _ptx2_9Wz9o8 _ptx_PX5K4binfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x4013f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9vectorAddPKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z9vectorAddPKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Wed Aug 30 19:35:02 2017
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(49,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 484608 (ipc=242.3) sim_rate=242304 (inst/sec) elapsed = 0:0:00:02 / Wed Aug 30 19:35:04 2017
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2152,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2153,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2182,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2183,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2206,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2207,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2235,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2236,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2244,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2245,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2284,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2285,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2340,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2341,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2352,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2353,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2400,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2401,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2441,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2442,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2466,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2467,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(99,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2491,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2492,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 571488 (ipc=228.6) sim_rate=190496 (inst/sec) elapsed = 0:0:00:03 / Wed Aug 30 19:35:05 2017
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2518,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2519,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2610,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2611,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2618,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2619,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2630,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2631,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2656,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2657,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2659,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2660,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2675,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2676,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2724,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2725,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2729,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2730,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2750,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2751,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2775,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2776,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2781,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2782,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2795,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2796,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2809,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2810,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2815,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2816,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2875,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2905,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2906,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2910,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2911,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2940,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2940,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2941,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2951,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2952,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2983,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2990,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2991,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2997,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2998,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 643936 (ipc=214.6) sim_rate=160984 (inst/sec) elapsed = 0:0:00:04 / Wed Aug 30 19:35:06 2017
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3023,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3024,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3030,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3031,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3055,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3056,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(124,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3066,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3067,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3106,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3107,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3107,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3108,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3128,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3129,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3137,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3138,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3146,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3147,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3192,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3193,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3195,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3196,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3203,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3203,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3204,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3204,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3205,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3206,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3223,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3224,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3249,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3250,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3276,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3277,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3278,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3279,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3287,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3288,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3290,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3291,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3296,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3297,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3324,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3325,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3325,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3326,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3327,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3328,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3347,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3348,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3365,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3366,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3366,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3367,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3367,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3368,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3374,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3375,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3375,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3376,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3386,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3387,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3403,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3404,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3404,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3405,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3405,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3407,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3408,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(157,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3447,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3448,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3476,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3477,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3485,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3486,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3486,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3487,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3493,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3494,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 760384 (ipc=217.3) sim_rate=152076 (inst/sec) elapsed = 0:0:00:05 / Wed Aug 30 19:35:07 2017
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3547,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3548,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3622,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3623,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3624,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3625,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3628,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3629,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3660,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3661,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3661,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3663,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3664,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(95,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 908512 (ipc=227.1) sim_rate=151418 (inst/sec) elapsed = 0:0:00:06 / Wed Aug 30 19:35:08 2017
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4043,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4055,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4056,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4074,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4075,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4079,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4080,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4083,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4084,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(118,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4183,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4184,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4374,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4375,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4380,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4381,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4496,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4497,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4530,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4531,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(144,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4558,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4572,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4573,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4583,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4584,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4613,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4614,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4639,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4640,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4676,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4677,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4685,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4686,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4691,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4692,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4766,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4767,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4776,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4777,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4848,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4849,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4852,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4853,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4925,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4926,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4928,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4970,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4984,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1116848 (ipc=223.4) sim_rate=159549 (inst/sec) elapsed = 0:0:00:07 / Wed Aug 30 19:35:09 2017
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5044,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5082,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5105,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5126,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5162,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5224,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5238,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5242,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5361,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5373,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5377,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5409,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5434,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5438,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5469,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5480,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5484,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5486,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5525,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5534,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5534,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5538,0), 4 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(185,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5597,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5631,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5637,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5681,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5685,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5692,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5705,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5721,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5770,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5786,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5788,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5799,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5808,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5816,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5853,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5861,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5873,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5881,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5887,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5907,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5951,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5958,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5960,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5989,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5998,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6015,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6027,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6039,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6121,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6150,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6177,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6213,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6256,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6267,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6276,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6305,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6347,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6353,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6432,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6476,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1194800 (ipc=183.8) sim_rate=149350 (inst/sec) elapsed = 0:0:00:08 / Wed Aug 30 19:35:10 2017
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6571,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6593,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6956,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6977,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6984,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7001,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7043,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7087,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7131,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z9vectorAddPKfS0_PfS1_i' finished on shader 1.
kernel_name = _Z9vectorAddPKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7176
gpu_sim_insn = 1201584
gpu_ipc =     167.4448
gpu_tot_sim_cycle = 7176
gpu_tot_sim_insn = 1201584
gpu_tot_ipc =     167.4448
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14679
gpu_stall_icnt2sh    = 12872
gpu_total_sim_rate=150198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21309
	L1I_total_cache_misses = 960
	L1I_total_cache_miss_rate = 0.0451
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809
	L1D_cache_core[1]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1438
	L1D_cache_core[2]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1394
	L1D_cache_core[3]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1620
	L1D_cache_core[4]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1358
	L1D_cache_core[5]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1883
	L1D_cache_core[6]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1233
	L1D_cache_core[7]: Access = 312, Miss = 312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1570
	L1D_cache_core[8]: Access = 321, Miss = 321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1490
	L1D_cache_core[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2571
	L1D_cache_core[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2570
	L1D_cache_core[11]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1918
	L1D_cache_core[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1792
	L1D_cache_core[13]: Access = 336, Miss = 336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1527
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1996
	L1D_total_cache_accesses = 4689
	L1D_total_cache_misses = 4689
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26169
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 6257
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0767
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4669
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20349
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 50, 
gpgpu_n_tot_thrd_icount = 1251840
gpgpu_n_tot_w_icount = 39120
gpgpu_n_stall_shd_mem = 29410
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3126
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 100000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41838	W0_Idle:23505	W0_Scoreboard:96125	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39104
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25008 {8:3126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 425136 {136:3126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 1985 
averagemflatency = 564 
max_icnt2mem_latency = 630 
max_icnt2sh_latency = 7175 
mrq_lat_table:1573 	165 	332 	416 	604 	758 	1094 	1085 	159 	60 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16 	2619 	1754 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2258 	562 	523 	553 	451 	359 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	809 	1630 	686 	16 	0 	0 	0 	0 	724 	839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0        10        10        32        32        26        26        60        48        30        23         0         0 
dram[1]:         0         0         0         0        10        10        32        32        26        28        64        31        20        22         0         0 
dram[2]:         0         0         0         0        10        12        32        32        26        26        62        32        18        34         0         0 
dram[3]:         0         0         0         0        10        12        32        32        28        28        31        54        28        22         0         0 
dram[4]:         0         0         0         0        10        12        32        32        18        24        32        32        46        19         0         0 
dram[5]:         0         0         0         0        10        12        32        32        26        24        58        58        20        38         0         0 
maximum service time to same row:
dram[0]:       625      1647      3972      3829      1119      1009      1106      1056      1227      1244      3374      3461      3693      3684      1619      1597 
dram[1]:      1693      1603      3899      3868      1104       996      1089      1056      1172      1263      3424      3439      3413      3565      1610      1601 
dram[2]:      1613      1669      4079      3881      1113       978      1097      1016      1237      1208      3552      3479      3247      3353      1632      1600 
dram[3]:      1613      1701      3818      3887      1234       995      1251      1022      1241      1226      3479      3415      3511      3232      1635      1614 
dram[4]:      1677      1687      3888      3888      1174      1000      1169      1025      1165      1285      3438      3601      3733      3359      1640      1601 
dram[5]:      1679      1591      3875      3797      1109      1005      1096      1012      1238      1251      3504      3513      3317      3409      1644      1606 
average row accesses per activate:
dram[0]:  8.750000 32.000000 32.000000 32.000000 24.000000 24.000000 48.000000 48.000000 16.000000 16.000000 24.000000 16.000000 11.500000 14.666667 32.000000 32.000000 
dram[1]: 32.000000 32.000000 32.000000 32.000000 24.000000 24.000000 48.000000 48.000000  9.600000 12.000000 32.000000 24.000000  9.000000 11.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 48.000000 48.000000 12.000000 12.000000 24.000000 48.000000  8.800000 14.666667 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 48.000000 48.000000 16.000000 16.000000 24.000000 24.000000 11.000000  8.700000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 24.000000 25.000000 48.000000 48.000000 12.000000 16.000000 48.000000 48.000000 14.666667  7.333333 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 24.000000 24.500000 48.000000 48.000000 16.000000 16.000000 24.000000 16.000000  8.800000  8.800000 32.000000 32.000000 
average row locality = 6255/320 = 19.546875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        32        32        32        42        42        64        64        64        64        64        64        62        60        32        32 
dram[1]:        32        32        32        32        42        42        64        64        64        64        64        64        61        60        32        32 
dram[2]:        32        32        32        32        42        44        64        64        64        64        64        64        60        60        32        32 
dram[3]:        32        32        32        32        42        44        64        64        64        64        64        64        60        59        32        32 
dram[4]:        32        32        32        32        42        44        64        64        64        64        64        64        60        60        32        32 
dram[5]:        32        32        32        32        42        43        64        64        64        64        64        64        60        60        32        32 
total reads: 4692
bank skew: 64/32 = 2.00
chip skew: 785/781 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        604       378       414       454       387       357       408       424       393       436       439       387       436       376       389       482
dram[1]:        421       309       361       342       348       364       395       414       433       391       417       333       365       350       397       436
dram[2]:        563       378       612       380       403       379       414       431       523       441       457       412       387       442       435       414
dram[3]:        562       377       393       411       409       342       448       424       542       387       426       380       442       353       506       414
dram[4]:        500       439       329       462       441       422       399       427       402       572       384       487       468       407       462       443
dram[5]:        517       408       477       448       402       414       374       426       396       478       454       488       401       453       417       444
maximum mf latency per bank:
dram[0]:        965       539      1049       814       946       848      1076      1194      1003      1198      1744      1413      1618      1093       495       582
dram[1]:        790       462       765       647       677       794      1057      1055      1392       984      1756      1036      1091      1089       474       538
dram[2]:        919       700       654       911      1056       916      1303      1238      1766      1137      1899      1267      1179      1613       529       513
dram[3]:       1021       569       604       798       994       705      1283      1186      1808       997      1300      1657      1573      1279       642       487
dram[4]:        804       977       815       721       958      1023      1117      1208       995      1811      1203      1287      1771      1110       570       533
dram[5]:        948       723       916       681      1195       967      1066      1084      1194      1236      1750      1985      1180      1684       516       537
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7288 n_act=53 n_pre=37 n_req=1047 n_rd=1570 n_write=524 bw_util=0.4421
n_activity=7636 dram_eff=0.5485
bk0: 70a 8969i bk1: 64a 9133i bk2: 64a 9191i bk3: 64a 9090i bk4: 84a 8584i bk5: 84a 8553i bk6: 128a 7408i bk7: 128a 7168i bk8: 128a 6716i bk9: 128a 6845i bk10: 128a 7164i bk11: 128a 7013i bk12: 124a 7520i bk13: 120a 7487i bk14: 64a 9160i bk15: 64a 8947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7291 n_act=57 n_pre=41 n_req=1042 n_rd=1562 n_write=521 bw_util=0.4398
n_activity=7387 dram_eff=0.564
bk0: 64a 9058i bk1: 64a 9141i bk2: 64a 9133i bk3: 64a 9004i bk4: 84a 8620i bk5: 84a 8599i bk6: 128a 7393i bk7: 128a 7132i bk8: 128a 6775i bk9: 128a 6796i bk10: 128a 6969i bk11: 128a 6973i bk12: 122a 7480i bk13: 120a 7482i bk14: 64a 9109i bk15: 64a 8989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.72128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80091880, atomic=0 1 entries : 0x2add84d65b80 :  mf: uid= 68017, sid01:w01, part=2, addr=0x80091880, load , size=128, unknown  status = IN_PARTITION_DRAM (7172), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7300 n_act=52 n_pre=36 n_req=1042 n_rd=1564 n_write=520 bw_util=0.44
n_activity=7527 dram_eff=0.5537
bk0: 64a 9097i bk1: 64a 9119i bk2: 64a 9182i bk3: 64a 8983i bk4: 84a 8637i bk5: 88a 8497i bk6: 128a 7439i bk7: 128a 7202i bk8: 128a 6686i bk9: 128a 6923i bk10: 128a 7205i bk11: 128a 7030i bk12: 120a 7605i bk13: 120a 7521i bk14: 64a 9139i bk15: 64a 8955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6543
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7302 n_act=52 n_pre=36 n_req=1041 n_rd=1562 n_write=520 bw_util=0.4396
n_activity=7413 dram_eff=0.5617
bk0: 64a 9094i bk1: 64a 9157i bk2: 64a 9186i bk3: 64a 9061i bk4: 84a 8734i bk5: 88a 8669i bk6: 128a 7332i bk7: 128a 7193i bk8: 128a 6915i bk9: 128a 7157i bk10: 128a 7168i bk11: 128a 6824i bk12: 120a 7602i bk13: 118a 7380i bk14: 64a 9109i bk15: 64a 8957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6526
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7304 n_act=50 n_pre=34 n_req=1042 n_rd=1564 n_write=520 bw_util=0.44
n_activity=7489 dram_eff=0.5565
bk0: 64a 9082i bk1: 64a 9160i bk2: 64a 9152i bk3: 64a 9109i bk4: 84a 8658i bk5: 88a 8465i bk6: 128a 7439i bk7: 128a 7198i bk8: 128a 7229i bk9: 128a 6791i bk10: 128a 7415i bk11: 128a 7263i bk12: 120a 7598i bk13: 120a 7428i bk14: 64a 9115i bk15: 64a 8977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9472 n_nop=7294 n_act=56 n_pre=40 n_req=1041 n_rd=1562 n_write=520 bw_util=0.4396
n_activity=7372 dram_eff=0.5648
bk0: 64a 9066i bk1: 64a 9186i bk2: 64a 9096i bk3: 64a 9090i bk4: 84a 8645i bk5: 86a 8481i bk6: 128a 7407i bk7: 128a 7164i bk8: 128a 6987i bk9: 128a 7196i bk10: 128a 7099i bk11: 128a 6683i bk12: 120a 7530i bk13: 120a 7375i bk14: 64a 9146i bk15: 64a 9010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3915

========= L2 cache stats =========
L2_cache_bank[0]: Access = 437, Miss = 395, Miss_rate = 0.904, Pending_hits = 9, Reservation_fails = 414
L2_cache_bank[1]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 278
L2_cache_bank[2]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 83
L2_cache_bank[3]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 160
L2_cache_bank[4]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 508
L2_cache_bank[5]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
L2_cache_bank[6]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 581
L2_cache_bank[7]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 136
L2_cache_bank[8]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 833
L2_cache_bank[9]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 961
L2_cache_bank[10]: Access = 390, Miss = 390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 121
L2_cache_bank[11]: Access = 391, Miss = 391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 393
L2_total_cache_accesses = 4734
L2_total_cache_misses = 4692
L2_total_cache_miss_rate = 0.9911
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 4617
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3560
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 719
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 229
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.218

icnt_total_pkts_mem_to_simt=17388
icnt_total_pkts_simt_to_mem=10984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.7983
	minimum = 6
	maximum = 516
Network latency average = 20.6943
	minimum = 6
	maximum = 511
Slowest packet = 7762
Flit latency average = 17.8877
	minimum = 6
	maximum = 507
Slowest flit = 23504
Fragmentation average = 0.401563
	minimum = 0
	maximum = 468
Injected packet rate average = 0.0488666
	minimum = 0.0405518 (at node 0)
	maximum = 0.0608974 (at node 15)
Accepted packet rate average = 0.0488666
	minimum = 0.0405518 (at node 0)
	maximum = 0.0608974 (at node 15)
Injected flit rate average = 0.146435
	minimum = 0.0940635 (at node 0)
	maximum = 0.226728 (at node 15)
Accepted flit rate average= 0.146435
	minimum = 0.126812 (at node 16)
	maximum = 0.185758 (at node 4)
Injected packet length average = 2.99662
Accepted packet length average = 2.99662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7983 (1 samples)
	minimum = 6 (1 samples)
	maximum = 516 (1 samples)
Network latency average = 20.6943 (1 samples)
	minimum = 6 (1 samples)
	maximum = 511 (1 samples)
Flit latency average = 17.8877 (1 samples)
	minimum = 6 (1 samples)
	maximum = 507 (1 samples)
Fragmentation average = 0.401563 (1 samples)
	minimum = 0 (1 samples)
	maximum = 468 (1 samples)
Injected packet rate average = 0.0488666 (1 samples)
	minimum = 0.0405518 (1 samples)
	maximum = 0.0608974 (1 samples)
Accepted packet rate average = 0.0488666 (1 samples)
	minimum = 0.0405518 (1 samples)
	maximum = 0.0608974 (1 samples)
Injected flit rate average = 0.146435 (1 samples)
	minimum = 0.0940635 (1 samples)
	maximum = 0.226728 (1 samples)
Accepted flit rate average = 0.146435 (1 samples)
	minimum = 0.126812 (1 samples)
	maximum = 0.185758 (1 samples)
Injected packet size average = 2.99662 (1 samples)
Accepted packet size average = 2.99662 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 150198 (inst/sec)
gpgpu_simulation_rate = 897 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
