# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" \

verilog xlslice_v1_0_1  \
"../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" \

verilog util_vector_logic_v2_0_1  \
"../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/AND.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/Alu.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/DataPath_more.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/ImmGen.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/MUX2T1_32.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/MUX4T1_32.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/OR.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/REG32.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/Regs.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/SCPU_ctrl_more.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/add_32.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/SCPU.v" \
"../../../../OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_SCPU_0_0/sim/scpu_sim_SCPU_0_0.v" \
"../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" \
"../../../../OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
