Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Aug 24 15:09:34 2020
| Host         : ezequiel-Inspiron-5459 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 7          |
| TIMING-20 | Warning  | Non-clocked latch                                                | 8          |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_i_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_i_IBUF_inst/O
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/estado_actual_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/estado_actual_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/estado_actual_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/time_espera_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/time_espera_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/time_espera_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/time_espera_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[0] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[1] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[2] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[3] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[0] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[1] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[2] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[3] cannot be properly analyzed as its control pin system_i/core_detector_ip/U0/core_detector_ip_v1_0_S_AXI_inst/inst_detec/contador_sig_2_reg[3]/G is not reached by a timing clock
Related violations: <none>


