# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../test_pro.srcs/sources_1/new/multPkg.vhd" \

vhdl xil_defaultlib  \
"../../../../test_pro.srcs/sources_1/new/BufferInput.vhd" \
"../../../../test_pro.srcs/sources_1/new/Buffer_Conv2.vhd" \
"../../../../test_pro.srcs/sources_1/new/Multiply.vhd" \
"../../../../test_pro.srcs/sources_1/new/Multiply2.vhd" \
"../../../../test_pro.srcs/sources_1/new/maxPool.vhd" \
"../../../../test_pro.srcs/sources_1/new/outMatrix.vhd" \
"../../../../test_pro.srcs/sources_1/new/outMatrix2.vhd" \
"../../../../test_pro.srcs/sources_1/new/rowCount.vhd" \
"../../../../test_pro.srcs/sources_1/new/rowCount2.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../test_pro.srcs/sources_1/new/matMult.vhd" \
"../../../../test_pro.srcs/sim_1/new/mult_tb.vhd" \

# Do not sort compile order
nosort
