// Seed: 3543879705
`define pp_28 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    inout logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input reg id_14#(.id_28(1 <= 1)),
    output logic id_15,
    input logic id_16,
    output id_17 id_29,
    output logic id_18,
    output logic id_19,
    inout id_20,
    input logic id_21,
    output id_22,
    input id_23,
    input logic id_24,
    input logic id_25,
    output logic id_26,
    input id_27
);
  always id_2 <= id_14;
  assign id_15 = id_0;
  genvar id_30;
  assign id_4 = 1;
endmodule
`timescale 1ps / 1 ps
