<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_PDP.rdl
       Parms: opendla.parms
       Date: Sat Feb 01 16:13:54 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_PDP</id>
    <shorttext>NVDLA_PDP registers</shorttext>
    <baseaddr>0xb000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0xb000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Planar Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0xb004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0xb008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_WIDTH</shorttext>
      <baseaddr>0xb00c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
//// Input data cube size settings
]]></longtext>
      <field>
        <id>CUBE_IN_WIDTH</id>
        <shorttext>CUBE_IN_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction used in non-split mode, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_HEIGHT</shorttext>
      <baseaddr>0xb010</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_HEIGHT</id>
        <shorttext>CUBE_IN_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction used in non-split mode, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_IN_CHANNEL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_IN_CHANNEL</shorttext>
      <baseaddr>0xb014</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_IN_CHANNEL</id>
        <shorttext>CUBE_IN_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction used in non-split mode, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_WIDTH</shorttext>
      <baseaddr>0xb018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Output data cube size settings
]]></longtext>
      <field>
        <id>CUBE_OUT_WIDTH</id>
        <shorttext>CUBE_OUT_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction used in non-split mode, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_HEIGHT</shorttext>
      <baseaddr>0xb01c</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_OUT_HEIGHT</id>
        <shorttext>CUBE_OUT_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction used in non-split mode, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_OUT_CHANNEL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_CUBE_OUT_CHANNEL</shorttext>
      <baseaddr>0xb020</baseaddr>
      <width>32</width>
      <field>
        <id>CUBE_OUT_CHANNEL</id>
        <shorttext>CUBE_OUT_CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction used in non-split mode, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OPERATION_MODE_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_OPERATION_MODE_CFG</shorttext>
      <baseaddr>0xb024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
]]></longtext>
      <field>
        <id>POOLING_METHOD</id>
        <shorttext>POOLING_METHOD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OPERATION_MODE_CFG_POOLING_METHOD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_AVERAGE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_MAX</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>POOLING_METHOD_MIN</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Input data from SDP 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OPERATION_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ON_FLYING</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>OFF_FLYING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>SPLIT_NUM</id>
        <shorttext>SPLIT_NUM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, input/output data cube will be splited along height x channel plane. Since PDP line buffer size is (64*112bits*8), could accomodate 2048/4096 elements in int16/int8 format, the maximum line buffer limited output width is 2048/16=128 or 4096/32=128, since the width configuration could be 8192, so the split_num could be 8192/128=64. Actual value is SPLIT_NUM+1.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NAN_FLUSH_TO_ZERO</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_FLUSH_TO_ZERO</shorttext>
      <baseaddr>0xb028</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_TO_ZERO</id>
        <shorttext>NAN_TO_ZERO field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////option to flush input NaN to zero, only active in off-flying mode
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PARTIAL_WIDTH_IN</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PARTIAL_WIDTH_IN</shorttext>
      <baseaddr>0xb02c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// When data buffer could not accommodate all temperal output data within the whole width, output data cube will be splited along height x channel plane
]]></longtext>
      <field>
        <id>PARTIAL_WIDTH_IN_FIRST</id>
        <shorttext>PARTIAL_WIDTH_IN_FIRST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_LAST</id>
        <shorttext>PARTIAL_WIDTH_IN_LAST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_IN_MID</id>
        <shorttext>PARTIAL_WIDTH_IN_MID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode and SPLIT_NUM is set more than 1, +1. PARTIAL_WIDTH_IN_FIRST + PARTIAL_WIDTH_IN_LAST + PARTIAL_WIDTH_IN_MID = input cube width
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PARTIAL_WIDTH_OUT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PARTIAL_WIDTH_OUT</shorttext>
      <baseaddr>0xb030</baseaddr>
      <width>32</width>
      <field>
        <id>PARTIAL_WIDTH_OUT_FIRST</id>
        <shorttext>PARTIAL_WIDTH_OUT_FIRST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_OUT_LAST</id>
        <shorttext>PARTIAL_WIDTH_OUT_LAST field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PARTIAL_WIDTH_OUT_MID</id>
        <shorttext>PARTIAL_WIDTH_OUT_MID field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>10</width>
        <longtext><![CDATA[
////only used in split mode, and SPLIT_NUM is set more than 1, +1. PARTIAL_WIDTH_OUT_FIRST + PARTIAL_WIDTH_OUT_LAST + PARTIAL_WIDTH_OUT_MID = output cube width
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3ff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_KERNEL_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_KERNEL_CFG</shorttext>
      <baseaddr>0xb034</baseaddr>
      <width>32</width>
      <field>
        <id>KERNEL_WIDTH</id>
        <shorttext>KERNEL_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_POOLING_KERNEL_CFG_KERNEL_WIDTH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_1</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_2</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_3</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_4</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_5</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_6</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_7</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_WIDTH_8</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>KERNEL_HEIGHT</id>
        <shorttext>KERNEL_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_POOLING_KERNEL_CFG_KERNEL_HEIGHT_enum</enc_name>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_1</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_2</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_3</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_4</enc_elem_name>
            <enc_elem_value>0x3</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_5</enc_elem_name>
            <enc_elem_value>0x4</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_6</enc_elem_name>
            <enc_elem_value>0x5</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_7</enc_elem_name>
            <enc_elem_value>0x6</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>KERNEL_HEIGHT_8</enc_elem_name>
            <enc_elem_value>0x7</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>KERNEL_STRIDE_WIDTH</id>
        <shorttext>KERNEL_STRIDE_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>KERNEL_STRIDE_HEIGHT</id>
        <shorttext>KERNEL_STRIDE_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>4</width>
        <longtext><![CDATA[
//// +1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RECIP_KERNEL_WIDTH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_RECIP_KERNEL_WIDTH</shorttext>
      <baseaddr>0xb038</baseaddr>
      <width>32</width>
      <field>
        <id>RECIP_KERNEL_WIDTH</id>
        <shorttext>RECIP_KERNEL_WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <longtext><![CDATA[
//// reciprocal of kernel_width, set to actual value * 2^16 when INT8/INT16 format enabled. and set to actual value for fp16 precision mode with fp17 data format.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_RECIP_KERNEL_HEIGHT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_RECIP_KERNEL_HEIGHT</shorttext>
      <baseaddr>0xb03c</baseaddr>
      <width>32</width>
      <field>
        <id>RECIP_KERNEL_HEIGHT</id>
        <shorttext>RECIP_KERNEL_HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>17</width>
        <longtext><![CDATA[
//// reciprocal of kernel_height, set to actual value * 2^16 when INT8/INT16 format enabled. and set to actual value for fp16 precision mode with fp17 data format.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_CFG</shorttext>
      <baseaddr>0xb040</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_LEFT</id>
        <shorttext>PAD_LEFT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode. 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_TOP</id>
        <shorttext>PAD_TOP field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_RIGHT</id>
        <shorttext>PAD_RIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>PAD_BOTTOM</id>
        <shorttext>PAD_BOTTOM field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>3</width>
        <longtext><![CDATA[
////padding number. active for all of pooling mode.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_1_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_1_CFG</shorttext>
      <baseaddr>0xb044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////PAD_VALUE_1X means the value in padding position. pad value only active in average pooling mode.
////it is a signed value. please note its signed MSB bits,reg setting need signed bit extended.
////For INT8, active pad value is signed 8bit value, 1x active bits is LSB 8bits; 
////For INT16, active pad value is a 16bits number. 1x active bits is LSB 16bits
////For FP16, pad value should always be set to value 0, support +/- 0 with fp17 format,sign bit extended.
]]></longtext>
      <field>
        <id>PAD_VALUE_1X</id>
        <shorttext>PAD_VALUE_1X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_2_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_2_CFG</shorttext>
      <baseaddr>0xb048</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_2X</id>
        <shorttext>PAD_VALUE_2X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_3_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_3_CFG</shorttext>
      <baseaddr>0xb04c</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_3X</id>
        <shorttext>PAD_VALUE_3X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_4_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_4_CFG</shorttext>
      <baseaddr>0xb050</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_4X</id>
        <shorttext>PAD_VALUE_4X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_5_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_5_CFG</shorttext>
      <baseaddr>0xb054</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_5X</id>
        <shorttext>PAD_VALUE_5X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_6_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_6_CFG</shorttext>
      <baseaddr>0xb058</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_6X</id>
        <shorttext>PAD_VALUE_6X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_POOLING_PADDING_VALUE_7_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_POOLING_PADDING_VALUE_7_CFG</shorttext>
      <baseaddr>0xb05c</baseaddr>
      <width>32</width>
      <field>
        <id>PAD_VALUE_7X</id>
        <shorttext>PAD_VALUE_7X field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>19</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xb060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xb064</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0xb068</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0xb06c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_LOW</shorttext>
      <baseaddr>0xb070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Destination data cube memory configuration, begin
]]></longtext>
      <field>
        <id>DST_BASE_ADDR_LOW</id>
        <shorttext>DST_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote to external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0xb074</baseaddr>
      <width>32</width>
      <field>
        <id>DST_BASE_ADDR_HIGH</id>
        <shorttext>DST_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the destination data cube which will be wrote external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_LINE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_LINE_STRIDE</shorttext>
      <baseaddr>0xb078</baseaddr>
      <width>32</width>
      <field>
        <id>DST_LINE_STRIDE</id>
        <shorttext>DST_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_SURFACE_STRIDE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_SURFACE_STRIDE</shorttext>
      <baseaddr>0xb07c</baseaddr>
      <width>32</width>
      <field>
        <id>DST_SURFACE_STRIDE</id>
        <shorttext>DST_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Specify stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DST_RAM_CFG</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DST_RAM_CFG</shorttext>
      <baseaddr>0xb080</baseaddr>
      <width>32</width>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// Specify target is MC or CV_SRAM
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DST_RAM_CFG_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_FORMAT</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_DATA_FORMAT</shorttext>
      <baseaddr>0xb084</baseaddr>
      <width>32</width>
      <field>
        <id>INPUT_DATA</id>
        <shorttext>INPUT_DATA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_DATA_FORMAT_INPUT_DATA_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_INF_INPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_INF_INPUT_NUM</shorttext>
      <baseaddr>0xb088</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////status register
]]></longtext>
      <field>
        <id>INF_INPUT_NUM</id>
        <shorttext>INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_INPUT_NUM</shorttext>
      <baseaddr>0xb08c</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_INPUT_NUM</id>
        <shorttext>NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_NAN_OUTPUT_NUM</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_NAN_OUTPUT_NUM</shorttext>
      <baseaddr>0xb090</baseaddr>
      <width>32</width>
      <field>
        <id>NAN_OUTPUT_NUM</id>
        <shorttext>NAN_OUTPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// output NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0xb094</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// LUT status, begin
]]></longtext>
      <field>
        <id>DMA_EN</id>
        <shorttext>DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// dma perf reg enable control.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_WRITE_STALL</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_PERF_WRITE_STALL</shorttext>
      <baseaddr>0xb098</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_PERF_READ_STALL               NVDLA_INCR 
////    31:0    r   PERF_READ_STALL     init=0 // element number that for both LUT under-flow.
////
]]></longtext>
      <field>
        <id>PERF_WRITE_STALL</id>
        <shorttext>PERF_WRITE_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// element number that for both LUT under-flow.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_CYA</id>
      <parentpath>NVDLA_PDP</parentpath>
      <shorttext>D_CYA</shorttext>
      <baseaddr>0xb09c</baseaddr>
      <width>32</width>
      <field>
        <id>CYA</id>
        <shorttext>CYA field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////CYA register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0xb09f</highaddr>
  </regset>
</map>
