[
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934946",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934946",
        "articleTitle": "Strained Si NMOSFETs for high performance CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264868700,
                "preferredName": "K. Rim",
                "firstName": "K.",
                "lastName": "Rim"
            },
            {
                "id": 37268904200,
                "preferredName": "S. Koester",
                "firstName": "S.",
                "lastName": "Koester"
            },
            {
                "id": 37293779100,
                "preferredName": "M. Hargrove",
                "firstName": "M.",
                "lastName": "Hargrove"
            },
            {
                "id": 37277351500,
                "preferredName": "J. Chu",
                "firstName": "J.",
                "lastName": "Chu"
            },
            {
                "id": 37264865600,
                "preferredName": "P.M. Mooney",
                "firstName": "P.M.",
                "lastName": "Mooney"
            },
            {
                "id": 37268907300,
                "preferredName": "J. Ott",
                "firstName": "J.",
                "lastName": "Ott"
            },
            {
                "id": 37274415800,
                "preferredName": "T. Kanarsky",
                "firstName": "T.",
                "lastName": "Kanarsky"
            },
            {
                "id": 37265131200,
                "preferredName": "P. Ronsheim",
                "firstName": "P.",
                "lastName": "Ronsheim"
            },
            {
                "id": 37274418000,
                "preferredName": "M. Ieong",
                "firstName": "M.",
                "lastName": "Ieong"
            },
            {
                "id": 37268876800,
                "preferredName": "A. Grill",
                "firstName": "A.",
                "lastName": "Grill"
            },
            {
                "id": 38200809400,
                "preferredName": "H.-S.P. Wong",
                "firstName": "H.-S.P.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934953",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934953",
        "articleTitle": "Impact of CMOS process scaling and SOI on the soft error rates of logic processes",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37352350500,
                "preferredName": "S. Hareland",
                "firstName": "S.",
                "lastName": "Hareland"
            },
            {
                "id": 37283575900,
                "preferredName": "J. Maiz",
                "firstName": "J.",
                "lastName": "Maiz"
            },
            {
                "id": 37272991400,
                "preferredName": "M. Alavi",
                "firstName": "M.",
                "lastName": "Alavi"
            },
            {
                "id": 37272953900,
                "preferredName": "K. Mistry",
                "firstName": "K.",
                "lastName": "Mistry"
            },
            {
                "id": 37087368668,
                "preferredName": "S. Walsta",
                "firstName": "S.",
                "lastName": "Walsta"
            },
            {
                "id": 37087069866,
                "preferredName": "Changhong Dai",
                "firstName": null,
                "lastName": "Changhong Dai"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934959",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934959",
        "articleTitle": "A 0.13-/spl mu/m SOI CMOS technology for low-power digital and RF applications",
        "volume": null,
        "issue": null,
        "startPage": "85",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264955000,
                "preferredName": "N. Zamdmer",
                "firstName": "N.",
                "lastName": "Zamdmer"
            },
            {
                "id": 37277094100,
                "preferredName": "A. Ray",
                "firstName": "A.",
                "lastName": "Ray"
            },
            {
                "id": 37264957900,
                "preferredName": "J.-O. Plouchart",
                "firstName": "J.-O.",
                "lastName": "Plouchart"
            },
            {
                "id": 37264958200,
                "preferredName": "L. Wagner",
                "firstName": "L.",
                "lastName": "Wagner"
            },
            {
                "id": 37327243700,
                "preferredName": "N. Fong",
                "firstName": "N.",
                "lastName": "Fong"
            },
            {
                "id": 37272650100,
                "preferredName": "K.A. Jenkins",
                "firstName": "K.A.",
                "lastName": "Jenkins"
            },
            {
                "id": 37088670009,
                "preferredName": "W. Jin",
                "firstName": "W.",
                "lastName": "Jin"
            },
            {
                "id": 37317799200,
                "preferredName": "P. Smeys",
                "firstName": "P.",
                "lastName": "Smeys"
            },
            {
                "id": 37347421200,
                "preferredName": "I. Yang",
                "firstName": "I.",
                "lastName": "Yang"
            },
            {
                "id": 37264864000,
                "preferredName": "G. Shahidi",
                "firstName": "G.",
                "lastName": "Shahidi"
            },
            {
                "id": 37088669050,
                "preferredName": "F. Assaderghi",
                "firstName": "F.",
                "lastName": "Assaderghi"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934969",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934969",
        "articleTitle": "A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37331034500,
                "preferredName": "T. Schiml",
                "firstName": "T.",
                "lastName": "Schiml"
            },
            {
                "id": 37268795500,
                "preferredName": "S. Biesemans",
                "firstName": "S.",
                "lastName": "Biesemans"
            },
            {
                "id": 37443729500,
                "preferredName": "G. Brase",
                "firstName": "G.",
                "lastName": "Brase"
            },
            {
                "id": 37355171100,
                "preferredName": "L. Burrell",
                "firstName": "L.",
                "lastName": "Burrell"
            },
            {
                "id": 37265333700,
                "preferredName": "A. Cowley",
                "firstName": "A.",
                "lastName": "Cowley"
            },
            {
                "id": 37088670613,
                "preferredName": "K.C. Chen",
                "firstName": "K.C.",
                "lastName": "Chen"
            },
            {
                "id": 38317071100,
                "preferredName": "A. Von Ehrenwall",
                "firstName": "A.",
                "lastName": "Von Ehrenwall"
            },
            {
                "id": 37990682000,
                "preferredName": "B. Von Ehrenwall",
                "firstName": "B.",
                "lastName": "Von Ehrenwall"
            },
            {
                "id": 37739946900,
                "preferredName": "P. Felsner",
                "firstName": "P.",
                "lastName": "Felsner"
            },
            {
                "id": 37266812400,
                "preferredName": "J. Gill",
                "firstName": "J.",
                "lastName": "Gill"
            },
            {
                "id": 37443728400,
                "preferredName": "F. Grellner",
                "firstName": "F.",
                "lastName": "Grellner"
            },
            {
                "id": 37284695000,
                "preferredName": "F. Guarin",
                "firstName": "F.",
                "lastName": "Guarin"
            },
            {
                "id": 37086745181,
                "preferredName": "L.K. Han",
                "firstName": "L.K.",
                "lastName": "Han"
            },
            {
                "id": 37373674200,
                "preferredName": "M. Hoinkis",
                "firstName": "M.",
                "lastName": "Hoinkis"
            },
            {
                "id": 37088671062,
                "preferredName": "E. Hsiung",
                "firstName": "E.",
                "lastName": "Hsiung"
            },
            {
                "id": 37293985000,
                "preferredName": "E. Kaltalioglu",
                "firstName": "E.",
                "lastName": "Kaltalioglu"
            },
            {
                "id": 37384225600,
                "preferredName": "P. Kim",
                "firstName": "P.",
                "lastName": "Kim"
            },
            {
                "id": 37331028600,
                "preferredName": "G. Knoblinger",
                "firstName": "G.",
                "lastName": "Knoblinger"
            },
            {
                "id": 37089104554,
                "preferredName": "S. Kulkarni",
                "firstName": "S.",
                "lastName": "Kulkarni"
            },
            {
                "id": 37709800800,
                "preferredName": "A. Leslie",
                "firstName": "A.",
                "lastName": "Leslie"
            },
            {
                "id": 37088671068,
                "preferredName": "T. Mono",
                "firstName": "T.",
                "lastName": "Mono"
            },
            {
                "id": 37331023200,
                "preferredName": "T. Schafbauer",
                "firstName": "T.",
                "lastName": "Schafbauer"
            },
            {
                "id": 37274916900,
                "preferredName": "U. Schroeder",
                "firstName": "U.",
                "lastName": "Schroeder"
            },
            {
                "id": 38322097700,
                "preferredName": "K. Schruefer",
                "firstName": "K.",
                "lastName": "Schruefer"
            },
            {
                "id": 37282656300,
                "preferredName": "T. Spooner",
                "firstName": "T.",
                "lastName": "Spooner"
            },
            {
                "id": 37444161600,
                "preferredName": "D. Warner",
                "firstName": "D.",
                "lastName": "Warner"
            },
            {
                "id": 37089081283,
                "preferredName": "C. Wang",
                "firstName": "C.",
                "lastName": "Wang"
            },
            {
                "id": 37301787900,
                "preferredName": "R. Wong",
                "firstName": "R.",
                "lastName": "Wong"
            },
            {
                "id": 37443729300,
                "preferredName": "E. Demm",
                "firstName": "E.",
                "lastName": "Demm"
            },
            {
                "id": 37088672611,
                "preferredName": "P. Leung",
                "firstName": "P.",
                "lastName": "Leung"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934976",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934976",
        "articleTitle": "A novel analysis method of threshold voltage shift due to detrap in a multi-level flash memory",
        "volume": null,
        "issue": null,
        "startPage": "115",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37268986600,
                "preferredName": "R. Yamada",
                "firstName": "R.",
                "lastName": "Yamada"
            },
            {
                "id": 37270132400,
                "preferredName": "T. Sekiguchi",
                "firstName": "T.",
                "lastName": "Sekiguchi"
            },
            {
                "id": 37308442500,
                "preferredName": "Y. Okuyama",
                "firstName": "Y.",
                "lastName": "Okuyama"
            },
            {
                "id": 37284295200,
                "preferredName": "J. Yugami",
                "firstName": "J.",
                "lastName": "Yugami"
            },
            {
                "id": 37264897200,
                "preferredName": "H. Kume",
                "firstName": "H.",
                "lastName": "Kume"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934945",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934945",
        "articleTitle": "Carrier mobility enhancement in strained Si-on-insulator fabricated by wafer bonding",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37336462000,
                "preferredName": "L.-J. Huang",
                "firstName": "L.-J.",
                "lastName": "Huang"
            },
            {
                "id": 37277351500,
                "preferredName": "J.O. Chu",
                "firstName": "J.O.",
                "lastName": "Chu"
            },
            {
                "id": 37331144900,
                "preferredName": "S. Goma",
                "firstName": "S.",
                "lastName": "Goma"
            },
            {
                "id": 37265138100,
                "preferredName": "C.P. D'Emic",
                "firstName": "C.P.",
                "lastName": "D'Emic"
            },
            {
                "id": 37268904200,
                "preferredName": "S.J. Koester",
                "firstName": "S.J.",
                "lastName": "Koester"
            },
            {
                "id": 38245482900,
                "preferredName": "D.F. Canaperi",
                "firstName": "D.F.",
                "lastName": "Canaperi"
            },
            {
                "id": 37264865600,
                "preferredName": "P.M. Mooney",
                "firstName": "P.M.",
                "lastName": "Mooney"
            },
            {
                "id": 37331141500,
                "preferredName": "S.A. Cordes",
                "firstName": "S.A.",
                "lastName": "Cordes"
            },
            {
                "id": 37331147300,
                "preferredName": "J.L. Speidell",
                "firstName": "J.L.",
                "lastName": "Speidell"
            },
            {
                "id": 38182407100,
                "preferredName": "R.M. Anderson",
                "firstName": "R.M.",
                "lastName": "Anderson"
            },
            {
                "id": 38200809400,
                "preferredName": "H.-S.P. Wong",
                "firstName": "H.-S.P.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934924",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934924",
        "articleTitle": "High-quality ultra-thin HfO/sub 2/ gate dielectric MOSFETs with TaN electrode and nitridation surface preparation",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087150549,
                "preferredName": "Rino Choi",
                "firstName": null,
                "lastName": "Rino Choi"
            },
            {
                "id": 37087150114,
                "preferredName": "Chang Seok Kang",
                "firstName": null,
                "lastName": "Chang Seok Kang"
            },
            {
                "id": 37087147987,
                "preferredName": "Byoung Hun Lee",
                "firstName": null,
                "lastName": "Byoung Hun Lee"
            },
            {
                "id": 37288460400,
                "preferredName": "K. Onishi",
                "firstName": "K.",
                "lastName": "Onishi"
            },
            {
                "id": 37328682600,
                "preferredName": "R. Nieh",
                "firstName": "R.",
                "lastName": "Nieh"
            },
            {
                "id": 37282547300,
                "preferredName": "S. Gopalan",
                "firstName": "S.",
                "lastName": "Gopalan"
            },
            {
                "id": 37644939600,
                "preferredName": "E. Dharmarajan",
                "firstName": "E.",
                "lastName": "Dharmarajan"
            },
            {
                "id": 37280306600,
                "preferredName": "J.C. Lee",
                "firstName": "J.C.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934965",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934965",
        "articleTitle": "Transistor-limited constant voltage stress of gate dielectrics",
        "volume": null,
        "issue": null,
        "startPage": "93",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37268249700,
                "preferredName": "B.P. Linder",
                "firstName": "B.P.",
                "lastName": "Linder"
            },
            {
                "id": 37279641100,
                "preferredName": "D.J. Frank",
                "firstName": "D.J.",
                "lastName": "Frank"
            },
            {
                "id": 37268249000,
                "preferredName": "J.H. Stathis",
                "firstName": "J.H.",
                "lastName": "Stathis"
            },
            {
                "id": 37273718200,
                "preferredName": "S.A. Cohen",
                "firstName": "S.A.",
                "lastName": "Cohen"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934985",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934985",
        "articleTitle": "Performance and reliability of ultra thin CVD HfO/sub 2/ gate dielectrics with dual poly-Si gate electrodes",
        "volume": null,
        "issue": null,
        "startPage": "133",
        "endPage": "134",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37089067970,
                "preferredName": "S.J. Lee",
                "firstName": "S.J.",
                "lastName": "Lee"
            },
            {
                "id": 37285559800,
                "preferredName": "H.F. Luan",
                "firstName": "H.F.",
                "lastName": "Luan"
            },
            {
                "id": 37280407900,
                "preferredName": "C.H. Lee",
                "firstName": "C.H.",
                "lastName": "Lee"
            },
            {
                "id": 37270411000,
                "preferredName": "T.S. Jeon",
                "firstName": "T.S.",
                "lastName": "Jeon"
            },
            {
                "id": 37264932600,
                "preferredName": "W.P. Bai",
                "firstName": "W.P.",
                "lastName": "Bai"
            },
            {
                "id": 37268176400,
                "preferredName": "Y. Senzaki",
                "firstName": "Y.",
                "lastName": "Senzaki"
            },
            {
                "id": 38184263500,
                "preferredName": "D. Roberts",
                "firstName": "D.",
                "lastName": "Roberts"
            },
            {
                "id": 37275443200,
                "preferredName": "D.L. Kwong",
                "firstName": "D.L.",
                "lastName": "Kwong"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934948",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934948",
        "articleTitle": "Performance improvement of metal gate CMOS technologies",
        "volume": null,
        "issue": null,
        "startPage": "63",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37275024500,
                "preferredName": "S. Matsuda",
                "firstName": "S.",
                "lastName": "Matsuda"
            },
            {
                "id": 37730379000,
                "preferredName": "H. Yamakawa",
                "firstName": "H.",
                "lastName": "Yamakawa"
            },
            {
                "id": 37353953400,
                "preferredName": "A. Azuma",
                "firstName": "A.",
                "lastName": "Azuma"
            },
            {
                "id": 37284261600,
                "preferredName": "Y. Toyoshima",
                "firstName": "Y.",
                "lastName": "Toyoshima"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934925",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934925",
        "articleTitle": "Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37272958200,
                "preferredName": "T. Ghani",
                "firstName": "T.",
                "lastName": "Ghani"
            },
            {
                "id": 37272953900,
                "preferredName": "K. Mistry",
                "firstName": "K.",
                "lastName": "Mistry"
            },
            {
                "id": 37265160000,
                "preferredName": "P. Packan",
                "firstName": "P.",
                "lastName": "Packan"
            },
            {
                "id": 37273003300,
                "preferredName": "M. Armstrong",
                "firstName": "M.",
                "lastName": "Armstrong"
            },
            {
                "id": 37279112900,
                "preferredName": "S. Thompson",
                "firstName": "S.",
                "lastName": "Thompson"
            },
            {
                "id": 37272970600,
                "preferredName": "S. Tyagi",
                "firstName": "S.",
                "lastName": "Tyagi"
            },
            {
                "id": 37272968100,
                "preferredName": "M. Bohr",
                "firstName": "M.",
                "lastName": "Bohr"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934972",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934972",
        "articleTitle": "Scalability and biasing strategy for CMOS with active well bias",
        "volume": null,
        "issue": null,
        "startPage": "107",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087699997,
                "preferredName": "Shih-Fen Huang",
                "firstName": null,
                "lastName": "Shih-Fen Huang"
            },
            {
                "id": 37275153400,
                "preferredName": "C. Wann",
                "firstName": "C.",
                "lastName": "Wann"
            },
            {
                "id": 37088080842,
                "preferredName": "Yu-Shyang Huang",
                "firstName": null,
                "lastName": "Yu-Shyang Huang"
            },
            {
                "id": 37086967988,
                "preferredName": "Chih-Yung Lin",
                "firstName": null,
                "lastName": "Chih-Yung Lin"
            },
            {
                "id": 37331023200,
                "preferredName": "T. Schafbauer",
                "firstName": "T.",
                "lastName": "Schafbauer"
            },
            {
                "id": 37087437217,
                "preferredName": "Shui-Ming Cheng",
                "firstName": null,
                "lastName": "Shui-Ming Cheng"
            },
            {
                "id": 37088080529,
                "preferredName": "Yao-Ching Cheng",
                "firstName": null,
                "lastName": "Yao-Ching Cheng"
            },
            {
                "id": 37331035600,
                "preferredName": "D. Vietzke",
                "firstName": "D.",
                "lastName": "Vietzke"
            },
            {
                "id": 37298516200,
                "preferredName": "M. Eller",
                "firstName": "M.",
                "lastName": "Eller"
            },
            {
                "id": 37087207584,
                "preferredName": "Chuan Lin",
                "firstName": null,
                "lastName": "Chuan Lin"
            },
            {
                "id": 37088666595,
                "preferredName": "Quiyi Ye",
                "firstName": null,
                "lastName": "Quiyi Ye"
            },
            {
                "id": 37265122300,
                "preferredName": "N. Rovedo",
                "firstName": "N.",
                "lastName": "Rovedo"
            },
            {
                "id": 37268795500,
                "preferredName": "S. Biesemans",
                "firstName": "S.",
                "lastName": "Biesemans"
            },
            {
                "id": 37089406058,
                "preferredName": "P. Nguyen",
                "firstName": "P.",
                "lastName": "Nguyen"
            },
            {
                "id": 37282969700,
                "preferredName": "R. Dennard",
                "firstName": "R.",
                "lastName": "Dennard"
            },
            {
                "id": 37087733758,
                "preferredName": "Bomy Chen",
                "firstName": null,
                "lastName": "Bomy Chen"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934967",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934967",
        "articleTitle": "A new quantitative hydrogen-based model for ultra-thin oxide breakdown",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "98",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37266132500,
                "preferredName": "J. Sune",
                "firstName": "J.",
                "lastName": "Sune"
            },
            {
                "id": 37268396900,
                "preferredName": "E. Wu",
                "firstName": "E.",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934949",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934949",
        "articleTitle": "Novel damage-free direct metal gate process using atomic layer deposition",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087220939,
                "preferredName": "Dae-Gyu Park",
                "firstName": null,
                "lastName": "Dae-Gyu Park"
            },
            {
                "id": 37087219770,
                "preferredName": "Kwan-Yong Lim",
                "firstName": null,
                "lastName": "Kwan-Yong Lim"
            },
            {
                "id": 37087220412,
                "preferredName": "Heung-Jae Cho",
                "firstName": null,
                "lastName": "Heung-Jae Cho"
            },
            {
                "id": 37087219400,
                "preferredName": "Tae-Ho Cha",
                "firstName": null,
                "lastName": "Tae-Ho Cha"
            },
            {
                "id": 37087368083,
                "preferredName": "Joong-Jung Kim",
                "firstName": null,
                "lastName": "Joong-Jung Kim"
            },
            {
                "id": 37087368786,
                "preferredName": "Jung-Kyu Ko",
                "firstName": null,
                "lastName": "Jung-Kyu Ko"
            },
            {
                "id": 37087368867,
                "preferredName": "Ins-Seok Yeo",
                "firstName": null,
                "lastName": "Ins-Seok Yeo"
            },
            {
                "id": 37087182799,
                "preferredName": "Jin Won Park",
                "firstName": null,
                "lastName": "Jin Won Park"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934954",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934954",
        "articleTitle": "Effects of gate-to-body tunneling current on PD/SOI CMOS SRAM",
        "volume": null,
        "issue": null,
        "startPage": "75",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37273934800,
                "preferredName": "R.V. Joshi",
                "firstName": "R.V.",
                "lastName": "Joshi"
            },
            {
                "id": 37268438500,
                "preferredName": "C.T. Chuang",
                "firstName": "C.T.",
                "lastName": "Chuang"
            },
            {
                "id": 37270899300,
                "preferredName": "S.K.H. Fung",
                "firstName": "S.K.H.",
                "lastName": "Fung"
            },
            {
                "id": 37349426000,
                "preferredName": "F. Assaderaghi",
                "firstName": "F.",
                "lastName": "Assaderaghi"
            },
            {
                "id": 37282652000,
                "preferredName": "M. Sherony",
                "firstName": "M.",
                "lastName": "Sherony"
            },
            {
                "id": 37347421200,
                "preferredName": "I. Yang",
                "firstName": "I.",
                "lastName": "Yang"
            },
            {
                "id": 37264864000,
                "preferredName": "G. Shahidi",
                "firstName": "G.",
                "lastName": "Shahidi"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934922",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934922",
        "articleTitle": "A high performance 100 nm generation SOC technology (CMOS IV) for high density embedded memory and mixed signal LSIs",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37287899100,
                "preferredName": "K. Miyashita",
                "firstName": "K.",
                "lastName": "Miyashita"
            },
            {
                "id": 37292538200,
                "preferredName": "T. Nakayama",
                "firstName": "T.",
                "lastName": "Nakayama"
            },
            {
                "id": 37087596365,
                "preferredName": "A. Oishi",
                "firstName": "A.",
                "lastName": "Oishi"
            },
            {
                "id": 37293809100,
                "preferredName": "R. Hasumi",
                "firstName": "R.",
                "lastName": "Hasumi"
            },
            {
                "id": 37088672154,
                "preferredName": "M. Owada",
                "firstName": "M.",
                "lastName": "Owada"
            },
            {
                "id": 37427821000,
                "preferredName": "S. Aota",
                "firstName": "S.",
                "lastName": "Aota"
            },
            {
                "id": 37282352200,
                "preferredName": "Y. Okayama",
                "firstName": "Y.",
                "lastName": "Okayama"
            },
            {
                "id": 37728249200,
                "preferredName": "M. Matsumoto",
                "firstName": "M.",
                "lastName": "Matsumoto"
            },
            {
                "id": 37357463200,
                "preferredName": "H. Igarashi",
                "firstName": "H.",
                "lastName": "Igarashi"
            },
            {
                "id": 37277977800,
                "preferredName": "T. Yoshida",
                "firstName": "T.",
                "lastName": "Yoshida"
            },
            {
                "id": 37089136577,
                "preferredName": "K. Kasai",
                "firstName": "K.",
                "lastName": "Kasai"
            },
            {
                "id": 37341849900,
                "preferredName": "T. Yoshitomi",
                "firstName": "T.",
                "lastName": "Yoshitomi"
            },
            {
                "id": 37727278000,
                "preferredName": "Y. Fukaura",
                "firstName": "Y.",
                "lastName": "Fukaura"
            },
            {
                "id": 37287082800,
                "preferredName": "H. Kawasaki",
                "firstName": "H.",
                "lastName": "Kawasaki"
            },
            {
                "id": 37270839700,
                "preferredName": "K. Ishimaru",
                "firstName": "K.",
                "lastName": "Ishimaru"
            },
            {
                "id": 37279874700,
                "preferredName": "K. Adachi",
                "firstName": "K.",
                "lastName": "Adachi"
            },
            {
                "id": 37274923100,
                "preferredName": "M. Fujiwara",
                "firstName": "M.",
                "lastName": "Fujiwara"
            },
            {
                "id": 37328647900,
                "preferredName": "K. Ohuchi",
                "firstName": "K.",
                "lastName": "Ohuchi"
            },
            {
                "id": 37264984300,
                "preferredName": "M. Takayanagi",
                "firstName": "M.",
                "lastName": "Takayanagi"
            },
            {
                "id": 37267560900,
                "preferredName": "H. Oyamatsu",
                "firstName": "H.",
                "lastName": "Oyamatsu"
            },
            {
                "id": 37293761900,
                "preferredName": "F. Matsuoka",
                "firstName": "F.",
                "lastName": "Matsuoka"
            },
            {
                "id": 37266050400,
                "preferredName": "T. Noguchi",
                "firstName": "T.",
                "lastName": "Noguchi"
            },
            {
                "id": 37265000100,
                "preferredName": "M. Kakumu",
                "firstName": "M.",
                "lastName": "Kakumu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934979",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934979",
        "articleTitle": "Consistent model for short-channel nMOSFET post-hard-breakdown characteristics",
        "volume": null,
        "issue": null,
        "startPage": "121",
        "endPage": "122",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37268863500,
                "preferredName": "B. Kaczer",
                "firstName": "B.",
                "lastName": "Kaczer"
            },
            {
                "id": 37268185300,
                "preferredName": "R. Degraeve",
                "firstName": "R.",
                "lastName": "Degraeve"
            },
            {
                "id": 37268238400,
                "preferredName": "A. De Keersgieter",
                "firstName": "A.",
                "lastName": "De Keersgieter"
            },
            {
                "id": 37725881300,
                "preferredName": "K. Van de Mieroop",
                "firstName": "K.",
                "lastName": "Van de Mieroop"
            },
            {
                "id": 37371095300,
                "preferredName": "T. Bearda",
                "firstName": "T.",
                "lastName": "Bearda"
            },
            {
                "id": 37268192500,
                "preferredName": "G. Groeseneken",
                "firstName": "G.",
                "lastName": "Groeseneken"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934942",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934942",
        "articleTitle": "Electron wavefunction penetration into gate dielectric and interface scattering-an alternative to surface roughness scattering model",
        "volume": null,
        "issue": null,
        "startPage": "51",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37328688600,
                "preferredName": "I. Polishchuk",
                "firstName": "I.",
                "lastName": "Polishchuk"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934964",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934964",
        "articleTitle": "A study of analog characteristics of CMOS with heavily nitrided NO oxynitrides",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "92",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264990500,
                "preferredName": "T. Ohguro",
                "firstName": "T.",
                "lastName": "Ohguro"
            },
            {
                "id": 37357373500,
                "preferredName": "T. Nagano",
                "firstName": "T.",
                "lastName": "Nagano"
            },
            {
                "id": 37274923100,
                "preferredName": "M. Fujiwara",
                "firstName": "M.",
                "lastName": "Fujiwara"
            },
            {
                "id": 37264984300,
                "preferredName": "M. Takayanagi",
                "firstName": "M.",
                "lastName": "Takayanagi"
            },
            {
                "id": 37280947800,
                "preferredName": "T. Shimizu",
                "firstName": "T.",
                "lastName": "Shimizu"
            },
            {
                "id": 37264999500,
                "preferredName": "H.S. Momose",
                "firstName": "H.S.",
                "lastName": "Momose"
            },
            {
                "id": 37332578000,
                "preferredName": "S. Nakamura",
                "firstName": "S.",
                "lastName": "Nakamura"
            },
            {
                "id": 37284261600,
                "preferredName": "Y. Toyoshima",
                "firstName": "Y.",
                "lastName": "Toyoshima"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934941",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934941",
        "articleTitle": "Effects of high-/spl kappa/ dielectrics on the workfunctions of metal and silicon gates",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37086991240,
                "preferredName": "Yee-Chia Yeo",
                "firstName": null,
                "lastName": "Yee-Chia Yeo"
            },
            {
                "id": 37329999600,
                "preferredName": "P. Ranade",
                "firstName": "P.",
                "lastName": "Ranade"
            },
            {
                "id": 37726007000,
                "preferredName": "Qiang Lu",
                "firstName": null,
                "lastName": "Qiang Lu"
            },
            {
                "id": 37729949500,
                "preferredName": "R. Lin",
                "firstName": "R.",
                "lastName": "Lin"
            },
            {
                "id": 37087150499,
                "preferredName": "Tsu-Jae King",
                "firstName": null,
                "lastName": "Tsu-Jae King"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934939",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934939",
        "articleTitle": "Metal gate work function adjustment for future CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37726007000,
                "preferredName": "Qiang Lu",
                "firstName": null,
                "lastName": "Qiang Lu"
            },
            {
                "id": 37729949500,
                "preferredName": "R. Lin",
                "firstName": "R.",
                "lastName": "Lin"
            },
            {
                "id": 37329999600,
                "preferredName": "P. Ranade",
                "firstName": "P.",
                "lastName": "Ranade"
            },
            {
                "id": 37087150499,
                "preferredName": "Tsu-Jae King",
                "firstName": null,
                "lastName": "Tsu-Jae King"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934955",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934955",
        "articleTitle": "Study of wafer orientation dependence on performance and reliability of CMOS with direct-tunneling gate oxide",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264999500,
                "preferredName": "H.S. Momose",
                "firstName": "H.S.",
                "lastName": "Momose"
            },
            {
                "id": 37264990500,
                "preferredName": "T. Ohguro",
                "firstName": "T.",
                "lastName": "Ohguro"
            },
            {
                "id": 37332578000,
                "preferredName": "S. Nakamura",
                "firstName": "S.",
                "lastName": "Nakamura"
            },
            {
                "id": 37284261600,
                "preferredName": "Y. Toyoshima",
                "firstName": "Y.",
                "lastName": "Toyoshima"
            },
            {
                "id": 37264998400,
                "preferredName": "H. Ishiuchi",
                "firstName": "H.",
                "lastName": "Ishiuchi"
            },
            {
                "id": 37275215700,
                "preferredName": "H. Iwai",
                "firstName": "H.",
                "lastName": "Iwai"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934987",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934987",
        "articleTitle": "MOS devices with high quality ultra thin CVD ZrO/sub 2/ gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37280407900,
                "preferredName": "C.H. Lee",
                "firstName": "C.H.",
                "lastName": "Lee"
            },
            {
                "id": 37280922200,
                "preferredName": "Y.H. Kim",
                "firstName": "Y.H.",
                "lastName": "Kim"
            },
            {
                "id": 37285559800,
                "preferredName": "H.F. Luan",
                "firstName": "H.F.",
                "lastName": "Luan"
            },
            {
                "id": 37089067970,
                "preferredName": "S.J. Lee",
                "firstName": "S.J.",
                "lastName": "Lee"
            },
            {
                "id": 37270411000,
                "preferredName": "T.S. Jeon",
                "firstName": "T.S.",
                "lastName": "Jeon"
            },
            {
                "id": 37264932600,
                "preferredName": "W.P. Bai",
                "firstName": "W.P.",
                "lastName": "Bai"
            },
            {
                "id": 37275443200,
                "preferredName": "D.L. Kwong",
                "firstName": "D.L.",
                "lastName": "Kwong"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934966",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934966",
        "articleTitle": "Statistical analysis of soft breakdown in ultrathin gate oxides",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37282585400,
                "preferredName": "W. Mizubayashi",
                "firstName": "W.",
                "lastName": "Mizubayashi"
            },
            {
                "id": 37729054100,
                "preferredName": "Y. Yoshida",
                "firstName": "Y.",
                "lastName": "Yoshida"
            },
            {
                "id": 37268352400,
                "preferredName": "S. Miyazaki",
                "firstName": "S.",
                "lastName": "Miyazaki"
            },
            {
                "id": 37306634500,
                "preferredName": "M. Hirose",
                "firstName": "M.",
                "lastName": "Hirose"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934984",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934984",
        "articleTitle": "Dopant penetration effects on polysilicon gate HfO/sub 2/ MOSFET's",
        "volume": null,
        "issue": null,
        "startPage": "131",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37288460400,
                "preferredName": "K. Onishi",
                "firstName": "K.",
                "lastName": "Onishi"
            },
            {
                "id": 37364548200,
                "preferredName": "L. Kang",
                "firstName": "L.",
                "lastName": "Kang"
            },
            {
                "id": 37273311200,
                "preferredName": "R. Choi",
                "firstName": "R.",
                "lastName": "Choi"
            },
            {
                "id": 37644939600,
                "preferredName": "E. Dharmarajan",
                "firstName": "E.",
                "lastName": "Dharmarajan"
            },
            {
                "id": 37282547300,
                "preferredName": "S. Gopalan",
                "firstName": "S.",
                "lastName": "Gopalan"
            },
            {
                "id": 37087512681,
                "preferredName": "Yongjoo Jeon",
                "firstName": null,
                "lastName": "Yongjoo Jeon"
            },
            {
                "id": 37087150114,
                "preferredName": "Chang Seok Kang",
                "firstName": null,
                "lastName": "Chang Seok Kang"
            },
            {
                "id": 37087147987,
                "preferredName": "Byoung Hun Lee",
                "firstName": null,
                "lastName": "Byoung Hun Lee"
            },
            {
                "id": 37328682600,
                "preferredName": "R. Nieh",
                "firstName": "R.",
                "lastName": "Nieh"
            },
            {
                "id": 37280306600,
                "preferredName": "J.C. Lee",
                "firstName": "J.C.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934918",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934918",
        "articleTitle": "Manufacturing in the 21st century-new concept for 300 mm fab",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37379021700,
                "preferredName": "A. Koike",
                "firstName": "A.",
                "lastName": "Koike"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934926",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934926",
        "articleTitle": "Ultra-thin body PMOSFETs with selectively deposited Ge source/drain",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087184827,
                "preferredName": "Yang-Kyu Choi",
                "firstName": null,
                "lastName": "Yang-Kyu Choi"
            },
            {
                "id": 37087266796,
                "preferredName": "Daewon Ha",
                "firstName": null,
                "lastName": "Daewon Ha"
            },
            {
                "id": 37087150499,
                "preferredName": "Tsu-Jae King",
                "firstName": null,
                "lastName": "Tsu-Jae King"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934928",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934928",
        "articleTitle": "High performance sub-50 nm CMOS with advanced gate stack",
        "volume": null,
        "issue": null,
        "startPage": "23",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087150876,
                "preferredName": "Qi Xiang",
                "firstName": null,
                "lastName": "Qi Xiang"
            },
            {
                "id": 37064787500,
                "preferredName": "Bin Yu",
                "firstName": null,
                "lastName": "Bin Yu"
            },
            {
                "id": 37087148206,
                "preferredName": "Haihong Wang",
                "firstName": null,
                "lastName": "Haihong Wang"
            },
            {
                "id": 37086971809,
                "preferredName": "Ming-Ren Lin",
                "firstName": null,
                "lastName": "Ming-Ren Lin"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934971",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934971",
        "articleTitle": "High-density and high-performance 6T-SRAM for system-on-chip in 130 nm CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "106",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37554908800,
                "preferredName": "W. Kong",
                "firstName": "W.",
                "lastName": "Kong"
            },
            {
                "id": 37424308600,
                "preferredName": "R. Venkatraman",
                "firstName": "R.",
                "lastName": "Venkatraman"
            },
            {
                "id": 37355059000,
                "preferredName": "R. Castagnetti",
                "firstName": "R.",
                "lastName": "Castagnetti"
            },
            {
                "id": 38183298300,
                "preferredName": "F. Duan",
                "firstName": "F.",
                "lastName": "Duan"
            },
            {
                "id": 38484564300,
                "preferredName": "S. Ramesh",
                "firstName": "S.",
                "lastName": "Ramesh"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934940",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934940",
        "articleTitle": "Electrical characteristics of TaSi/sub x/N/sub y/ gate electrodes for dual gate Si-CMOS devices",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087219312,
                "preferredName": "You-Seok Suh",
                "firstName": null,
                "lastName": "You-Seok Suh"
            },
            {
                "id": 37640528600,
                "preferredName": "G. Heuss",
                "firstName": "G.",
                "lastName": "Heuss"
            },
            {
                "id": 37087697547,
                "preferredName": "Huicai Zhong",
                "firstName": null,
                "lastName": "Huicai Zhong"
            },
            {
                "id": 37087436493,
                "preferredName": "Shin-Nam Hong",
                "firstName": null,
                "lastName": "Shin-Nam Hong"
            },
            {
                "id": 37271251100,
                "preferredName": "V. Misra",
                "firstName": "V.",
                "lastName": "Misra"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934937",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934937",
        "articleTitle": "A heteroepitaxial MIM-Ta/sub 2/O/sub 5/ capacitor with enhanced dielectric constant for DRAMs of G-bit generation and beyond",
        "volume": null,
        "issue": null,
        "startPage": "41",
        "endPage": "42",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37284295800,
                "preferredName": "M. Hiratani",
                "firstName": "M.",
                "lastName": "Hiratani"
            },
            {
                "id": 37087392379,
                "preferredName": "T. Hamada",
                "firstName": "T.",
                "lastName": "Hamada"
            },
            {
                "id": 37357687400,
                "preferredName": "S. Iijima",
                "firstName": "S.",
                "lastName": "Iijima"
            },
            {
                "id": 37264999300,
                "preferredName": "Y. Ohji",
                "firstName": "Y.",
                "lastName": "Ohji"
            },
            {
                "id": 37352870900,
                "preferredName": "I. Asano",
                "firstName": "I.",
                "lastName": "Asano"
            },
            {
                "id": 37087391019,
                "preferredName": "N. Nakanishi",
                "firstName": "N.",
                "lastName": "Nakanishi"
            },
            {
                "id": 37351285900,
                "preferredName": "S. Kimura",
                "firstName": "S.",
                "lastName": "Kimura"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934934",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934934",
        "articleTitle": "Experimental and simulation study on sub-50 nm CMOS design",
        "volume": null,
        "issue": null,
        "startPage": "35",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37265279600,
                "preferredName": "S. Pidin",
                "firstName": "S.",
                "lastName": "Pidin"
            },
            {
                "id": 37331030300,
                "preferredName": "H. Shido",
                "firstName": "H.",
                "lastName": "Shido"
            },
            {
                "id": 37310779900,
                "preferredName": "T. Yamamoto",
                "firstName": "T.",
                "lastName": "Yamamoto"
            },
            {
                "id": 37313117300,
                "preferredName": "N. Horiguchi",
                "firstName": "N.",
                "lastName": "Horiguchi"
            },
            {
                "id": 37322985800,
                "preferredName": "H. Kurata",
                "firstName": "H.",
                "lastName": "Kurata"
            },
            {
                "id": 37265244800,
                "preferredName": "T. Sugii",
                "firstName": "T.",
                "lastName": "Sugii"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934936",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934936",
        "articleTitle": "Oxidation-resistant amorphous TaN barrier for MIM-Ta/sub 2/O/sub 5/ capacitors in giga-bit DRAMs",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37311065400,
                "preferredName": "Y. Nakamura",
                "firstName": "Y.",
                "lastName": "Nakamura"
            },
            {
                "id": 37352870900,
                "preferredName": "I. Asano",
                "firstName": "I.",
                "lastName": "Asano"
            },
            {
                "id": 37284295800,
                "preferredName": "M. Hiratani",
                "firstName": "M.",
                "lastName": "Hiratani"
            },
            {
                "id": 37275146300,
                "preferredName": "T. Saito",
                "firstName": "T.",
                "lastName": "Saito"
            },
            {
                "id": 37999992000,
                "preferredName": "H. Goto",
                "firstName": "H.",
                "lastName": "Goto"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934921",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934921",
        "articleTitle": "Scaling towards 35 nm gate length CMOS",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37064787500,
                "preferredName": "Bin Yu",
                "firstName": null,
                "lastName": "Bin Yu"
            },
            {
                "id": 37087148206,
                "preferredName": "Haihong Wang",
                "firstName": null,
                "lastName": "Haihong Wang"
            },
            {
                "id": 37087150876,
                "preferredName": "Qi Xiang",
                "firstName": null,
                "lastName": "Qi Xiang"
            },
            {
                "id": 37685862100,
                "preferredName": "J.X. An",
                "firstName": "J.X.",
                "lastName": "An"
            },
            {
                "id": 37087374849,
                "preferredName": "Joong Jeon",
                "firstName": null,
                "lastName": "Joong Jeon"
            },
            {
                "id": 37086971809,
                "preferredName": "Ming-Ren Lin",
                "firstName": null,
                "lastName": "Ming-Ren Lin"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934961",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934961",
        "articleTitle": "Investigations of bulk dynamic threshold-voltage MOSFET with 65 GHz \"normal-mode\" f/sub t/ and 220 GHz \"over-drive mode\" f/sub t/ for RF applications",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37276901700,
                "preferredName": "Chun-Yen Chang",
                "firstName": null,
                "lastName": "Chun-Yen Chang"
            },
            {
                "id": 37337308100,
                "preferredName": "Jiong-Guang Su",
                "firstName": null,
                "lastName": "Jiong-Guang Su"
            },
            {
                "id": 37271935300,
                "preferredName": "Heng-Ming Hsu",
                "firstName": null,
                "lastName": "Heng-Ming Hsu"
            },
            {
                "id": 37276111200,
                "preferredName": "Shyh-Chyi Wong",
                "firstName": null,
                "lastName": "Shyh-Chyi Wong"
            },
            {
                "id": 37275421500,
                "preferredName": "Tiao-Yuan Huang",
                "firstName": null,
                "lastName": "Tiao-Yuan Huang"
            },
            {
                "id": 37278743300,
                "preferredName": "Yuan-Chen Sun",
                "firstName": null,
                "lastName": "Yuan-Chen Sun"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934977",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934977",
        "articleTitle": "New considerations for highly reliable PMOSFETs in 100 nm generation and beyond",
        "volume": null,
        "issue": null,
        "startPage": "117",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264993600,
                "preferredName": "E. Morifuji",
                "firstName": "E.",
                "lastName": "Morifuji"
            },
            {
                "id": 37330844300,
                "preferredName": "T. Kumamori",
                "firstName": "T.",
                "lastName": "Kumamori"
            },
            {
                "id": 37330847100,
                "preferredName": "M. Muta",
                "firstName": "M.",
                "lastName": "Muta"
            },
            {
                "id": 37290303900,
                "preferredName": "K. Suzuki",
                "firstName": "K.",
                "lastName": "Suzuki"
            },
            {
                "id": 37442248000,
                "preferredName": "I. De",
                "firstName": "I.",
                "lastName": "De"
            },
            {
                "id": 37282784000,
                "preferredName": "A. Shibkov",
                "firstName": "A.",
                "lastName": "Shibkov"
            },
            {
                "id": 37268593900,
                "preferredName": "S. Saxena",
                "firstName": "S.",
                "lastName": "Saxena"
            },
            {
                "id": 37293935300,
                "preferredName": "T. Enda",
                "firstName": "T.",
                "lastName": "Enda"
            },
            {
                "id": 37275381200,
                "preferredName": "N. Aoki",
                "firstName": "N.",
                "lastName": "Aoki"
            },
            {
                "id": 37330845800,
                "preferredName": "W. Asano",
                "firstName": "W.",
                "lastName": "Asano"
            },
            {
                "id": 37089121774,
                "preferredName": "H. Otani",
                "firstName": "H.",
                "lastName": "Otani"
            },
            {
                "id": 37330840300,
                "preferredName": "M. Nishigori",
                "firstName": "M.",
                "lastName": "Nishigori"
            },
            {
                "id": 37324102100,
                "preferredName": "K. Miyamoto",
                "firstName": "K.",
                "lastName": "Miyamoto"
            },
            {
                "id": 37293761900,
                "preferredName": "F. Matsuoka",
                "firstName": "F.",
                "lastName": "Matsuoka"
            },
            {
                "id": 37266050400,
                "preferredName": "T. Noguchi",
                "firstName": "T.",
                "lastName": "Noguchi"
            },
            {
                "id": 37265000100,
                "preferredName": "M. Kakumu",
                "firstName": "M.",
                "lastName": "Kakumu"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934989",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934989",
        "articleTitle": "Impact of vias on the thermal effect of deep sub-micron Cu/low-k interconnects",
        "volume": null,
        "issue": null,
        "startPage": "141",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087182279,
                "preferredName": "Ting-Yen Chiang",
                "firstName": null,
                "lastName": "Ting-Yen Chiang"
            },
            {
                "id": 37273724200,
                "preferredName": "K.C. Saraswat",
                "firstName": "K.C.",
                "lastName": "Saraswat"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934951",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934951",
        "articleTitle": "50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation",
        "volume": null,
        "issue": null,
        "startPage": "69",
        "endPage": "70",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087367626,
                "preferredName": "Cheolmin Park",
                "firstName": null,
                "lastName": "Cheolmin Park"
            },
            {
                "id": 37087363001,
                "preferredName": "Seong-Dong Kim",
                "firstName": null,
                "lastName": "Seong-Dong Kim"
            },
            {
                "id": 37087261573,
                "preferredName": "Yun Wang",
                "firstName": null,
                "lastName": "Yun Wang"
            },
            {
                "id": 37265123800,
                "preferredName": "S. Talwar",
                "firstName": "S.",
                "lastName": "Talwar"
            },
            {
                "id": 37274777900,
                "preferredName": "J.C.S. Woo",
                "firstName": "J.C.S.",
                "lastName": "Woo"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934920",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934920",
        "articleTitle": "Highly manufacturable and high performance SDR/DDR 4 Gb DRAM",
        "volume": null,
        "issue": null,
        "startPage": "7",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37280248100,
                "preferredName": "K.N. Kim",
                "firstName": "K.N.",
                "lastName": "Kim"
            },
            {
                "id": 37932009800,
                "preferredName": "H.S. Jeong",
                "firstName": "H.S.",
                "lastName": "Jeong"
            },
            {
                "id": 37276965600,
                "preferredName": "W.S. Yang",
                "firstName": "W.S.",
                "lastName": "Yang"
            },
            {
                "id": 37333724600,
                "preferredName": "Y.S. Hwang",
                "firstName": "Y.S.",
                "lastName": "Hwang"
            },
            {
                "id": 37281285900,
                "preferredName": "C.H. Cho",
                "firstName": "C.H.",
                "lastName": "Cho"
            },
            {
                "id": 38182751300,
                "preferredName": "M.M. Jeong",
                "firstName": "M.M.",
                "lastName": "Jeong"
            },
            {
                "id": 37280889700,
                "preferredName": "S. Park",
                "firstName": "S.",
                "lastName": "Park"
            },
            {
                "id": 37275414700,
                "preferredName": "S.J. Ahn",
                "firstName": "S.J.",
                "lastName": "Ahn"
            },
            {
                "id": 37359489500,
                "preferredName": "Y.S. Chun",
                "firstName": "Y.S.",
                "lastName": "Chun"
            },
            {
                "id": 37085428069,
                "preferredName": "S.H. Shin",
                "firstName": "S.H.",
                "lastName": "Shin"
            },
            {
                "id": 37066787700,
                "preferredName": "J.S. Park",
                "firstName": "J.S.",
                "lastName": "Park"
            },
            {
                "id": 37089460194,
                "preferredName": "S.H. Song",
                "firstName": "S.H.",
                "lastName": "Song"
            },
            {
                "id": 37441018000,
                "preferredName": "J.Y. Lee",
                "firstName": "J.Y.",
                "lastName": "Lee"
            },
            {
                "id": 37277204200,
                "preferredName": "S.M. Jang",
                "firstName": "S.M.",
                "lastName": "Jang"
            },
            {
                "id": 37578694100,
                "preferredName": "C.H. Lee",
                "firstName": "C.H.",
                "lastName": "Lee"
            },
            {
                "id": 37089850751,
                "preferredName": "J.H. Jeong",
                "firstName": "J.H.",
                "lastName": "Jeong"
            },
            {
                "id": 37279030200,
                "preferredName": "K.H. Cho",
                "firstName": "K.H.",
                "lastName": "Cho"
            },
            {
                "id": 37292387800,
                "preferredName": "H.I. Yoon",
                "firstName": "H.I.",
                "lastName": "Yoon"
            },
            {
                "id": 37065778400,
                "preferredName": "J.S. Jeon",
                "firstName": "J.S.",
                "lastName": "Jeon"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934957",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934957",
        "articleTitle": "Controlling base-SiO/sub 2/ density of low-leakage 1.6 nm gate-SiON for high-performance and highly reliable n/pFETs",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264964900,
                "preferredName": "M. Togo",
                "firstName": "M.",
                "lastName": "Togo"
            },
            {
                "id": 37292800500,
                "preferredName": "K. Watanabe",
                "firstName": "K.",
                "lastName": "Watanabe"
            },
            {
                "id": 37285407000,
                "preferredName": "M. Terai",
                "firstName": "M.",
                "lastName": "Terai"
            },
            {
                "id": 37069230200,
                "preferredName": "S. Kimura",
                "firstName": "S.",
                "lastName": "Kimura"
            },
            {
                "id": 37297621700,
                "preferredName": "A. Morioka",
                "firstName": "A.",
                "lastName": "Morioka"
            },
            {
                "id": 37085724332,
                "preferredName": "T. Yamamoto",
                "firstName": "T.",
                "lastName": "Yamamoto"
            },
            {
                "id": 37297429600,
                "preferredName": "T. Tatsumi",
                "firstName": "T.",
                "lastName": "Tatsumi"
            },
            {
                "id": 37264968200,
                "preferredName": "T. Mogami",
                "firstName": "T.",
                "lastName": "Mogami"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934950",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934950",
        "articleTitle": "Low resistivity bcc-Ta/TaN/sub x/ metal gate MNSFETs having plane gate structure featuring fully low-temperature processing below 450/spl deg/C",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37352893600,
                "preferredName": "H. Shimada",
                "firstName": "H.",
                "lastName": "Shimada"
            },
            {
                "id": 37738469500,
                "preferredName": "I. Ohshima",
                "firstName": "I.",
                "lastName": "Ohshima"
            },
            {
                "id": 37085334589,
                "preferredName": "S.-I. Nakao",
                "firstName": "S.-I.",
                "lastName": "Nakao"
            },
            {
                "id": 37087220392,
                "preferredName": "M. Nakagawa",
                "firstName": "M.",
                "lastName": "Nakagawa"
            },
            {
                "id": 37087221616,
                "preferredName": "K. Kanemoto",
                "firstName": "K.",
                "lastName": "Kanemoto"
            },
            {
                "id": 37272400800,
                "preferredName": "M. Hirayama",
                "firstName": "M.",
                "lastName": "Hirayama"
            },
            {
                "id": 37284703100,
                "preferredName": "S. Sugawa",
                "firstName": "S.",
                "lastName": "Sugawa"
            },
            {
                "id": 37267281400,
                "preferredName": "T. Ohmi",
                "firstName": "T.",
                "lastName": "Ohmi"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934991",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934991",
        "articleTitle": "Non-uniform chip-temperature dependent signal integrity",
        "volume": null,
        "issue": null,
        "startPage": "145",
        "endPage": "146",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37425153500,
                "preferredName": "A.H. Ajami",
                "firstName": "A.H.",
                "lastName": "Ajami"
            },
            {
                "id": 37272724900,
                "preferredName": "K. Banerjee",
                "firstName": "K.",
                "lastName": "Banerjee"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934923",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934923",
        "articleTitle": "Barrier-metal-free (BMF), Cu dual-damascene interconnects with Cu-epi-contacts buried in anti-diffusive, low-k organic film",
        "volume": null,
        "issue": null,
        "startPage": "13",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37272858100,
                "preferredName": "M. Tada",
                "firstName": "M.",
                "lastName": "Tada"
            },
            {
                "id": 37272861000,
                "preferredName": "H. Ohtake",
                "firstName": "H.",
                "lastName": "Ohtake"
            },
            {
                "id": 37277898400,
                "preferredName": "Y. Harada",
                "firstName": "Y.",
                "lastName": "Harada"
            },
            {
                "id": 37272918100,
                "preferredName": "M. Hiroi",
                "firstName": "M.",
                "lastName": "Hiroi"
            },
            {
                "id": 37276563400,
                "preferredName": "S. Saito",
                "firstName": "S.",
                "lastName": "Saito"
            },
            {
                "id": 37272913800,
                "preferredName": "T. Onodera",
                "firstName": "T.",
                "lastName": "Onodera"
            },
            {
                "id": 37272924800,
                "preferredName": "N. Furutake",
                "firstName": "N.",
                "lastName": "Furutake"
            },
            {
                "id": 37272863400,
                "preferredName": "J. Kawahara",
                "firstName": "J.",
                "lastName": "Kawahara"
            },
            {
                "id": 37265127100,
                "preferredName": "M. Tagami",
                "firstName": "M.",
                "lastName": "Tagami"
            },
            {
                "id": 37278045000,
                "preferredName": "K. Kinoshita",
                "firstName": "K.",
                "lastName": "Kinoshita"
            },
            {
                "id": 37264962900,
                "preferredName": "T. Fukai",
                "firstName": "T.",
                "lastName": "Fukai"
            },
            {
                "id": 37264968200,
                "preferredName": "T. Mogami",
                "firstName": "T.",
                "lastName": "Mogami"
            },
            {
                "id": 37276199400,
                "preferredName": "Y. Hayashi",
                "firstName": "Y.",
                "lastName": "Hayashi"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934932",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934932",
        "articleTitle": "W/WN/poly gate implementation for sub-130 nm vertical cell DRAM",
        "volume": null,
        "issue": null,
        "startPage": "31",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37337967100,
                "preferredName": "R. Malik",
                "firstName": "R.",
                "lastName": "Malik"
            },
            {
                "id": 37265336800,
                "preferredName": "L. Clevenger",
                "firstName": "L.",
                "lastName": "Clevenger"
            },
            {
                "id": 37331112000,
                "preferredName": "I. McStay",
                "firstName": "I.",
                "lastName": "McStay"
            },
            {
                "id": 37265132300,
                "preferredName": "O. Gluschenkov",
                "firstName": "O.",
                "lastName": "Gluschenkov"
            },
            {
                "id": 37331437200,
                "preferredName": "W. Robl",
                "firstName": "W.",
                "lastName": "Robl"
            },
            {
                "id": 37295476800,
                "preferredName": "P. Shafer",
                "firstName": "P.",
                "lastName": "Shafer"
            },
            {
                "id": 37331117200,
                "preferredName": "G. Stojakovic",
                "firstName": "G.",
                "lastName": "Stojakovic"
            },
            {
                "id": 37279328300,
                "preferredName": "W. Yan",
                "firstName": "W.",
                "lastName": "Yan"
            },
            {
                "id": 38345774300,
                "preferredName": "M. Naeem",
                "firstName": "M.",
                "lastName": "Naeem"
            },
            {
                "id": 37324008600,
                "preferredName": "R. Ramachandran",
                "firstName": "R.",
                "lastName": "Ramachandran"
            },
            {
                "id": 37087293223,
                "preferredName": "K. Wong",
                "firstName": "K.",
                "lastName": "Wong"
            },
            {
                "id": 37088668308,
                "preferredName": "J. Prakash",
                "firstName": "J.",
                "lastName": "Prakash"
            },
            {
                "id": 37088669806,
                "preferredName": "W. Kang",
                "firstName": "W.",
                "lastName": "Kang"
            },
            {
                "id": 38195530100,
                "preferredName": "Y. Li",
                "firstName": "Y.",
                "lastName": "Li"
            },
            {
                "id": 37293919100,
                "preferredName": "R. Vollertsen",
                "firstName": "R.",
                "lastName": "Vollertsen"
            },
            {
                "id": 37281781100,
                "preferredName": "A. Strong",
                "firstName": "A.",
                "lastName": "Strong"
            },
            {
                "id": 37330868400,
                "preferredName": "W. Bergner",
                "firstName": "W.",
                "lastName": "Bergner"
            },
            {
                "id": 37331430200,
                "preferredName": "R. Divakaruni",
                "firstName": "R.",
                "lastName": "Divakaruni"
            },
            {
                "id": 37329269800,
                "preferredName": "G. Bronner",
                "firstName": "G.",
                "lastName": "Bronner"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934944",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934944",
        "articleTitle": "High performance 40 nm vertical MOSFET within a conventional CMOS process flow",
        "volume": null,
        "issue": null,
        "startPage": "55",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37284566400,
                "preferredName": "E. Josse",
                "firstName": "E.",
                "lastName": "Josse"
            },
            {
                "id": 37272899800,
                "preferredName": "T. Skotnicki",
                "firstName": "T.",
                "lastName": "Skotnicki"
            },
            {
                "id": 37268241500,
                "preferredName": "M. Jurczak",
                "firstName": "M.",
                "lastName": "Jurczak"
            },
            {
                "id": 37347746600,
                "preferredName": "M. Paoli",
                "firstName": "M.",
                "lastName": "Paoli"
            },
            {
                "id": 37444930400,
                "preferredName": "B. Tormen",
                "firstName": "B.",
                "lastName": "Tormen"
            },
            {
                "id": 37087696036,
                "preferredName": "D. Dufartre",
                "firstName": "D.",
                "lastName": "Dufartre"
            },
            {
                "id": 37331115400,
                "preferredName": "P. Ribot",
                "firstName": "P.",
                "lastName": "Ribot"
            },
            {
                "id": 37264918900,
                "preferredName": "A. Villaret",
                "firstName": "A.",
                "lastName": "Villaret"
            },
            {
                "id": 37321517900,
                "preferredName": "E. Sondergard",
                "firstName": "E.",
                "lastName": "Sondergard"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934952",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934952",
        "articleTitle": "High performance sub-60 nm SOI MOSFETs with 1.2 nm thick nitride/oxide gate dielectric",
        "volume": null,
        "issue": null,
        "startPage": "71",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37369067600,
                "preferredName": "W.P. Maszara",
                "firstName": "W.P.",
                "lastName": "Maszara"
            },
            {
                "id": 37275778200,
                "preferredName": "S. Krishnan",
                "firstName": "S.",
                "lastName": "Krishnan"
            },
            {
                "id": 37265307500,
                "preferredName": "Q. Xiang",
                "firstName": "Q.",
                "lastName": "Xiang"
            },
            {
                "id": 37278386700,
                "preferredName": "M.-R. Lin",
                "firstName": "M.-R.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934919",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934919",
        "articleTitle": "Design technology for systems on a chip",
        "volume": null,
        "issue": null,
        "startPage": "5",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37265246900,
                "preferredName": "R. Camposano",
                "firstName": "R.",
                "lastName": "Camposano"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934927",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934927",
        "articleTitle": "Shallow n/sup +//p/sup +/ junction formation using plasma immersion ion implantation for CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "22",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087291650,
                "preferredName": "Kilho Lee",
                "firstName": null,
                "lastName": "Kilho Lee"
            },
            {
                "id": 37087171444,
                "preferredName": "Jai-Hoon Sim",
                "firstName": null,
                "lastName": "Jai-Hoon Sim"
            },
            {
                "id": 37086973679,
                "preferredName": "Yujun Li",
                "firstName": null,
                "lastName": "Yujun Li"
            },
            {
                "id": 37087309519,
                "preferredName": "Woo-Tag Kang",
                "firstName": null,
                "lastName": "Woo-Tag Kang"
            },
            {
                "id": 37337967100,
                "preferredName": "R. Malik",
                "firstName": "R.",
                "lastName": "Malik"
            },
            {
                "id": 37265135700,
                "preferredName": "R. Rengarajan",
                "firstName": "R.",
                "lastName": "Rengarajan"
            },
            {
                "id": 37264961900,
                "preferredName": "S. Chaloux",
                "firstName": "S.",
                "lastName": "Chaloux"
            },
            {
                "id": 37346644900,
                "preferredName": "J. Bernstein",
                "firstName": "J.",
                "lastName": "Bernstein"
            },
            {
                "id": 37443899000,
                "preferredName": "P. Kellerman",
                "firstName": "P.",
                "lastName": "Kellerman"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934970",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934970",
        "articleTitle": "A high performance 0.12 /spl mu/m CMOS with manufacturable 0.18 /spl mu/m technology",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37443135900,
                "preferredName": "K. Ichinose",
                "firstName": "K.",
                "lastName": "Ichinose"
            },
            {
                "id": 37275146300,
                "preferredName": "T. Saito",
                "firstName": "T.",
                "lastName": "Saito"
            },
            {
                "id": 37089139287,
                "preferredName": "Y. Yanagida",
                "firstName": "Y.",
                "lastName": "Yanagida"
            },
            {
                "id": 37340530100,
                "preferredName": "Y. Nonaka",
                "firstName": "Y.",
                "lastName": "Nonaka"
            },
            {
                "id": 37268349700,
                "preferredName": "K. Torii",
                "firstName": "K.",
                "lastName": "Torii"
            },
            {
                "id": 37349038600,
                "preferredName": "H. Sato",
                "firstName": "H.",
                "lastName": "Sato"
            },
            {
                "id": 37086435579,
                "preferredName": "N. Saito",
                "firstName": "N.",
                "lastName": "Saito"
            },
            {
                "id": 37566814100,
                "preferredName": "S. Wada",
                "firstName": "S.",
                "lastName": "Wada"
            },
            {
                "id": 37364990900,
                "preferredName": "K. Mori",
                "firstName": "K.",
                "lastName": "Mori"
            },
            {
                "id": 37737525000,
                "preferredName": "S. Mitani",
                "firstName": "S.",
                "lastName": "Mitani"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934943",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934943",
        "articleTitle": "Fabrication of a novel vertical pMOSFET with enhanced drive current and reduced short-channel effects and floating body effects",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087274876,
                "preferredName": "Qiqing Ouyang",
                "firstName": null,
                "lastName": "Qiqing Ouyang"
            },
            {
                "id": 37087522564,
                "preferredName": "Xiangdong Chen",
                "firstName": null,
                "lastName": "Xiangdong Chen"
            },
            {
                "id": 37317431000,
                "preferredName": "A.F. Tasch",
                "firstName": "A.F.",
                "lastName": "Tasch"
            },
            {
                "id": 37269229200,
                "preferredName": "L.F. Register",
                "firstName": "L.F.",
                "lastName": "Register"
            },
            {
                "id": 37276974000,
                "preferredName": "S.K. Banerjee",
                "firstName": "S.K.",
                "lastName": "Banerjee"
            },
            {
                "id": 37277351500,
                "preferredName": "J.O. Chu",
                "firstName": "J.O.",
                "lastName": "Chu"
            },
            {
                "id": 37268907300,
                "preferredName": "J.A. Ott",
                "firstName": "J.A.",
                "lastName": "Ott"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934986",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934986",
        "articleTitle": "Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications",
        "volume": null,
        "issue": null,
        "startPage": "135",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37734985300,
                "preferredName": "Z.J. Luo",
                "firstName": "Z.J.",
                "lastName": "Luo"
            },
            {
                "id": 37362263400,
                "preferredName": "T.P. Ma",
                "firstName": "T.P.",
                "lastName": "Ma"
            },
            {
                "id": 37265005300,
                "preferredName": "E. Cartier",
                "firstName": "E.",
                "lastName": "Cartier"
            },
            {
                "id": 37265125000,
                "preferredName": "M. Copel",
                "firstName": "M.",
                "lastName": "Copel"
            },
            {
                "id": 37318010000,
                "preferredName": "T. Tamagawa",
                "firstName": "T.",
                "lastName": "Tamagawa"
            },
            {
                "id": 37317264500,
                "preferredName": "B. Halpern",
                "firstName": "B.",
                "lastName": "Halpern"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934990",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934990",
        "articleTitle": "Scaling scenario of multi-level interconnects for future CMOS LSI",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "144",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37265688900,
                "preferredName": "H. Yoshimura",
                "firstName": "H.",
                "lastName": "Yoshimura"
            },
            {
                "id": 37374703900,
                "preferredName": "Y. Asahi",
                "firstName": "Y.",
                "lastName": "Asahi"
            },
            {
                "id": 37293761900,
                "preferredName": "F. Matsuoka",
                "firstName": "F.",
                "lastName": "Matsuoka"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934988",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934988",
        "articleTitle": "Optimization of annealing conditions for dual damascene Cu microstructures and via chain yields",
        "volume": null,
        "issue": null,
        "startPage": "139",
        "endPage": "140",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087438754,
                "preferredName": "Qing-Tang Jiang",
                "firstName": null,
                "lastName": "Qing-Tang Jiang"
            },
            {
                "id": 37338730200,
                "preferredName": "A. Frank",
                "firstName": "A.",
                "lastName": "Frank"
            },
            {
                "id": 37322699100,
                "preferredName": "R.H. Havemann",
                "firstName": "R.H.",
                "lastName": "Havemann"
            },
            {
                "id": 37302248300,
                "preferredName": "V. Parihar",
                "firstName": "V.",
                "lastName": "Parihar"
            },
            {
                "id": 37738975900,
                "preferredName": "M. Nowell",
                "firstName": "M.",
                "lastName": "Nowell"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934930",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934930",
        "articleTitle": "A strategy for long data retention time of 512 Mb DRAM with 0.12 /spl mu/m design rule",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37448107800,
                "preferredName": "H.S. Uh",
                "firstName": "H.S.",
                "lastName": "Uh"
            },
            {
                "id": 37088669152,
                "preferredName": "J.K. Lee",
                "firstName": "J.K.",
                "lastName": "Lee"
            },
            {
                "id": 37270397100,
                "preferredName": "Y.S. Ahn",
                "firstName": "Y.S.",
                "lastName": "Ahn"
            },
            {
                "id": 37085568781,
                "preferredName": "S.H. Lee",
                "firstName": "S.H.",
                "lastName": "Lee"
            },
            {
                "id": 37558088400,
                "preferredName": "S.H. Hong",
                "firstName": "S.H.",
                "lastName": "Hong"
            },
            {
                "id": 37292736700,
                "preferredName": "J.W. Lee",
                "firstName": "J.W.",
                "lastName": "Lee"
            },
            {
                "id": 37270361700,
                "preferredName": "G.H. Koh",
                "firstName": "G.H.",
                "lastName": "Koh"
            },
            {
                "id": 37271104100,
                "preferredName": "G.T. Jeong",
                "firstName": "G.T.",
                "lastName": "Jeong"
            },
            {
                "id": 37279576800,
                "preferredName": "T.Y. Chung",
                "firstName": "T.Y.",
                "lastName": "Chung"
            },
            {
                "id": 37085932160,
                "preferredName": "Kinam Kim",
                "firstName": null,
                "lastName": "Kinam Kim"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934956",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934956",
        "articleTitle": "A multi-gate dielectric technology using hydrogen pre-treatment for 100 nm generation system-on-a-chip",
        "volume": null,
        "issue": null,
        "startPage": "79",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37324620800,
                "preferredName": "A. Ono",
                "firstName": "A.",
                "lastName": "Ono"
            },
            {
                "id": 37293746900,
                "preferredName": "K. Fukasaku",
                "firstName": "K.",
                "lastName": "Fukasaku"
            },
            {
                "id": 37089097470,
                "preferredName": "T. Hirai",
                "firstName": "T.",
                "lastName": "Hirai"
            },
            {
                "id": 37264967000,
                "preferredName": "M. Makabe",
                "firstName": "M.",
                "lastName": "Makabe"
            },
            {
                "id": 37272789200,
                "preferredName": "S. Koyama",
                "firstName": "S.",
                "lastName": "Koyama"
            },
            {
                "id": 37330979600,
                "preferredName": "N. Ikezawa",
                "firstName": "N.",
                "lastName": "Ikezawa"
            },
            {
                "id": 37069175800,
                "preferredName": "K. Ando",
                "firstName": "K.",
                "lastName": "Ando"
            },
            {
                "id": 37290094600,
                "preferredName": "T. Suzuki",
                "firstName": "T.",
                "lastName": "Suzuki"
            },
            {
                "id": 37275157800,
                "preferredName": "K. Imai",
                "firstName": "K.",
                "lastName": "Imai"
            },
            {
                "id": 37289748100,
                "preferredName": "N. Nakamura",
                "firstName": "N.",
                "lastName": "Nakamura"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934960",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934960",
        "articleTitle": "Deep sub-micron CMOS device design for low power analog applications",
        "volume": null,
        "issue": null,
        "startPage": "87",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37330976600,
                "preferredName": "H.V. Deshpande",
                "firstName": "H.V.",
                "lastName": "Deshpande"
            },
            {
                "id": 37278194900,
                "preferredName": "B. Cheng",
                "firstName": "B.",
                "lastName": "Cheng"
            },
            {
                "id": 37274777900,
                "preferredName": "J.C.S. Woo",
                "firstName": "J.C.S.",
                "lastName": "Woo"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934958",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934958",
        "articleTitle": "Radical nitridation in multi-oxide process for 100 nm generation CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37287009400,
                "preferredName": "Y. Yasuda",
                "firstName": "Y.",
                "lastName": "Yasuda"
            },
            {
                "id": 37427937000,
                "preferredName": "N. Kimizuka",
                "firstName": "N.",
                "lastName": "Kimizuka"
            },
            {
                "id": 37292800500,
                "preferredName": "K. Watanabe",
                "firstName": "K.",
                "lastName": "Watanabe"
            },
            {
                "id": 37297429600,
                "preferredName": "T. Tatsumi",
                "firstName": "T.",
                "lastName": "Tatsumi"
            },
            {
                "id": 37324620800,
                "preferredName": "A. Ono",
                "firstName": "A.",
                "lastName": "Ono"
            },
            {
                "id": 37293746900,
                "preferredName": "K. Fukasaku",
                "firstName": "K.",
                "lastName": "Fukasaku"
            },
            {
                "id": 37275157800,
                "preferredName": "K. Imai",
                "firstName": "K.",
                "lastName": "Imai"
            },
            {
                "id": 37289748100,
                "preferredName": "N. Nakamura",
                "firstName": "N.",
                "lastName": "Nakamura"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934933",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934933",
        "articleTitle": "A manufacturable 25 nm planar MOSFET technology",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37321256800,
                "preferredName": "Y.V. Ponomarev",
                "firstName": "Y.V.",
                "lastName": "Ponomarev"
            },
            {
                "id": 37301288700,
                "preferredName": "J.J.G.P. Loo",
                "firstName": "J.J.G.P.",
                "lastName": "Loo"
            },
            {
                "id": 37268233600,
                "preferredName": "C.J.J. Dachs",
                "firstName": "C.J.J.",
                "lastName": "Dachs"
            },
            {
                "id": 37267425500,
                "preferredName": "F.N. Cubaynes",
                "firstName": "F.N.",
                "lastName": "Cubaynes"
            },
            {
                "id": 37294048900,
                "preferredName": "M.A. Verheijen",
                "firstName": "M.A.",
                "lastName": "Verheijen"
            },
            {
                "id": 37286822900,
                "preferredName": "M. Kaiser",
                "firstName": "M.",
                "lastName": "Kaiser"
            },
            {
                "id": 37268399300,
                "preferredName": "J.G.M. Van Berkum",
                "firstName": "J.G.M.",
                "lastName": "Van Berkum"
            },
            {
                "id": 37268114900,
                "preferredName": "S. Kubicek",
                "firstName": "S.",
                "lastName": "Kubicek"
            },
            {
                "id": 37712658800,
                "preferredName": "J. Bolk",
                "firstName": "J.",
                "lastName": "Bolk"
            },
            {
                "id": 37088622349,
                "preferredName": "M. Rovers",
                "firstName": "M.",
                "lastName": "Rovers"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934974",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934974",
        "articleTitle": "Highly scalable sub-10F/sup 2/ 1T1C COB cell for high density FRAM",
        "volume": null,
        "issue": null,
        "startPage": "111",
        "endPage": "112",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37281134400,
                "preferredName": "S.Y. Lee",
                "firstName": "S.Y.",
                "lastName": "Lee"
            },
            {
                "id": 37280362000,
                "preferredName": "H.H. Kim",
                "firstName": "H.H.",
                "lastName": "Kim"
            },
            {
                "id": 37307509100,
                "preferredName": "D.J. Jung",
                "firstName": "D.J.",
                "lastName": "Jung"
            },
            {
                "id": 37281076700,
                "preferredName": "Y.J. Song",
                "firstName": "Y.J.",
                "lastName": "Song"
            },
            {
                "id": 37331010600,
                "preferredName": "N.W. Jang",
                "firstName": "N.W.",
                "lastName": "Jang"
            },
            {
                "id": 37333892900,
                "preferredName": "M.K. Choi",
                "firstName": "M.K.",
                "lastName": "Choi"
            },
            {
                "id": 37436469800,
                "preferredName": "B.K. Jeon",
                "firstName": "B.K.",
                "lastName": "Jeon"
            },
            {
                "id": 37089067903,
                "preferredName": "Y.T. Lee",
                "firstName": "Y.T.",
                "lastName": "Lee"
            },
            {
                "id": 37067039400,
                "preferredName": "K.M. Lee",
                "firstName": "K.M.",
                "lastName": "Lee"
            },
            {
                "id": 37086361946,
                "preferredName": "S.H. Joo",
                "firstName": "S.H.",
                "lastName": "Joo"
            },
            {
                "id": 37280889700,
                "preferredName": "S.O. Park",
                "firstName": "S.O.",
                "lastName": "Park"
            },
            {
                "id": 37280248100,
                "preferredName": "K. Kim",
                "firstName": "K.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934980",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934980",
        "articleTitle": "Realization of high performance dual gate DRAMs without boron penetration by application of tetrachlorosilane silicon nitride films",
        "volume": null,
        "issue": null,
        "startPage": "123",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37291812500,
                "preferredName": "M. Tanaka",
                "firstName": "M.",
                "lastName": "Tanaka"
            },
            {
                "id": 37331148500,
                "preferredName": "S. Saida",
                "firstName": "S.",
                "lastName": "Saida"
            },
            {
                "id": 37323297600,
                "preferredName": "F. Inoue",
                "firstName": "F.",
                "lastName": "Inoue"
            },
            {
                "id": 37323928900,
                "preferredName": "M. Kojima",
                "firstName": "M.",
                "lastName": "Kojima"
            },
            {
                "id": 37270287400,
                "preferredName": "T. Nakanishi",
                "firstName": "T.",
                "lastName": "Nakanishi"
            },
            {
                "id": 37265270600,
                "preferredName": "K. Suguro",
                "firstName": "K.",
                "lastName": "Suguro"
            },
            {
                "id": 37264903100,
                "preferredName": "Y. Tsunashima",
                "firstName": "Y.",
                "lastName": "Tsunashima"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934978",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934978",
        "articleTitle": "Impact of low-standby-power device design on hot carrier reliability",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "120",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37270836900,
                "preferredName": "E. Murakami",
                "firstName": "E.",
                "lastName": "Murakami"
            },
            {
                "id": 37305300500,
                "preferredName": "K. Umeda",
                "firstName": "K.",
                "lastName": "Umeda"
            },
            {
                "id": 37334123500,
                "preferredName": "T. Yamanaka",
                "firstName": "T.",
                "lastName": "Yamanaka"
            },
            {
                "id": 37351285900,
                "preferredName": "S. Kimura",
                "firstName": "S.",
                "lastName": "Kimura"
            },
            {
                "id": 37282690600,
                "preferredName": "H. Aono",
                "firstName": "H.",
                "lastName": "Aono"
            },
            {
                "id": 37063481300,
                "preferredName": "K. Makabe",
                "firstName": "K.",
                "lastName": "Makabe"
            },
            {
                "id": 37264899700,
                "preferredName": "K. Okuyama",
                "firstName": "K.",
                "lastName": "Okuyama"
            },
            {
                "id": 37264999300,
                "preferredName": "Y. Ohji",
                "firstName": "Y.",
                "lastName": "Ohji"
            },
            {
                "id": 37434983400,
                "preferredName": "Y. Yoshida",
                "firstName": "Y.",
                "lastName": "Yoshida"
            },
            {
                "id": 37280393500,
                "preferredName": "M. Minami",
                "firstName": "M.",
                "lastName": "Minami"
            },
            {
                "id": 37087260680,
                "preferredName": "K. Kuroda",
                "firstName": "K.",
                "lastName": "Kuroda"
            },
            {
                "id": 37327760800,
                "preferredName": "S. Ikeda",
                "firstName": "S.",
                "lastName": "Ikeda"
            },
            {
                "id": 37269601200,
                "preferredName": "K. Kubota",
                "firstName": "K.",
                "lastName": "Kubota"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934975",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934975",
        "articleTitle": "A fully planarized 8M bit ferroelectric RAM with 'chain' cell structure",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37273422500,
                "preferredName": "T. Ozaki",
                "firstName": "T.",
                "lastName": "Ozaki"
            },
            {
                "id": 37354885600,
                "preferredName": "J. Iba",
                "firstName": "J.",
                "lastName": "Iba"
            },
            {
                "id": 38507482800,
                "preferredName": "H. Kanaya",
                "firstName": "H.",
                "lastName": "Kanaya"
            },
            {
                "id": 37345631200,
                "preferredName": "T. Morimoto",
                "firstName": "T.",
                "lastName": "Morimoto"
            },
            {
                "id": 37265014800,
                "preferredName": "O. Hidaka",
                "firstName": "O.",
                "lastName": "Hidaka"
            },
            {
                "id": 37088667643,
                "preferredName": "A. Taniguchi",
                "firstName": "A.",
                "lastName": "Taniguchi"
            },
            {
                "id": 37265007500,
                "preferredName": "Y. Kumura",
                "firstName": "Y.",
                "lastName": "Kumura"
            },
            {
                "id": 37278097300,
                "preferredName": "K. Yamakawa",
                "firstName": "K.",
                "lastName": "Yamakawa"
            },
            {
                "id": 37264879900,
                "preferredName": "Y. Oowaki",
                "firstName": "Y.",
                "lastName": "Oowaki"
            },
            {
                "id": 37264872800,
                "preferredName": "I. Kunishima",
                "firstName": "I.",
                "lastName": "Kunishima"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934938",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934938",
        "articleTitle": "Cylindrical Ru-SrTiO/sub 3/-Ru capacitor technology for 0.11 /spl mu/m generation DRAMs",
        "volume": null,
        "issue": null,
        "startPage": "43",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37733313800,
                "preferredName": "C.M. Chu",
                "firstName": "C.M.",
                "lastName": "Chu"
            },
            {
                "id": 37370797600,
                "preferredName": "M. Kiyotoshi",
                "firstName": "M.",
                "lastName": "Kiyotoshi"
            },
            {
                "id": 37372528400,
                "preferredName": "S. Niwa",
                "firstName": "S.",
                "lastName": "Niwa"
            },
            {
                "id": 37443849500,
                "preferredName": "J. Nakahira",
                "firstName": "J.",
                "lastName": "Nakahira"
            },
            {
                "id": 37269791100,
                "preferredName": "K. Eguchi",
                "firstName": "K.",
                "lastName": "Eguchi"
            },
            {
                "id": 37270404600,
                "preferredName": "S. Yamazaki",
                "firstName": "S.",
                "lastName": "Yamazaki"
            },
            {
                "id": 38569965300,
                "preferredName": "K. Tsunoda",
                "firstName": "K.",
                "lastName": "Tsunoda"
            },
            {
                "id": 37301504500,
                "preferredName": "M. Fukuda",
                "firstName": "M.",
                "lastName": "Fukuda"
            },
            {
                "id": 37276138000,
                "preferredName": "T. Suzuki",
                "firstName": "T.",
                "lastName": "Suzuki"
            },
            {
                "id": 37088787817,
                "preferredName": "M. Nakabayashi",
                "firstName": "M.",
                "lastName": "Nakabayashi"
            },
            {
                "id": 37305136400,
                "preferredName": "H. Tomita",
                "firstName": "H.",
                "lastName": "Tomita"
            },
            {
                "id": 37738605900,
                "preferredName": "C.M. Shiah",
                "firstName": "C.M.",
                "lastName": "Shiah"
            },
            {
                "id": 37644460800,
                "preferredName": "D. Matsunaga",
                "firstName": "D.",
                "lastName": "Matsunaga"
            },
            {
                "id": 37370199200,
                "preferredName": "K. Hieda",
                "firstName": "K.",
                "lastName": "Hieda"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934981",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934981",
        "articleTitle": "Retention time improvement by fast-pull and fast-cool (FPFC) ingot growing combined with proper arrangement of subsequent thermal budget for 0.18 /spl mu/m DRAM cell and beyond",
        "volume": null,
        "issue": null,
        "startPage": "125",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087625789,
                "preferredName": "Kim Ilgweon",
                "firstName": null,
                "lastName": "Kim Ilgweon"
            },
            {
                "id": 37088670733,
                "preferredName": "Kwon Jaesoon",
                "firstName": null,
                "lastName": "Kwon Jaesoon"
            },
            {
                "id": 37088670696,
                "preferredName": "Lee Kyosung",
                "firstName": null,
                "lastName": "Lee Kyosung"
            },
            {
                "id": 37088672023,
                "preferredName": "Kim Dongchan",
                "firstName": null,
                "lastName": "Kim Dongchan"
            },
            {
                "id": 37088672277,
                "preferredName": "Shin Jungho",
                "firstName": null,
                "lastName": "Shin Jungho"
            },
            {
                "id": 37088671551,
                "preferredName": "Choy Junho",
                "firstName": null,
                "lastName": "Choy Junho"
            },
            {
                "id": 37088672337,
                "preferredName": "Kim Namsung",
                "firstName": null,
                "lastName": "Kim Namsung"
            },
            {
                "id": 37088671561,
                "preferredName": "Yang Heesik",
                "firstName": null,
                "lastName": "Yang Heesik"
            },
            {
                "id": 37088672505,
                "preferredName": "Cheon Youngil",
                "firstName": null,
                "lastName": "Cheon Youngil"
            },
            {
                "id": 37088672409,
                "preferredName": "Park Juseok",
                "firstName": null,
                "lastName": "Park Juseok"
            },
            {
                "id": 37088671018,
                "preferredName": "Kwon Woyup",
                "firstName": null,
                "lastName": "Kwon Woyup"
            },
            {
                "id": 37088671858,
                "preferredName": "Song Youngjin",
                "firstName": null,
                "lastName": "Song Youngjin"
            },
            {
                "id": 37088670699,
                "preferredName": "Park Daeyoung",
                "firstName": null,
                "lastName": "Park Daeyoung"
            },
            {
                "id": 37088671063,
                "preferredName": "Kim Jibum",
                "firstName": null,
                "lastName": "Kim Jibum"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934983",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934983",
        "articleTitle": "A new storage node pad formation technology-line type SAC with oxide spacer (LSOS) and direct metal plug (DMP)-for 0.115 /spl mu/m tech and beyond",
        "volume": null,
        "issue": null,
        "startPage": "129",
        "endPage": "130",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37089122968,
                "preferredName": "K.H. Yoon",
                "firstName": "K.H.",
                "lastName": "Yoon"
            },
            {
                "id": 37067897800,
                "preferredName": "S.C. Park",
                "firstName": "S.C.",
                "lastName": "Park"
            },
            {
                "id": 37089076570,
                "preferredName": "M.S. Lee",
                "firstName": "M.S.",
                "lastName": "Lee"
            },
            {
                "id": 37089132468,
                "preferredName": "M. Huh",
                "firstName": "M.",
                "lastName": "Huh"
            },
            {
                "id": 37089091063,
                "preferredName": "Y.H. Bae",
                "firstName": "Y.H.",
                "lastName": "Bae"
            },
            {
                "id": 37440274500,
                "preferredName": "S.I. Kim",
                "firstName": "S.I.",
                "lastName": "Kim"
            },
            {
                "id": 37089069047,
                "preferredName": "J.W. Kim",
                "firstName": "J.W.",
                "lastName": "Kim"
            },
            {
                "id": 37089086882,
                "preferredName": "H.K. Yoon",
                "firstName": "H.K.",
                "lastName": "Yoon"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934931",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934931",
        "articleTitle": "A 0.15 /spl mu/m logic based embedded DRAM technology featuring 0.425 /spl mu/m/sup 2/ stacked cell using MIM (metal-insulator-metal) capacitor",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37434747500,
                "preferredName": "M. Takeuchi",
                "firstName": "M.",
                "lastName": "Takeuchi"
            },
            {
                "id": 37293596800,
                "preferredName": "K. Inoue",
                "firstName": "K.",
                "lastName": "Inoue"
            },
            {
                "id": 37294437800,
                "preferredName": "M. Sakao",
                "firstName": "M.",
                "lastName": "Sakao"
            },
            {
                "id": 37294438800,
                "preferredName": "T. Sakoh",
                "firstName": "T.",
                "lastName": "Sakoh"
            },
            {
                "id": 37741342000,
                "preferredName": "T. Kitamura",
                "firstName": "T.",
                "lastName": "Kitamura"
            },
            {
                "id": 37286780900,
                "preferredName": "S. Arai",
                "firstName": "S.",
                "lastName": "Arai"
            },
            {
                "id": 37089145419,
                "preferredName": "T. Iizuka",
                "firstName": "T.",
                "lastName": "Iizuka"
            },
            {
                "id": 37085724332,
                "preferredName": "T. Yamamoto",
                "firstName": "T.",
                "lastName": "Yamamoto"
            },
            {
                "id": 37293594500,
                "preferredName": "H. Shirai",
                "firstName": "H.",
                "lastName": "Shirai"
            },
            {
                "id": 37731572500,
                "preferredName": "Y. Aoki",
                "firstName": "Y.",
                "lastName": "Aoki"
            },
            {
                "id": 37286985900,
                "preferredName": "M. Hamada",
                "firstName": "M.",
                "lastName": "Hamada"
            },
            {
                "id": 37449268000,
                "preferredName": "R. Kubota",
                "firstName": "R.",
                "lastName": "Kubota"
            },
            {
                "id": 37353074300,
                "preferredName": "S. Kishi",
                "firstName": "S.",
                "lastName": "Kishi"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934929",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934929",
        "articleTitle": "A 0.115 /spl mu/m/sup 2/ 8F/sup 2/ DRAM working cell with LPRD (low parasitic resistance device) and poly metal gate technology for gigabit DRAM",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087257744,
                "preferredName": "Hyunpil Noh",
                "firstName": null,
                "lastName": "Hyunpil Noh"
            },
            {
                "id": 37087257688,
                "preferredName": "Woncheol Cho",
                "firstName": null,
                "lastName": "Woncheol Cho"
            },
            {
                "id": 37087257579,
                "preferredName": "Gucheol Jeong",
                "firstName": null,
                "lastName": "Gucheol Jeong"
            },
            {
                "id": 37087257716,
                "preferredName": "Min Huh",
                "firstName": null,
                "lastName": "Min Huh"
            },
            {
                "id": 37087444171,
                "preferredName": "Jaemin Ahn",
                "firstName": null,
                "lastName": "Jaemin Ahn"
            },
            {
                "id": 37088623306,
                "preferredName": "Ysung Kim",
                "firstName": null,
                "lastName": "Ysung Kim"
            },
            {
                "id": 37087257381,
                "preferredName": "Suock Jeong",
                "firstName": null,
                "lastName": "Suock Jeong"
            },
            {
                "id": 37087257083,
                "preferredName": "Seongjoon Lee",
                "firstName": null,
                "lastName": "Seongjoon Lee"
            },
            {
                "id": 37088139848,
                "preferredName": "Dongseok Kim",
                "firstName": null,
                "lastName": "Dongseok Kim"
            },
            {
                "id": 37087675366,
                "preferredName": "Hazoong Kim",
                "firstName": null,
                "lastName": "Hazoong Kim"
            },
            {
                "id": 37087256185,
                "preferredName": "Jaebuhm Suh",
                "firstName": null,
                "lastName": "Jaebuhm Suh"
            },
            {
                "id": 37087143269,
                "preferredName": "Jinwon Park",
                "firstName": null,
                "lastName": "Jinwon Park"
            },
            {
                "id": 37087157247,
                "preferredName": "Sang-don Lee",
                "firstName": null,
                "lastName": "Sang-don Lee"
            },
            {
                "id": 37087221534,
                "preferredName": "Hee-koo Yoon",
                "firstName": null,
                "lastName": "Hee-koo Yoon"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934968",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934968",
        "articleTitle": "Gate voltage dependent model for TDDB lifetime prediction under direct tunneling regime",
        "volume": null,
        "issue": null,
        "startPage": "99",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37264984300,
                "preferredName": "M. Takayanagi",
                "firstName": "M.",
                "lastName": "Takayanagi"
            },
            {
                "id": 37275034700,
                "preferredName": "S. Takagi",
                "firstName": "S.",
                "lastName": "Takagi"
            },
            {
                "id": 37284261600,
                "preferredName": "Y. Toyoshima",
                "firstName": "Y.",
                "lastName": "Toyoshima"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934935",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934935",
        "articleTitle": "High-performance 157 nm resist based on fluorine-containing polymer",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37372738900,
                "preferredName": "S. Kishimura",
                "firstName": "S.",
                "lastName": "Kishimura"
            },
            {
                "id": 37358843900,
                "preferredName": "M. Endo",
                "firstName": "M.",
                "lastName": "Endo"
            },
            {
                "id": 37330881400,
                "preferredName": "M. Sasago",
                "firstName": "M.",
                "lastName": "Sasago"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934982",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934982",
        "articleTitle": "DRAM scaling-down to 0.1 /spl mu/m generation using bitline spacerless storage node SAC and RIR capacitor with TiN contact plug",
        "volume": null,
        "issue": null,
        "startPage": "127",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37087388746,
                "preferredName": "Beom-Jun Jin",
                "firstName": null,
                "lastName": "Beom-Jun Jin"
            },
            {
                "id": 37087288869,
                "preferredName": "Young-Pil Kim",
                "firstName": null,
                "lastName": "Young-Pil Kim"
            },
            {
                "id": 37087642482,
                "preferredName": "Byeong-Yun Nam",
                "firstName": null,
                "lastName": "Byeong-Yun Nam"
            },
            {
                "id": 37087254519,
                "preferredName": "Hyoung-Joon Kim",
                "firstName": null,
                "lastName": "Hyoung-Joon Kim"
            },
            {
                "id": 37087147478,
                "preferredName": "Young-Wook Park",
                "firstName": null,
                "lastName": "Young-Wook Park"
            },
            {
                "id": 37087149312,
                "preferredName": "Joo-Tae Moon",
                "firstName": null,
                "lastName": "Joo-Tae Moon"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934947",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934947",
        "articleTitle": "Ge-redistributed poly-Si/SiGe stack gate (GRPSG) for high-performance CMOSFETs",
        "volume": null,
        "issue": null,
        "startPage": "61",
        "endPage": "62",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": [
            {
                "id": 37088774861,
                "preferredName": "H.S. Rhee",
                "firstName": "H.S.",
                "lastName": "Rhee"
            },
            {
                "id": 37341836900,
                "preferredName": "G.J. Bae",
                "firstName": "G.J.",
                "lastName": "Bae"
            },
            {
                "id": 37437215700,
                "preferredName": "T.H. Choe",
                "firstName": "T.H.",
                "lastName": "Choe"
            },
            {
                "id": 37335996800,
                "preferredName": "S.S. Kim",
                "firstName": "S.S.",
                "lastName": "Kim"
            },
            {
                "id": 37436963100,
                "preferredName": "S. Song",
                "firstName": "S.",
                "lastName": "Song"
            },
            {
                "id": 37278099100,
                "preferredName": "N.I. Lee",
                "firstName": "N.I.",
                "lastName": "Lee"
            },
            {
                "id": 37331005400,
                "preferredName": "K. Fujihara",
                "firstName": "K.",
                "lastName": "Fujihara"
            },
            {
                "id": 37278424500,
                "preferredName": "H.K. Kang",
                "firstName": "H.K.",
                "lastName": "Kang"
            },
            {
                "id": 37276689900,
                "preferredName": "J.T. Moon",
                "firstName": "J.T.",
                "lastName": "Moon"
            }
        ]
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934917",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934917",
        "articleTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": []
    },
    {
        "publicationNumber": "7441",
        "doi": "10.1109/VLSIT.2001.934992",
        "publicationYear": "2001",
        "publicationDate": "12-14 June 2001",
        "articleNumber": "934992",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "147",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184)",
        "authors": []
    }
]