Classic Timing Analyzer report for jcqofwb
Mon Jan 01 20:02:52 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.747 ns    ; mar_in[5]       ; mar_out[5]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.621 ns    ; mar_out[1]~reg0 ; mar_out[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.500 ns   ; mar_in[7]       ; mar_out[7]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+-----------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To              ; To Clock ;
+-------+--------------+------------+-----------+-----------------+----------+
; N/A   ; None         ; 4.747 ns   ; mar_in[5] ; mar_out[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.723 ns   ; mar_in[6] ; mar_out[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.636 ns   ; mar_in[0] ; mar_out[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.608 ns   ; mar_in[1] ; mar_out[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.583 ns   ; mar_in[2] ; mar_out[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.302 ns   ; mar_in[3] ; mar_out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.201 ns   ; mar_in[4] ; mar_out[4]~reg0 ; clk      ;
; N/A   ; None         ; 0.766 ns   ; mar_in[7] ; mar_out[7]~reg0 ; clk      ;
+-------+--------------+------------+-----------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 8.621 ns   ; mar_out[1]~reg0 ; mar_out[1] ; clk        ;
; N/A   ; None         ; 8.531 ns   ; mar_out[4]~reg0 ; mar_out[4] ; clk        ;
; N/A   ; None         ; 8.384 ns   ; mar_out[0]~reg0 ; mar_out[0] ; clk        ;
; N/A   ; None         ; 8.254 ns   ; mar_out[6]~reg0 ; mar_out[6] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; mar_out[5]~reg0 ; mar_out[5] ; clk        ;
; N/A   ; None         ; 7.440 ns   ; mar_out[7]~reg0 ; mar_out[7] ; clk        ;
; N/A   ; None         ; 7.217 ns   ; mar_out[2]~reg0 ; mar_out[2] ; clk        ;
; N/A   ; None         ; 7.049 ns   ; mar_out[3]~reg0 ; mar_out[3] ; clk        ;
+-------+--------------+------------+-----------------+------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; N/A           ; None        ; -0.500 ns ; mar_in[7] ; mar_out[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.935 ns ; mar_in[4] ; mar_out[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.036 ns ; mar_in[3] ; mar_out[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.317 ns ; mar_in[2] ; mar_out[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.342 ns ; mar_in[1] ; mar_out[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.370 ns ; mar_in[0] ; mar_out[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.457 ns ; mar_in[6] ; mar_out[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.481 ns ; mar_in[5] ; mar_out[5]~reg0 ; clk      ;
+---------------+-------------+-----------+-----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 01 20:02:52 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jcqofwb -c jcqofwb --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "mar_out[5]~reg0" (data pin = "mar_in[5]", clock pin = "clk") is 4.747 ns
    Info: + Longest pin to register delay is 7.522 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'mar_in[5]'
        Info: 2: + IC(6.117 ns) + CELL(0.460 ns) = 7.522 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 1; REG Node = 'mar_out[5]~reg0'
        Info: Total cell delay = 1.405 ns ( 18.68 % )
        Info: Total interconnect delay = 6.117 ns ( 81.32 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.735 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 1; REG Node = 'mar_out[5]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.57 % )
        Info: Total interconnect delay = 0.969 ns ( 35.43 % )
Info: tco from clock "clk" to destination pin "mar_out[1]" through register "mar_out[1]~reg0" is 8.621 ns
    Info: + Longest clock path from clock "clk" to source register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 1; REG Node = 'mar_out[1]~reg0'
        Info: Total cell delay = 1.766 ns ( 63.99 % )
        Info: Total interconnect delay = 0.994 ns ( 36.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.557 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 1; REG Node = 'mar_out[1]~reg0'
        Info: 2: + IC(2.501 ns) + CELL(3.056 ns) = 5.557 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'mar_out[1]'
        Info: Total cell delay = 3.056 ns ( 54.99 % )
        Info: Total interconnect delay = 2.501 ns ( 45.01 % )
Info: th for register "mar_out[7]~reg0" (data pin = "mar_in[7]", clock pin = "clk") is -0.500 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.734 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X5_Y5_N9; Fanout = 1; REG Node = 'mar_out[7]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.59 % )
        Info: Total interconnect delay = 0.968 ns ( 35.41 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.540 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'mar_in[7]'
        Info: 2: + IC(1.970 ns) + CELL(0.460 ns) = 3.540 ns; Loc. = LCFF_X5_Y5_N9; Fanout = 1; REG Node = 'mar_out[7]~reg0'
        Info: Total cell delay = 1.570 ns ( 44.35 % )
        Info: Total interconnect delay = 1.970 ns ( 55.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Mon Jan 01 20:02:52 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


