//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_61
.address_size 64

	// .globl	update_v
.extern .shared .align 4 .b8 lvar2[];

.visible .entry update_v(
	.param .u32 update_v_param_0,
	.param .u64 update_v_param_1,
	.param .u64 update_v_param_2,
	.param .u64 update_v_param_3,
	.param .u64 update_v_param_4,
	.param .u64 update_v_param_5,
	.param .u64 update_v_param_6,
	.param .u64 update_v_param_7,
	.param .u64 update_v_param_8,
	.param .u64 update_v_param_9,
	.param .u64 update_v_param_10,
	.param .u64 update_v_param_11,
	.param .u64 update_v_param_12,
	.param .u64 update_v_param_13,
	.param .u64 update_v_param_14,
	.param .u64 update_v_param_15,
	.param .u64 update_v_param_16,
	.param .u64 update_v_param_17,
	.param .u64 update_v_param_18,
	.param .u64 update_v_param_19,
	.param .u64 update_v_param_20,
	.param .u64 update_v_param_21,
	.param .u64 update_v_param_22,
	.param .u64 update_v_param_23,
	.param .u64 update_v_param_24,
	.param .u64 update_v_param_25
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<100>;
	.reg .b32 	%r<140>;
	.reg .b64 	%rd<71>;


	ld.param.u32 	%r22, [update_v_param_0];
	ld.param.u64 	%rd17, [update_v_param_1];
	ld.param.u64 	%rd18, [update_v_param_2];
	ld.param.u64 	%rd22, [update_v_param_3];
	ld.param.u64 	%rd23, [update_v_param_4];
	ld.param.u64 	%rd19, [update_v_param_5];
	ld.param.u64 	%rd20, [update_v_param_6];
	ld.param.u64 	%rd21, [update_v_param_7];
	cvta.to.global.u64 	%rd1, %rd23;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r23, %r1, %r2;
	mov.u32 	%r24, %ctaid.y;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %tid.y;
	mad.lo.s32 	%r6, %r24, %r4, %r5;
	add.s32 	%r7, %r6, 2;
	add.s32 	%r8, %r7, %r22;
	mad.lo.s32 	%r25, %r8, 290, %r3;
	add.s32 	%r9, %r25, 1;
	add.s32 	%r26, %r1, 2;
	add.s32 	%r27, %r5, 2;
	mul.lo.s32 	%r10, %r27, %r26;
	add.s32 	%r28, %r10, %r2;
	add.s32 	%r11, %r28, 1;
	mul.wide.s32 	%rd24, %r28, 8;
	mov.u64 	%rd25, lvar2;
	add.s64 	%rd4, %rd25, %rd24;
	cvta.to.global.u64 	%rd2, %rd22;
	mul.wide.s32 	%rd26, %r25, 8;
	add.s64 	%rd3, %rd2, %rd26;
	ld.global.v2.u32 	{%r29, %r30}, [%rd3+8];
	st.shared.v2.u32 	[%rd4+8], {%r29, %r30};
	mad.lo.s32 	%r33, %r5, %r26, %r2;
	mul.wide.s32 	%rd27, %r33, 8;
	add.s64 	%rd5, %rd25, %rd27;
	setp.gt.s32	%p2, %r27, 3;
	@%p2 bra 	BB0_2;

	ld.global.v2.u32 	{%r34, %r35}, [%rd3+-4632];
	st.shared.v2.u32 	[%rd5+8], {%r34, %r35};

BB0_2:
	add.s32 	%r12, %r4, %r5;
	mad.lo.s32 	%r39, %r12, %r26, %r2;
	mul.wide.s32 	%rd28, %r39, 8;
	add.s64 	%rd6, %rd25, %rd28;
	setp.gt.s32	%p3, %r12, 1;
	@%p3 bra 	BB0_4;

	add.s32 	%r40, %r4, %r8;
	add.s32 	%r41, %r40, 4;
	mad.lo.s32 	%r42, %r41, 290, %r3;
	mul.wide.s32 	%rd30, %r42, 8;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.v2.u32 	{%r43, %r44}, [%rd31+-13912];
	st.shared.v2.u32 	[%rd6+8], {%r43, %r44};

BB0_4:
	add.s32 	%r13, %r4, -1;
	add.s32 	%r49, %r5, 4;
	mad.lo.s32 	%r50, %r49, %r26, %r2;
	mul.wide.s32 	%rd32, %r50, 8;
	add.s64 	%rd7, %rd25, %rd32;
	setp.le.s32	%p4, %r27, %r13;
	@%p4 bra 	BB0_6;

	ld.global.v2.u32 	{%r51, %r52}, [%rd3+4648];
	st.shared.v2.u32 	[%rd7+8], {%r51, %r52};

BB0_6:
	add.s32 	%r55, %r4, 4;
	sub.s32 	%r57, %r27, %r55;
	add.s32 	%r14, %r57, 6;
	add.s32 	%r15, %r4, 1;
	mad.lo.s32 	%r59, %r14, %r26, %r2;
	add.s32 	%r60, %r59, 1;
	mul.wide.s32 	%rd34, %r60, 8;
	add.s64 	%rd8, %rd25, %rd34;
	setp.le.s32	%p5, %r14, %r15;
	@%p5 bra 	BB0_8;

	sub.s32 	%r62, %r8, %r55;
	mad.lo.s32 	%r63, %r62, 290, %r3;
	add.s32 	%r64, %r63, 1741;
	mul.wide.s32 	%rd36, %r64, 8;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.v2.u32 	{%r65, %r66}, [%rd37];
	st.shared.v2.u32 	[%rd8], {%r65, %r66};

BB0_8:
	cvta.to.global.u64 	%rd9, %rd19;
	bar.sync 	0;
	add.s32 	%r70, %r5, 3;
	mad.lo.s32 	%r71, %r70, %r26, %r2;
	mul.wide.s32 	%rd38, %r71, 8;
	add.s64 	%rd10, %rd25, %rd38;
	ld.shared.v2.f32 	{%f9, %f10}, [%rd4+8];
	ld.shared.v2.f32 	{%f13, %f14}, [%rd10+8];
	sub.f32 	%f17, %f13, %f9;
	sub.f32 	%f18, %f14, %f10;
	add.s32 	%r72, %r5, 1;
	mad.lo.s32 	%r73, %r72, %r26, %r2;
	mul.wide.s32 	%rd40, %r73, 8;
	add.s64 	%rd41, %rd25, %rd40;
	ld.shared.v2.f32 	{%f19, %f20}, [%rd41+8];
	ld.shared.v2.f32 	{%f23, %f24}, [%rd7+8];
	sub.f32 	%f27, %f23, %f19;
	sub.f32 	%f28, %f24, %f20;
	mul.f32 	%f29, %f27, 0fBD3E1C9B;
	mul.f32 	%f30, %f28, 0fBD3E1C9B;
	fma.rn.f32 	%f1, %f17, 0f3F91B08A, %f29;
	fma.rn.f32 	%f2, %f18, 0f3F91B08A, %f30;
	bar.sync 	0;
	mul.wide.s32 	%rd42, %r9, 8;
	add.s64 	%rd12, %rd9, %rd42;
	ld.global.v2.u32 	{%r74, %r75}, [%rd12];
	st.shared.v2.u32 	[%rd4+8], {%r74, %r75};
	add.s32 	%r78, %r2, 1;
	setp.gt.s32	%p6, %r78, 1;
	@%p6 bra 	BB0_10;

	ld.global.v2.u32 	{%r80, %r81}, [%rd12+-8];
	st.shared.v2.u32 	[%rd4], {%r80, %r81};

BB0_10:
	add.s32 	%r16, %r1, -1;
	setp.le.s32	%p7, %r78, %r16;
	@%p7 bra 	BB0_12;

	ld.global.v2.u32 	{%r85, %r86}, [%rd12+8];
	st.shared.v2.u32 	[%rd4+16], {%r85, %r86};

BB0_12:
	setp.lt.s32	%p1, %r27, 4;
	bar.sync 	0;
	shl.b32 	%r18, %r10, 1;
	shl.b32 	%r19, %r78, 1;
	add.s32 	%r92, %r19, %r18;
	add.s32 	%r93, %r92, 1;
	mul.wide.s32 	%rd45, %r93, 4;
	add.s64 	%rd14, %rd25, %rd45;
	ld.shared.f32 	%f31, [%rd14+-4];
	ld.shared.f32 	%f32, [%rd14];
	sub.f32 	%f33, %f32, %f31;
	ld.shared.f32 	%f34, [%rd14+4];
	sub.f32 	%f35, %f34, %f32;
	ld.shared.f32 	%f36, [%rd14+-8];
	sub.f32 	%f37, %f34, %f36;
	ld.shared.f32 	%f38, [%rd14+8];
	sub.f32 	%f39, %f38, %f31;
	mul.f32 	%f40, %f37, 0fBD3E1C9B;
	mul.f32 	%f41, %f39, 0fBD3E1C9B;
	fma.rn.f32 	%f3, %f33, 0f3F91B08A, %f40;
	fma.rn.f32 	%f4, %f35, 0f3F91B08A, %f41;
	bar.sync 	0;
	add.s64 	%rd15, %rd1, %rd42;
	ld.global.v2.u32 	{%r94, %r95}, [%rd15];
	st.shared.v2.u32 	[%rd4+8], {%r94, %r95};
	@!%p1 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_13:
	ld.global.v2.u32 	{%r98, %r99}, [%rd15+-4640];
	st.shared.v2.u32 	[%rd5+8], {%r98, %r99};

BB0_14:
	add.s32 	%r20, %r18, %r19;
	@%p3 bra 	BB0_16;

	add.s32 	%r102, %r4, %r8;
	add.s32 	%r103, %r102, 4;
	mad.lo.s32 	%r104, %r103, 290, %r3;
	mul.wide.s32 	%rd48, %r104, 8;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.v2.u32 	{%r105, %r106}, [%rd49+-13912];
	st.shared.v2.u32 	[%rd6+8], {%r105, %r106};

BB0_16:
	@%p4 bra 	BB0_18;

	ld.global.v2.u32 	{%r110, %r111}, [%rd15+4640];
	st.shared.v2.u32 	[%rd7+8], {%r110, %r111};

BB0_18:
	@%p5 bra 	BB0_20;

	sub.s32 	%r115, %r8, %r55;
	mad.lo.s32 	%r116, %r115, 290, %r3;
	add.s32 	%r117, %r116, 1741;
	mul.wide.s32 	%rd50, %r117, 8;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.v2.u32 	{%r118, %r119}, [%rd51];
	st.shared.v2.u32 	[%rd8], {%r118, %r119};

BB0_20:
	@%p6 bra 	BB0_22;

	ld.global.v2.u32 	{%r123, %r124}, [%rd15+-8];
	st.shared.v2.u32 	[%rd4], {%r123, %r124};

BB0_22:
	@%p7 bra 	BB0_24;

	ld.global.v2.u32 	{%r128, %r129}, [%rd15+8];
	st.shared.v2.u32 	[%rd4+16], {%r128, %r129};

BB0_24:
	add.s32 	%r132, %r6, %r22;
	mad.lo.s32 	%r21, %r132, 288, %r3;
	mul.wide.s32 	%rd52, %r11, 8;
	add.s64 	%rd16, %rd25, %rd52;
	bar.sync 	0;
	neg.s32 	%r133, %r1;
	shl.b32 	%r134, %r133, 3;
	mov.u32 	%r135, 8;
	cvt.s64.s32	%rd54, %r134;
	add.s64 	%rd55, %rd16, %rd54;
	shl.b32 	%r136, %r1, 3;
	sub.s32 	%r137, %r135, %r136;
	cvt.s64.s32	%rd56, %r137;
	add.s64 	%rd57, %rd55, %rd56;
	ld.shared.v2.f32 	{%f42, %f43}, [%rd55+-16];
	ld.shared.v2.f32 	{%f46, %f47}, [%rd4+8];
	sub.f32 	%f50, %f46, %f42;
	sub.f32 	%f51, %f47, %f43;
	ld.shared.v2.f32 	{%f52, %f53}, [%rd57+-40];
	ld.shared.v2.f32 	{%f56, %f57}, [%rd10+8];
	sub.f32 	%f60, %f56, %f52;
	sub.f32 	%f61, %f57, %f53;
	mul.f32 	%f62, %f60, 0fBD3E1C9B;
	mul.f32 	%f63, %f61, 0fBD3E1C9B;
	fma.rn.f32 	%f5, %f50, 0f3F91B08A, %f62;
	fma.rn.f32 	%f6, %f51, 0f3F91B08A, %f63;
	ld.shared.f32 	%f64, [%rd14+-8];
	ld.shared.f32 	%f65, [%rd14+-4];
	sub.f32 	%f66, %f65, %f64;
	ld.shared.f32 	%f67, [%rd14];
	sub.f32 	%f68, %f67, %f65;
	add.s32 	%r138, %r20, -2;
	mul.wide.s32 	%rd58, %r138, 4;
	add.s64 	%rd60, %rd25, %rd58;
	ld.shared.f32 	%f69, [%rd60];
	sub.f32 	%f70, %f67, %f69;
	ld.shared.f32 	%f71, [%rd60+4];
	ld.shared.f32 	%f72, [%rd14+4];
	sub.f32 	%f73, %f72, %f71;
	mul.f32 	%f74, %f70, 0fBD3E1C9B;
	mul.f32 	%f75, %f73, 0fBD3E1C9B;
	fma.rn.f32 	%f7, %f66, 0f3F91B08A, %f74;
	fma.rn.f32 	%f8, %f68, 0f3F91B08A, %f75;
	add.s32 	%r139, %r3, 1;
	setp.gt.s32	%p13, %r139, 288;
	setp.gt.s32	%p14, %r7, 577;
	or.pred  	%p15, %p13, %p14;
	@%p15 bra 	BB0_26;

	cvta.to.global.u64 	%rd61, %rd18;
	cvta.to.global.u64 	%rd62, %rd17;
	cvta.to.global.u64 	%rd63, %rd21;
	cvta.to.global.u64 	%rd64, %rd20;
	add.s64 	%rd66, %rd64, %rd42;
	mul.wide.s32 	%rd67, %r21, 8;
	add.s64 	%rd68, %rd62, %rd67;
	add.s64 	%rd69, %rd61, %rd67;
	ld.global.v2.f32 	{%f76, %f77}, [%rd68];
	add.f32 	%f80, %f1, %f7;
	add.f32 	%f81, %f2, %f8;
	ld.global.v2.f32 	{%f82, %f83}, [%rd66];
	ld.global.v2.f32 	{%f86, %f87}, [%rd69];
	add.f32 	%f90, %f3, %f5;
	add.f32 	%f91, %f4, %f6;
	add.s64 	%rd70, %rd63, %rd42;
	ld.global.v2.f32 	{%f92, %f93}, [%rd70];
	fma.rn.f32 	%f96, %f81, %f77, %f83;
	fma.rn.f32 	%f97, %f80, %f76, %f82;
	st.global.v2.f32 	[%rd66], {%f97, %f96};
	fma.rn.f32 	%f98, %f91, %f87, %f93;
	fma.rn.f32 	%f99, %f90, %f86, %f92;
	st.global.v2.f32 	[%rd70], {%f99, %f98};

BB0_26:
	ret;
}


 