//! **************************************************************************
// Written by: Map P.20131013 on Tue Aug 01 16:34:11 2017
//! **************************************************************************

SCHEMATIC START;
COMP "SDA" LOCATE = SITE "D10" LEVEL 1;
COMP "SCL" LOCATE = SITE "D14" LEVEL 1;
COMP "SRAM_A<0>" LOCATE = SITE "J17" LEVEL 1;
COMP "SRAM_A<1>" LOCATE = SITE "K15" LEVEL 1;
COMP "SRAM_A<2>" LOCATE = SITE "K17" LEVEL 1;
COMP "SRAM_A<3>" LOCATE = SITE "L16" LEVEL 1;
COMP "SRAM_A<4>" LOCATE = SITE "L15" LEVEL 1;
COMP "SRAM_A<5>" LOCATE = SITE "H15" LEVEL 1;
COMP "SRAM_A<6>" LOCATE = SITE "H14" LEVEL 1;
COMP "SRAM_A<7>" LOCATE = SITE "M18" LEVEL 1;
COMP "SRAM_A<8>" LOCATE = SITE "L18" LEVEL 1;
COMP "SRAM_A<9>" LOCATE = SITE "J14" LEVEL 1;
COMP "SRAM_OE_B" LOCATE = SITE "G14" LEVEL 1;
COMP "SRAM_WE_B" LOCATE = SITE "H17" LEVEL 1;
COMP "RD_B" LOCATE = SITE "U10" LEVEL 1;
COMP "WR_B" LOCATE = SITE "V12" LEVEL 1;
COMP "SRAM_A<10>" LOCATE = SITE "K18" LEVEL 1;
COMP "SRAM_A<11>" LOCATE = SITE "J18" LEVEL 1;
COMP "SRAM_A<12>" LOCATE = SITE "H18" LEVEL 1;
COMP "SRAM_A<13>" LOCATE = SITE "G18" LEVEL 1;
COMP "SRAM_A<14>" LOCATE = SITE "E18" LEVEL 1;
COMP "SRAM_A<15>" LOCATE = SITE "G15" LEVEL 1;
COMP "SRAM_A<16>" LOCATE = SITE "E17" LEVEL 1;
COMP "SRAM_A<17>" LOCATE = SITE "F15" LEVEL 1;
COMP "SRAM_A<18>" LOCATE = SITE "F17" LEVEL 1;
COMP "SRAM_A<19>" LOCATE = SITE "G16" LEVEL 1;
COMP "SRAM_CE1_B" LOCATE = SITE "H16" LEVEL 1;
COMP "SRAM_BHE_B" LOCATE = SITE "J15" LEVEL 1;
COMP "SRAM_BLE_B" LOCATE = SITE "F14" LEVEL 1;
COMP "SRAM_IO<0>" LOCATE = SITE "D17" LEVEL 1;
COMP "SRAM_IO<1>" LOCATE = SITE "E16" LEVEL 1;
COMP "SRAM_IO<2>" LOCATE = SITE "C17" LEVEL 1;
COMP "SRAM_IO<3>" LOCATE = SITE "B18" LEVEL 1;
COMP "SRAM_IO<4>" LOCATE = SITE "D16" LEVEL 1;
COMP "SRAM_IO<5>" LOCATE = SITE "C18" LEVEL 1;
COMP "SRAM_IO<6>" LOCATE = SITE "E15" LEVEL 1;
COMP "SRAM_IO<7>" LOCATE = SITE "D18" LEVEL 1;
COMP "SRAM_IO<8>" LOCATE = SITE "H13" LEVEL 1;
COMP "SRAM_IO<9>" LOCATE = SITE "J13" LEVEL 1;
COMP "FD<0>" LOCATE = SITE "V11" LEVEL 1;
COMP "FD<1>" LOCATE = SITE "N9" LEVEL 1;
COMP "FD<2>" LOCATE = SITE "V8" LEVEL 1;
COMP "FD<3>" LOCATE = SITE "V7" LEVEL 1;
COMP "FD<4>" LOCATE = SITE "U6" LEVEL 1;
COMP "FD<5>" LOCATE = SITE "V5" LEVEL 1;
COMP "FD<6>" LOCATE = SITE "V4" LEVEL 1;
COMP "FD<7>" LOCATE = SITE "U4" LEVEL 1;
COMP "FREAD" LOCATE = SITE "U1" LEVEL 1;
COMP "FMODE" LOCATE = SITE "R1" LEVEL 1;
COMP "BUS_DATA<0>" LOCATE = SITE "T12" LEVEL 1;
COMP "BUS_DATA<1>" LOCATE = SITE "R12" LEVEL 1;
COMP "BUS_DATA<2>" LOCATE = SITE "N11" LEVEL 1;
COMP "BUS_DATA<3>" LOCATE = SITE "P11" LEVEL 1;
COMP "BUS_DATA<4>" LOCATE = SITE "U9" LEVEL 1;
COMP "BUS_DATA<5>" LOCATE = SITE "V9" LEVEL 1;
COMP "BUS_DATA<6>" LOCATE = SITE "R7" LEVEL 1;
COMP "BUS_DATA<7>" LOCATE = SITE "T7" LEVEL 1;
COMP "SRAM_IO<10>" LOCATE = SITE "M14" LEVEL 1;
COMP "SRAM_IO<11>" LOCATE = SITE "L14" LEVEL 1;
COMP "SRAM_IO<12>" LOCATE = SITE "N17" LEVEL 1;
COMP "SRAM_IO<13>" LOCATE = SITE "M15" LEVEL 1;
COMP "SRAM_IO<14>" LOCATE = SITE "M16" LEVEL 1;
COMP "SRAM_IO<15>" LOCATE = SITE "L17" LEVEL 1;
COMP "ADD<0>" LOCATE = SITE "T2" LEVEL 1;
COMP "ADD<1>" LOCATE = SITE "T3" LEVEL 1;
COMP "ADD<2>" LOCATE = SITE "R2" LEVEL 1;
COMP "ADD<3>" LOCATE = SITE "P2" LEVEL 1;
COMP "ADD<4>" LOCATE = SITE "R10" LEVEL 1;
COMP "ADD<5>" LOCATE = SITE "P7" LEVEL 1;
COMP "ADD<6>" LOCATE = SITE "P6" LEVEL 1;
COMP "ADD<7>" LOCATE = SITE "T11" LEVEL 1;
COMP "ADD<8>" LOCATE = SITE "P12" LEVEL 1;
COMP "ADD<9>" LOCATE = SITE "R13" LEVEL 1;
COMP "LED<0>" LOCATE = SITE "P13" LEVEL 1;
COMP "LED<1>" LOCATE = SITE "U16" LEVEL 1;
COMP "LED<2>" LOCATE = SITE "V17" LEVEL 1;
COMP "LED<3>" LOCATE = SITE "V16" LEVEL 1;
COMP "LED<4>" LOCATE = SITE "U15" LEVEL 1;
COMP "ADD<10>" LOCATE = SITE "U13" LEVEL 1;
COMP "ADD<11>" LOCATE = SITE "T14" LEVEL 1;
COMP "ADD<12>" LOCATE = SITE "P8" LEVEL 1;
COMP "ADD<13>" LOCATE = SITE "N4" LEVEL 1;
COMP "ADD<14>" LOCATE = SITE "N8" LEVEL 1;
COMP "ADD<15>" LOCATE = SITE "R11" LEVEL 1;
COMP "FCLK_IN" LOCATE = SITE "N10" LEVEL 1;
COMP "FSTROBE" LOCATE = SITE "T1" LEVEL 1;
NET "FCLK_IN_BUFGP/IBUFG" BEL "FCLK_IN_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
PIN i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0_pins<0> = BEL
        "i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0" PINNAME
        CK;
PIN i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF1_pins<0> = BEL
        "i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF1" PINNAME
        CK;
PIN i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A_pins<11> = BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A" PINNAME CLKA;
PIN i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B_pins<11> = BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B" PINNAME CLKB;
PIN i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.A_pins<11> = BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.A" PINNAME CLKA;
PIN i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.B_pins<11> = BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.B" PINNAME CLKB;
TIMEGRP TNM_FCLK_IN = BEL "i_fx2_to_bus/RD_B_FF" BEL
        "i_gpio_control/OUTPUT_DATA_0_7" BEL "i_gpio_control/OUTPUT_DATA_0_6"
        BEL "i_gpio_control/OUTPUT_DATA_0_5" BEL
        "i_gpio_control/OUTPUT_DATA_0_4" BEL "i_gpio_control/OUTPUT_DATA_0_3"
        BEL "i_gpio_control/OUTPUT_DATA_0_2" BEL
        "i_gpio_control/OUTPUT_DATA_0_1" BEL "i_gpio_control/OUTPUT_DATA_0_0"
        BEL "i_gpio_control/DIRECTION_DATA_0_7" BEL
        "i_gpio_control/DIRECTION_DATA_0_6" BEL
        "i_gpio_control/DIRECTION_DATA_0_5" BEL
        "i_gpio_control/DIRECTION_DATA_0_4" BEL
        "i_gpio_control/DIRECTION_DATA_0_3" BEL
        "i_gpio_control/DIRECTION_DATA_0_2" BEL
        "i_gpio_control/DIRECTION_DATA_0_1" BEL
        "i_gpio_control/DIRECTION_DATA_0_0" BEL "i_gpio_control/IP_DATA_OUT_7"
        BEL "i_gpio_control/IP_DATA_OUT_6" BEL "i_gpio_control/IP_DATA_OUT_5"
        BEL "i_gpio_control/IP_DATA_OUT_4" BEL "i_gpio_control/IP_DATA_OUT_3"
        BEL "i_gpio_control/IP_DATA_OUT_2" BEL "i_gpio_control/IP_DATA_OUT_1"
        BEL "i_gpio_control/IP_DATA_OUT_0" BEL
        "i_gpio_pattern/OUTPUT_DATA_3_7" BEL "i_gpio_pattern/OUTPUT_DATA_3_6"
        BEL "i_gpio_pattern/OUTPUT_DATA_3_5" BEL
        "i_gpio_pattern/OUTPUT_DATA_3_4" BEL "i_gpio_pattern/OUTPUT_DATA_3_3"
        BEL "i_gpio_pattern/OUTPUT_DATA_3_2" BEL
        "i_gpio_pattern/OUTPUT_DATA_3_1" BEL "i_gpio_pattern/OUTPUT_DATA_3_0"
        BEL "i_gpio_pattern/OUTPUT_DATA_1_7" BEL
        "i_gpio_pattern/OUTPUT_DATA_1_6" BEL "i_gpio_pattern/OUTPUT_DATA_1_5"
        BEL "i_gpio_pattern/OUTPUT_DATA_1_4" BEL
        "i_gpio_pattern/OUTPUT_DATA_1_3" BEL "i_gpio_pattern/OUTPUT_DATA_1_2"
        BEL "i_gpio_pattern/OUTPUT_DATA_1_1" BEL
        "i_gpio_pattern/OUTPUT_DATA_1_0" BEL "i_gpio_pattern/OUTPUT_DATA_0_7"
        BEL "i_gpio_pattern/OUTPUT_DATA_0_6" BEL
        "i_gpio_pattern/OUTPUT_DATA_0_5" BEL "i_gpio_pattern/OUTPUT_DATA_0_4"
        BEL "i_gpio_pattern/OUTPUT_DATA_0_3" BEL
        "i_gpio_pattern/OUTPUT_DATA_0_2" BEL "i_gpio_pattern/OUTPUT_DATA_0_1"
        BEL "i_gpio_pattern/OUTPUT_DATA_0_0" BEL
        "i_gpio_pattern/OUTPUT_DATA_2_7" BEL "i_gpio_pattern/OUTPUT_DATA_2_6"
        BEL "i_gpio_pattern/OUTPUT_DATA_2_5" BEL
        "i_gpio_pattern/OUTPUT_DATA_2_4" BEL "i_gpio_pattern/OUTPUT_DATA_2_3"
        BEL "i_gpio_pattern/OUTPUT_DATA_2_2" BEL
        "i_gpio_pattern/OUTPUT_DATA_2_1" BEL "i_gpio_pattern/OUTPUT_DATA_2_0"
        BEL "i_gpio_pattern/DIRECTION_DATA_2_7" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_6" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_5" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_4" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_3" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_2" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_1" BEL
        "i_gpio_pattern/DIRECTION_DATA_2_0" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_7" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_6" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_5" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_4" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_3" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_2" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_1" BEL
        "i_gpio_pattern/DIRECTION_DATA_1_0" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_7" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_6" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_5" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_4" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_3" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_2" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_1" BEL
        "i_gpio_pattern/DIRECTION_DATA_3_0" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_7" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_6" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_5" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_4" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_3" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_2" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_1" BEL
        "i_gpio_pattern/DIRECTION_DATA_0_0" BEL "i_gpio_pattern/IP_DATA_OUT_7"
        BEL "i_gpio_pattern/IP_DATA_OUT_6" BEL "i_gpio_pattern/IP_DATA_OUT_5"
        BEL "i_gpio_pattern/IP_DATA_OUT_4" BEL "i_gpio_pattern/IP_DATA_OUT_3"
        BEL "i_gpio_pattern/IP_DATA_OUT_2" BEL "i_gpio_pattern/IP_DATA_OUT_1"
        BEL "i_gpio_pattern/IP_DATA_OUT_0" BEL "count_direct_0" BEL
        "count_direct_1" BEL "count_direct_2" BEL "count_direct_3" BEL
        "count_direct_4" BEL "count_direct_5" BEL "count_direct_6" BEL
        "count_direct_7" BEL "i_reset_gen/rst_cnt_0" BEL
        "i_reset_gen/rst_cnt_1" BEL "i_reset_gen/rst_cnt_2" BEL
        "i_reset_gen/rst_cnt_3" BEL "i_reset_gen/rst_cnt_4" BEL
        "i_reset_gen/rst_cnt_5" BEL "i_reset_gen/rst_cnt_6" BEL
        "i_reset_gen/rst_cnt_7" BEL "count_0" BEL "count_1" BEL "count_2" BEL
        "count_3" BEL "count_4" BEL "count_5" PIN
        "i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF0_pins<0>"
        PIN
        "i_out_fifo/i_sram_fifo/WE_INST/OFDDRRSE_INST/FDDRRSE1/FF1_pins<0>"
        BEL "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_7" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_6" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_5" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_4" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_3" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_2" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_1" BEL
        "i_out_fifo/i_sram_fifo/CONF_READ_ERROR_0" BEL
        "i_out_fifo/i_sram_fifo/read_state_1" BEL
        "i_out_fifo/i_sram_fifo/read_state_0" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_15" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_14" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_13" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_12" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_11" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_10" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_9" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_8" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_7" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_6" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_5" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_4" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_3" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_2" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_1" BEL
        "i_out_fifo/i_sram_fifo/sram_data_read_0" BEL
        "i_out_fifo/i_sram_fifo/byte_to_read" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_21" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_20" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_19" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_18" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_17" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_16" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_15" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_14" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_13" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_12" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_11" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_10" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_9" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_BYTE_BUF_8" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_20" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_19" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_18" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_17" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_16" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_15" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_14" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_13" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_12" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_11" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_10" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_9" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_8" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_7" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_6" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_5" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_4" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_3" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_2" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_1" BEL
        "i_out_fifo/i_sram_fifo/CONF_SIZE_0" BEL
        "i_out_fifo/i_sram_fifo/full_ff" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_19" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_18" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_17" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_16" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_15" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_14" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_13" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_12" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_11" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_10" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_9" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_8" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_7" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_6" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_5" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_4" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_3" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_2" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_1" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_0" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_19" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_18" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_17" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_16" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_15" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_14" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_13" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_12" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_11" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_10" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_9" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_8" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_7" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_6" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_5" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_4" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_3" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_2" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_1" BEL
        "i_out_fifo/i_sram_fifo/rd_pointer_0" BEL
        "i_out_fifo/i_sram_fifo/usb_read_dly" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_7" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_6" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_5" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_4" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_3" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_2" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_1" BEL
        "i_out_fifo/i_sram_fifo/BUS_DATA_OUT_0" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_7" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_6" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_5" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_4" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_3" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_2" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_1" BEL
        "i_out_fifo/i_sram_fifo/status_regs_2_0" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_7" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_6" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_5" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_4" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_3" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_2" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_1" BEL
        "i_out_fifo/i_sram_fifo/status_regs_1_0" BEL "i_rrp_arbiter/hold" BEL
        "i_rrp_arbiter/prev_select_1" BEL "i_rrp_arbiter/prev_select_0" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_9" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_8" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_7" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_6" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_5" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_4" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_3" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_2" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_1" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/wr_pointer_0" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_9" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_8" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_7" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_6" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_5" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_4" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_3" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_2" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_1" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/rd_ponter_0" BEL
        "i_out_fifo/i_sram_fifo/i_buf_fifo/empty" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/in_pre_sync_0" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/in_pre_sync_1" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/out_sync_2" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/in_sync_pulse" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/in_pre_sync_0" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/in_pre_sync_1" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/out_sync_2" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/in_sync_pulse" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/in_pre_sync_0" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/in_pre_sync_1" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/out_sync_2" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/in_sync_pulse" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_31" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_30" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_29" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_28" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_27" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_26" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_25" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_24" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_23" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_22" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_21" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_20" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_19" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_18" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_17" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_16" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_15" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_14" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_13" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_12" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_11" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_10" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_9" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_8" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_7" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_6" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_5" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_4" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_3" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_2" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_1" BEL
        "i_pulse_gen/i_pulse_gen_core/REAPAT_CNT_0" BEL
        "i_pulse_gen/i_pulse_gen_core/PULSE" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_31" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_30" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_29" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_28" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_27" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_26" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_25" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_24" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_23" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_22" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_21" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_20" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_19" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_18" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_17" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_16" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_15" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_14" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_13" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_12" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_11" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_10" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_9" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_8" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_7" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_6" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_5" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_4" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_3" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_2" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_1" BEL
        "i_pulse_gen/i_pulse_gen_core/CNT_0" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DONE" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_0" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_1" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_3" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_4" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_2" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_5" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_6" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_7" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_8" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_10" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_11" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_9" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_12" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_13" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_14" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_15" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_17" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_18" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_16" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_19" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_20" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_21" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_22" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_24" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_25" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_23" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_26" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_27" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_28" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_29" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_31" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_0" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_REPEAT_30" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_1" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_2" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_3" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_4" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_5" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_6" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_7" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_8" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_9" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_10" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_11" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_12" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_14" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_15" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_13" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_16" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_17" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_18" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_19" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_21" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_22" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_20" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_23" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_24" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_25" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_26" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_28" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_29" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_27" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_30" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_WIDTH_31" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_0" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_1" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_3" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_4" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_2" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_5" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_6" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_7" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_8" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_10" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_11" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_9" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_12" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_13" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_14" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_15" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_17" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_18" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_16" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_19" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_20" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_21" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_22" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_24" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_25" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_23" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_26" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_27" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_28" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_29" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_30" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_DELAY_31" BEL
        "i_pulse_gen/i_pulse_gen_core/CONF_EN" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_7" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_6" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_5" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_4" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_3" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_2" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_1" BEL
        "i_pulse_gen/i_pulse_gen_core/BUS_DATA_OUT_0" BEL
        "i_out_fifo/i_sram_fifo/wr_pointer_0_1" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/Mshreg_out_sync_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/out_sync_1" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/Mshreg_out_sync_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/out_sync_1" BEL
        "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/Mshreg_aq_sync_ff_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/rst_pulse_sync/aq_sync_ff_1" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/Mshreg_aq_sync_ff_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/aq_sync_ff_1" BEL
        "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/Mshreg_aq_sync_ff_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/start_pulse_sync/aq_sync_ff_1" BEL
        "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/Mshreg_out_sync_1/SRL16E"
        BEL "i_pulse_gen/i_pulse_gen_core/done_pulse_sync/out_sync_1" PIN
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A_pins<11>" PIN
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.B_pins<11>" PIN
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.A_pins<11>" PIN
        "i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem2.B_pins<11>" BEL
        "FCLK_IN_BUFGP/BUFG.GCLKMUX" BEL "FCLK_IN_BUFGP/BUFG";
TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
COMP "BUS_DATA<0>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<0>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<1>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<1>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<2>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<2>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<3>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<3>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<4>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<4>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<5>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<5>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<6>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<6>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "BUS_DATA<7>" OFFSET = IN 15 ns AFTER COMP "FCLK_IN";
COMP "BUS_DATA<7>" OFFSET = OUT 5 ns BEFORE COMP "FCLK_IN";
COMP "RD_B" OFFSET = IN 10 ns AFTER COMP "FCLK_IN";
COMP "WR_B" OFFSET = IN 5 ns AFTER COMP "FCLK_IN";
SCHEMATIC END;

