// Seed: 3424452246
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input id_10,
    input id_11
);
  type_17(
      1'b0
  );
  assign id_6 = id_4 != 1 - 1;
endmodule
