// Seed: 2851575250
module module_0 (
    input  wand  id_0
    , id_8,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wire  id_5,
    output wand  id_6
);
  wire id_9;
  wire id_10;
  assign id_6 = 1 > id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input uwire id_12
);
  wire id_14;
  module_0(
      id_3, id_4, id_6, id_12, id_5, id_11, id_4
  );
  always @(1 | id_10 <= 1 or 1) #1;
endmodule
