<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="MatrixMul" solutionName="solution1" date="2025-04-18T15:24:32.884+0530"/>
        <logs message="ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'." projectName="MatrixMul" solutionName="solution1" date="2025-04-18T15:24:32.859+0530"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYNCHK 200-23] MatrixMul/matrix_mul.cpp:329: variable-indexed range selection may cause suboptimal QoR." projectName="MatrixMul" solutionName="solution1" date="2025-04-18T15:23:31.800+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_C_group [add_wave_group out_C(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TLAST -into $out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TREADY -into $out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TVALID -into $out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TDATA -into $out_C_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in_A_group [add_wave_group in_A(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TLAST -into $in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TREADY -into $in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TVALID -into $in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TDATA -into $in_A_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/ap_c_n_tvin_trans_num_in_A_V_data -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/ap_c_n_tvin_trans_num_in_A_V_last_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/ap_c_n_tvout_trans_num_out_C_V_data -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/ap_c_n_tvout_trans_num_out_C_V_last_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/LENGTH_in_A_V_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/LENGTH_in_A_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/LENGTH_out_C_V_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/LENGTH_out_C_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_C_group [add_wave_group out_C(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/out_C_TLAST -into $tb_out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/out_C_TREADY -into $tb_out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/out_C_TVALID -into $tb_out_C_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/out_C_TDATA -into $tb_out_C_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in_A_group [add_wave_group in_A(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/in_A_TLAST -into $tb_in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/in_A_TREADY -into $tb_in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/in_A_TVALID -into $tb_in_A_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_5_top/in_A_TDATA -into $tb_in_A_group -radix hex&#xD;&#xA;## save_wave_config matrixmul_5.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;2875000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2915 ns : File &quot;C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog/matrixmul_5.autotb.v&quot; Line 218&#xD;&#xA;## quit" projectName="MatrixMul" solutionName="solution1" date="2025-04-18T15:24:31.127+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matrixmul_5_ap_fpext_0_no_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg&#xD;&#xA;Compiling package floating_point_v7_1_9.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5_inputbkb_ram&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5_inputbkb(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5_outpurcU_ram&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5_outpurcU(DataWidth=2...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xD;&#xA;Compiling architecture matrixmul_5_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.matrixmul_5_ap_fpext_0_no_dsp_32 [matrixmul_5_ap_fpext_0_no_dsp_32...]&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5_fpextsc4&#xD;&#xA;Compiling module xil_defaultlib.ibuf(W=33)&#xD;&#xA;Compiling module xil_defaultlib.obuf(W=33)&#xD;&#xA;Compiling module xil_defaultlib.regslice_both_default&#xD;&#xA;Compiling module xil_defaultlib.ibuf(W=2)&#xD;&#xA;Compiling module xil_defaultlib.obuf(W=2)&#xD;&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=1)&#xD;&#xA;Compiling module xil_defaultlib.matrixmul_5&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_A&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=32)&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_C&#xD;&#xA;Compiling module xil_defaultlib.apatb_matrixmul_5_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot matrixmul_5&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.2 (64-bit)&#xD;&#xA;  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog/xsim.dir/matrixmul_5/webtalk/xsim_webtalk.tcl -notrace" projectName="MatrixMul" solutionName="solution1" date="2025-04-18T15:24:25.811+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
