Oh no...

Cycle: 3
MARS instruction number: 4	Instruction: add $5,$0,$1
Expected:	Register Write to Reg: 0x05 Val: 0x11111111
Got     :	Register Write to Reg: 0x01 Val: 0x11111111
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: ori $1,$1,22136
Expected:	No Overflow
Got     :	Overflow
Overflow is incorrect

Cycle: 7
MARS instruction number: 7	Instruction: and $16,$4,$1
Expected:	Register Write to Reg: 0x10 Val: 0x12345678
Got     :	Register Write to Reg: 0x01 Val: 0x12340000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


