# 32-bit 5-Staged Pipeline MIPS CPU with Multiplier
## Introduction
* Overview : Use Verilog and Design Compiler to design a simple 5-staged pipeline 32-bit Single-Cycle MIPS CPU from RTL to Synthesis
  * Same supported functions & test data as the single-cycle CPU project
  * Solving data hazard & control hazard

    <img src="https://github.com/user-attachments/assets/030c4893-e10a-481a-9ee4-19631d505aa1" width="30%" height="30%">


* Block diagram

  <img src="https://github.com/user-attachments/assets/3f6e6c8c-255f-4560-a956-14d16134e6cc" width="100%" height="100%">

* Test data

  <img src="https://github.com/user-attachments/assets/31345cb5-49a0-48eb-ae9e-db0df7084e33" width="40%" height="40%">


## Simulation Result
<img src="https://github.com/user-attachments/assets/2fb9090e-07d3-41a5-b208-03b903a6dc02" width="100%" height="100%">

 * `pc_addr` is PC counter address, which can be used to check the answer.

## Summary
<img src="https://github.com/user-attachments/assets/d4efda87-042d-4697-8c02-bef21e1b96e4" width="40%" height="40%">


