Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Jan 29 00:55:57 2018
| Host         : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_utilization -file Pico_Toplevel_utilization_synth.rpt -pb Pico_Toplevel_utilization_synth.pb
| Design       : Pico_Toplevel
| Device       : xcku060ffva1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 114129 |     0 |    331680 | 34.41 |
|   LUT as Logic             | 102184 |     0 |    331680 | 30.81 |
|   LUT as Memory            |  11945 |     0 |    146880 |  8.13 |
|     LUT as Distributed RAM |   2560 |     0 |           |       |
|     LUT as Shift Register  |   9385 |     0 |           |       |
| CLB Registers              | 211988 |     0 |    663360 | 31.96 |
|   Register as Flip Flop    | 146452 |     0 |    663360 | 22.08 |
|   Register as Latch        |  65536 |     0 |    663360 |  9.88 |
| CARRY8                     |   4906 |     0 |     41460 | 11.83 |
| F7 Muxes                   |   4446 |     0 |    165840 |  2.68 |
| F8 Muxes                   |    162 |     0 |     82920 |  0.20 |
| F9 Muxes                   |      0 |     0 |     41460 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 21     |          Yes |           - |          Set |
| 65563  |          Yes |           - |        Reset |
| 1080   |          Yes |         Set |            - |
| 145324 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  218 |     0 |      1080 | 20.19 |
|   RAMB36/FIFO*    |  198 |     0 |      1080 | 18.33 |
|     FIFO36E2 only |   74 |       |           |       |
|     RAMB36E2 only |  124 |       |           |       |
|   RAMB18          |   40 |     0 |      2160 |  1.85 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |   39 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   17 |     0 |       520 |  3.27 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   12 |     0 |       624 |  1.92 |
|   BUFGCE             |   12 |     0 |       288 |  4.17 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       192 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    2 |     0 |        12 | 16.67 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE3_CHANNEL   |    0 |     0 |        28 |   0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |   0.00 |
| IBUFDS_GTE3     |    3 |     0 |        14 |  21.43 |
| OBUFDS_GTE3     |    0 |     0 |        14 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |   0.00 |
| PCIE_3_1        |    0 |     0 |         3 |   0.00 |
| SYSMONE1        |    1 |     0 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+--------+---------------------+
|   Ref Name  |  Used  | Functional Category |
+-------------+--------+---------------------+
| FDRE        | 145324 |            Register |
| LDCE        |  65536 |            Register |
| LUT1        |  36083 |                 CLB |
| LUT6        |  35865 |                 CLB |
| LUT3        |  17383 |                 CLB |
| LUT2        |  14664 |                 CLB |
| SRL16E      |   9375 |                 CLB |
| LUT5        |   8137 |                 CLB |
| LUT4        |   8054 |                 CLB |
| CARRY8      |   4906 |                 CLB |
| MUXF7       |   4446 |                 CLB |
| RAMD32      |   3500 |                 CLB |
| FDSE        |   1080 |            Register |
| RAMD64E     |    560 |                 CLB |
| RAMS32      |    500 |                 CLB |
| MUXF8       |    162 |                 CLB |
| RAMB36E2    |    124 |           Block Ram |
| FIFO36E2    |     74 |           Block Ram |
| RAMB18E2    |     39 |           Block Ram |
| FDCE        |     27 |            Register |
| FDPE        |     21 |            Register |
| BUFGCE      |     12 |               Clock |
| SRLC32E     |     10 |                 CLB |
| OBUF        |      9 |                 I/O |
| IBUFCTRL    |      7 |              Others |
| INBUF       |      6 |                 I/O |
| OBUFT       |      3 |                 I/O |
| IBUFDS_GTE3 |      3 |            Advanced |
| MMCME3_ADV  |      2 |               Clock |
| SYSMONE1    |      1 |            Advanced |
| FIFO18E2    |      1 |           Block Ram |
| DIFFINBUF   |      1 |                 I/O |
+-------------+--------+---------------------+


9. Black Boxes
--------------

+--------------------------+------+
|         Ref Name         | Used |
+--------------------------+------+
| async_fifo144_prim       |   10 |
| fifo_generator_1         |    8 |
| fifo_generator_0         |    8 |
| coregen_fifo_32x128      |    7 |
| blk_mem_gen_0            |    2 |
| pcie3_ultrascale_0       |    1 |
| gtwizard_ultrascale_l3_0 |    1 |
| gtwizard_ultrascale_0    |    1 |
+--------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


