# Verilog
These labs were conducted concurrent to Computer Architecture, first read [this](https://github.com/Aryaman-Chauhan/Verilog/blob/main/CA_lab_general_instructions.pdf), then follow the labs pdf in their corresponding folder.
