!<alc> v1 22
0    7    0 inverter layout SRAM
0    6    0 2nand layout SRAM
0    8    0 rowdecoder layout SRAM
