

================================================================
== Vitis HLS Report for 'decision_function_26'
================================================================
* Date:           Thu Jan 23 13:48:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_460 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_461 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_462 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1422 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1321 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1220 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1119 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1018 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read917 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read816 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read715 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read614 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read513 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read412 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read311 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read210 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read19 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1422, i18 225" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_687 = icmp_slt  i18 %p_read_462, i18 38" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_687' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_688 = icmp_slt  i18 %p_read1119, i18 626" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_688' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_689 = icmp_slt  i18 %p_read_462, i18 37" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_689' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_690 = icmp_slt  i18 %p_read_460, i18 124395" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_690' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_691 = icmp_slt  i18 %p_read1018, i18 596" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_691' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_692 = icmp_slt  i18 %p_read_462, i18 149" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_692' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_693 = icmp_slt  i18 %p_read614, i18 358" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_693' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_694 = icmp_slt  i18 %p_read1422, i18 205" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_694' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_695 = icmp_slt  i18 %p_read715, i18 269" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_695' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_696 = icmp_slt  i18 %p_read1321, i18 68" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_696' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_697 = icmp_slt  i18 %p_read1018, i18 336" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_697' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_698 = icmp_slt  i18 %p_read513, i18 325" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_698' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_699 = icmp_slt  i18 %p_read_461, i18 184" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_699' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %p_read1321, i32 2, i32 17" [firmware/BDT.h:86]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.07ns)   --->   "%icmp_ln86_1396 = icmp_slt  i16 %tmp, i16 1" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1396' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_701 = icmp_slt  i18 %p_read, i18 18291" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_701' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_702 = icmp_slt  i18 %p_read1018, i18 784" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_702' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_703 = icmp_slt  i18 %p_read210, i18 88" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_703' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_704 = icmp_slt  i18 %p_read, i18 6899" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_704' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_705 = icmp_slt  i18 %p_read412, i18 758" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_705' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_706 = icmp_slt  i18 %p_read1018, i18 904" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_706' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_707 = icmp_slt  i18 %p_read19, i18 74438" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_707' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_708 = icmp_slt  i18 %p_read412, i18 943" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_708' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_709 = icmp_slt  i18 %p_read311, i18 2783" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_709' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_710 = icmp_slt  i18 %p_read917, i18 30814" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_710' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_711 = icmp_slt  i18 %p_read1119, i18 373" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_711' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_712 = icmp_slt  i18 %p_read715, i18 206" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_712' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_713 = icmp_slt  i18 %p_read816, i18 79" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_713' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_714 = icmp_slt  i18 %p_read210, i18 261903" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_714' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_715 = icmp_slt  i18 %p_read1220, i18 448" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_715' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_687, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_330 = xor i1 %icmp_ln86_687, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_330' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_330" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_661 = and i1 %icmp_ln86_689, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_661' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_135)   --->   "%xor_ln104_332 = xor i1 %icmp_ln86_689, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_332' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_135 = and i1 %and_ln102, i1 %xor_ln104_332" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_135' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_662 = and i1 %icmp_ln86_690, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_662' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_136)   --->   "%xor_ln104_333 = xor i1 %icmp_ln86_690, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_333' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_136 = and i1 %and_ln104, i1 %xor_ln104_333" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_136' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_665 = and i1 %icmp_ln86_693, i1 %and_ln102_661" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_665' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_139)   --->   "%xor_ln104_337 = xor i1 %icmp_ln86_694, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_337' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_139 = and i1 %and_ln104_135, i1 %xor_ln104_337" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_139' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_673 = and i1 %icmp_ln86_701, i1 %and_ln102_665" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_673' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117 = or i1 %and_ln104_139, i1 %and_ln102_673" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102, i1 1" [firmware/BDT.h:117]   --->   Operation 72 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_655 = or i1 %icmp_ln86_689, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_655' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_656 = or i1 %icmp_ln86_694, i1 %or_ln117_655" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_656' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_656" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_629 = or i1 %and_ln104_139, i1 %and_ln102_665" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_629' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_660 = and i1 %icmp_ln86_688, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_660' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_134)   --->   "%xor_ln104_331 = xor i1 %icmp_ln86_688, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_134 = and i1 %xor_ln104_331, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 81 'and' 'and_ln104_134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_664 = and i1 %icmp_ln86_692, i1 %and_ln104_134" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_664' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_138)   --->   "%xor_ln104_335 = xor i1 %icmp_ln86_692, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_138 = and i1 %and_ln104_134, i1 %xor_ln104_335" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%xor_ln104_336 = xor i1 %icmp_ln86_693, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_336' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_667 = and i1 %icmp_ln86_695, i1 %and_ln102_662" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_667' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_668 = and i1 %icmp_ln86_696, i1 %and_ln104_136" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_668' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%and_ln102_688 = and i1 %icmp_ln86_702, i1 %xor_ln104_336" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_688' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%and_ln102_674 = and i1 %and_ln102_688, i1 %and_ln102_661" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_674' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%and_ln102_689 = and i1 %and_ln104_135, i1 %icmp_ln86_703" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_689' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%and_ln102_675 = and i1 %and_ln102_689, i1 %icmp_ln86_694" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_675' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_673)   --->   "%and_ln102_676 = and i1 %icmp_ln86_704, i1 %and_ln102_667" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_676' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%or_ln117_630 = or i1 %or_ln117_629, i1 %and_ln102_674" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_630' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%select_ln117_667 = select i1 %or_ln117_629, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_667' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%zext_ln117_75 = zext i2 %select_ln117_667" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_75' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_631 = or i1 %and_ln104_139, i1 %and_ln102_661" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_631' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_668 = select i1 %or_ln117_630, i3 %zext_ln117_75, i3 4" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_668' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%or_ln117_632 = or i1 %or_ln117_631, i1 %and_ln102_675" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_632' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%select_ln117_669 = select i1 %or_ln117_631, i3 %select_ln117_668, i3 5" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_669' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_670 = select i1 %or_ln117_632, i3 %select_ln117_669, i3 6" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_670' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_673)   --->   "%or_ln117_633 = or i1 %and_ln102, i1 %and_ln102_676" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_633' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_673)   --->   "%select_ln117_671 = select i1 %and_ln102, i3 %select_ln117_670, i3 7" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_671' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_673)   --->   "%zext_ln117_76 = zext i3 %select_ln117_671" [firmware/BDT.h:117]   --->   Operation 103 'zext' 'zext_ln117_76' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_634 = or i1 %and_ln102, i1 %and_ln102_667" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_634' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_673)   --->   "%select_ln117_672 = select i1 %or_ln117_633, i4 %zext_ln117_76, i4 8" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_672' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_673 = select i1 %or_ln117_634, i4 %select_ln117_672, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_673' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_636 = or i1 %and_ln102, i1 %and_ln102_662" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_636' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_663 = and i1 %icmp_ln86_691, i1 %and_ln102_660" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_663' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_137)   --->   "%xor_ln104_334 = xor i1 %icmp_ln86_691, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_137 = and i1 %and_ln102_660, i1 %xor_ln104_334" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_675)   --->   "%xor_ln104_338 = xor i1 %icmp_ln86_695, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_338' <Predicate = (icmp_ln86 & or_ln117_636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_679)   --->   "%xor_ln104_339 = xor i1 %icmp_ln86_696, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_339' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln102_669 = and i1 %icmp_ln86_697, i1 %and_ln102_663" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_669' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_675)   --->   "%and_ln102_690 = and i1 %icmp_ln86_705, i1 %xor_ln104_338" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_690' <Predicate = (icmp_ln86 & or_ln117_636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_675)   --->   "%and_ln102_677 = and i1 %and_ln102_690, i1 %and_ln102_662" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_677' <Predicate = (icmp_ln86 & or_ln117_636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_677)   --->   "%and_ln102_678 = and i1 %icmp_ln86_706, i1 %and_ln102_668" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_678' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_679)   --->   "%and_ln102_691 = and i1 %icmp_ln86_707, i1 %xor_ln104_339" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_691' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_679)   --->   "%and_ln102_679 = and i1 %and_ln102_691, i1 %and_ln104_136" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_679' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_675)   --->   "%or_ln117_635 = or i1 %or_ln117_634, i1 %and_ln102_677" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_635' <Predicate = (icmp_ln86 & or_ln117_636)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_675)   --->   "%select_ln117_674 = select i1 %or_ln117_635, i4 %select_ln117_673, i4 10" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_674' <Predicate = (icmp_ln86 & or_ln117_636)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_677)   --->   "%or_ln117_637 = or i1 %or_ln117_636, i1 %and_ln102_678" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_637' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_675 = select i1 %or_ln117_636, i4 %select_ln117_674, i4 11" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_675' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_638 = or i1 %or_ln117_636, i1 %and_ln102_668" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_638' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_677)   --->   "%select_ln117_676 = select i1 %or_ln117_637, i4 %select_ln117_675, i4 12" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_676' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_679)   --->   "%or_ln117_639 = or i1 %or_ln117_638, i1 %and_ln102_679" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_639' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_677 = select i1 %or_ln117_638, i4 %select_ln117_676, i4 13" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_677' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_679)   --->   "%select_ln117_678 = select i1 %or_ln117_639, i4 %select_ln117_677, i4 14" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_678' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_679 = select i1 %icmp_ln86, i4 %select_ln117_678, i4 15" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_679' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_641 = or i1 %icmp_ln86, i1 %and_ln102_669" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_641' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_683)   --->   "%xor_ln104_340 = xor i1 %icmp_ln86_697, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%and_ln102_670 = and i1 %icmp_ln86_698, i1 %and_ln104_137" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_670' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln102_671 = and i1 %icmp_ln86_699, i1 %and_ln102_664" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_671' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_681)   --->   "%and_ln102_680 = and i1 %icmp_ln86_708, i1 %and_ln102_669" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_680' <Predicate = (or_ln117_641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_683)   --->   "%and_ln102_692 = and i1 %icmp_ln86_709, i1 %xor_ln104_340" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_683)   --->   "%and_ln102_681 = and i1 %and_ln102_692, i1 %and_ln102_663" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_685)   --->   "%and_ln102_682 = and i1 %icmp_ln86_710, i1 %and_ln102_670" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_681)   --->   "%or_ln117_640 = or i1 %icmp_ln86, i1 %and_ln102_680" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_640' <Predicate = (or_ln117_641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_681)   --->   "%zext_ln117_77 = zext i4 %select_ln117_679" [firmware/BDT.h:117]   --->   Operation 138 'zext' 'zext_ln117_77' <Predicate = (or_ln117_641)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_681)   --->   "%select_ln117_680 = select i1 %or_ln117_640, i5 %zext_ln117_77, i5 16" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_680' <Predicate = (or_ln117_641)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_683)   --->   "%or_ln117_642 = or i1 %or_ln117_641, i1 %and_ln102_681" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_681 = select i1 %or_ln117_641, i5 %select_ln117_680, i5 17" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_681' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_643 = or i1 %icmp_ln86, i1 %and_ln102_663" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_643' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_683)   --->   "%select_ln117_682 = select i1 %or_ln117_642, i5 %select_ln117_681, i5 18" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_685)   --->   "%or_ln117_644 = or i1 %or_ln117_643, i1 %and_ln102_682" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_683 = select i1 %or_ln117_643, i5 %select_ln117_682, i5 19" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_683' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_645 = or i1 %or_ln117_643, i1 %and_ln102_670" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_645' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_685)   --->   "%select_ln117_684 = select i1 %or_ln117_644, i5 %select_ln117_683, i5 20" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_685 = select i1 %or_ln117_645, i5 %select_ln117_684, i5 21" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_685' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_647 = or i1 %icmp_ln86, i1 %and_ln102_660" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_647' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_687)   --->   "%xor_ln104_341 = xor i1 %icmp_ln86_698, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_341' <Predicate = (or_ln117_647)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_691)   --->   "%xor_ln104_342 = xor i1 %icmp_ln86_699, i1 1" [firmware/BDT.h:104]   --->   Operation 151 'xor' 'xor_ln104_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_687)   --->   "%and_ln102_693 = and i1 %icmp_ln86_711, i1 %xor_ln104_341" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_693' <Predicate = (or_ln117_647)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_687)   --->   "%and_ln102_683 = and i1 %and_ln102_693, i1 %and_ln104_137" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_683' <Predicate = (or_ln117_647)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_689)   --->   "%and_ln102_684 = and i1 %icmp_ln86_712, i1 %and_ln102_671" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_691)   --->   "%and_ln102_694 = and i1 %icmp_ln86_713, i1 %xor_ln104_342" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_691)   --->   "%and_ln102_685 = and i1 %and_ln102_694, i1 %and_ln102_664" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_687)   --->   "%or_ln117_646 = or i1 %or_ln117_645, i1 %and_ln102_683" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_646' <Predicate = (or_ln117_647)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_687)   --->   "%select_ln117_686 = select i1 %or_ln117_646, i5 %select_ln117_685, i5 22" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_686' <Predicate = (or_ln117_647)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_689)   --->   "%or_ln117_648 = or i1 %or_ln117_647, i1 %and_ln102_684" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_687 = select i1 %or_ln117_647, i5 %select_ln117_686, i5 23" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_687' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_649 = or i1 %or_ln117_647, i1 %and_ln102_671" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_649' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_689)   --->   "%select_ln117_688 = select i1 %or_ln117_648, i5 %select_ln117_687, i5 24" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_691)   --->   "%or_ln117_650 = or i1 %or_ln117_649, i1 %and_ln102_685" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_689 = select i1 %or_ln117_649, i5 %select_ln117_688, i5 25" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_689' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.97ns)   --->   "%or_ln117_651 = or i1 %or_ln117_647, i1 %and_ln102_664" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_651' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_691)   --->   "%select_ln117_690 = select i1 %or_ln117_650, i5 %select_ln117_689, i5 26" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_690' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_691 = select i1 %or_ln117_651, i5 %select_ln117_690, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_691' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 168 [1/1] (0.97ns)   --->   "%and_ln102_672 = and i1 %icmp_ln86_1396, i1 %and_ln104_138" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_672' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_693)   --->   "%and_ln102_686 = and i1 %icmp_ln86_714, i1 %and_ln102_672" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_693)   --->   "%or_ln117_652 = or i1 %or_ln117_651, i1 %and_ln102_686" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln117_653 = or i1 %or_ln117_651, i1 %and_ln102_672" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_653' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_693)   --->   "%select_ln117_692 = select i1 %or_ln117_652, i5 %select_ln117_691, i5 28" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_693 = select i1 %or_ln117_653, i5 %select_ln117_692, i5 29" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_693' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 174 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_343 = xor i1 %icmp_ln86_1396, i1 1" [firmware/BDT.h:104]   --->   Operation 175 'xor' 'xor_ln104_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_695 = and i1 %icmp_ln86_715, i1 %xor_ln104_343" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_687 = and i1 %and_ln102_695, i1 %and_ln104_138" [firmware/BDT.h:102]   --->   Operation 177 'and' 'and_ln102_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_654 = or i1 %or_ln117_653, i1 %and_ln102_687" [firmware/BDT.h:117]   --->   Operation 178 'or' 'or_ln117_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_694 = select i1 %or_ln117_654, i5 %select_ln117_693, i5 30" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_694' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 3782, i5 1, i12 3976, i5 2, i12 3452, i5 3, i12 243, i5 4, i12 3987, i5 5, i12 1376, i5 6, i12 166, i5 7, i12 647, i5 8, i12 3689, i5 9, i12 4069, i5 10, i12 1010, i5 11, i12 51, i5 12, i12 1342, i5 13, i12 1227, i5 14, i12 3839, i5 15, i12 4002, i5 16, i12 462, i5 17, i12 48, i5 18, i12 4058, i5 19, i12 3821, i5 20, i12 443, i5 21, i12 78, i5 22, i12 4063, i5 23, i12 4089, i5 24, i12 54, i5 25, i12 4056, i5 26, i12 3639, i5 27, i12 3634, i5 28, i12 49, i5 29, i12 320, i5 30, i12 81, i12 0, i5 %select_ln117_694" [firmware/BDT.h:118]   --->   Operation 180 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 181 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_462', firmware/BDT.h:86) on port 'p_read15' (firmware/BDT.h:86) [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_687', firmware/BDT.h:86) [39]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [70]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_661', firmware/BDT.h:102) [76]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_665', firmware/BDT.h:102) [88]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_673', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [133]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_336', firmware/BDT.h:104) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_688', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_674', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_630', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_668', firmware/BDT.h:117) [138]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_669', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_670', firmware/BDT.h:117) [141]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_671', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_672', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_673', firmware/BDT.h:117) [148]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_338', firmware/BDT.h:104) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_690', firmware/BDT.h:102) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_677', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_635', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_674', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_675', firmware/BDT.h:117) [152]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_676', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_677', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_678', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_679', firmware/BDT.h:117) [159]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_680', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_640', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_680', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_681', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_682', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_683', firmware/BDT.h:117) [168]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_684', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_685', firmware/BDT.h:117) [172]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_341', firmware/BDT.h:104) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_693', firmware/BDT.h:102) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_683', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_646', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_686', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_687', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_688', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_689', firmware/BDT.h:117) [180]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_690', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_691', firmware/BDT.h:117) [184]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_672', firmware/BDT.h:102) [102]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_653', firmware/BDT.h:117) [185]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_693', firmware/BDT.h:117) [188]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_343', firmware/BDT.h:104) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_695', firmware/BDT.h:102) [125]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_687', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_654', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_694', firmware/BDT.h:117) [189]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [190]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
