# NYU ProcDesign Core

The NYU ProcDesign Core will be a RISC-V-32I compatible core with a 5 stage pipeline.

The repo contains the modules and test for components that make up the core design.

## Pipeline

The pipeline will have 5 stages:
- Instruction Fetch (IF)
- Instuction Decode (ID)
- Execution (EX)
- Memory (MEM)
- Write Back (WB)
