Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  5 22:11:59 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1041 |          451 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------+--------------------+------------------+----------------+
|         Clock Signal         |           Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------------+--------------------+------------------+----------------+
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_0      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 |                                  | DIS/ans[6]_i_1_n_0 |                3 |              4 |
|  instance_name/inst/clk_out1 | ROM/RAM_word_extensionl_i_26     |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | ROM/RAM_word_extension3_i_2      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | ROM/ena                          |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/ALU/RAM_word_extensionl_i_25 |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/ALU/rout[31][26]_i_4         |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/ALU/rout[31][26]_i_4_0       |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/ALU/rout[31][26]_i_4_1       |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_4      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_3      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_1      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_2      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4        |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_5      |                    |                2 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_7      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/REGS/rout[31][26]_i_4_6      |                    |                1 |              4 |
|  instance_name/inst/clk_out1 | cpu/PC/pc[1]_i_1_n_0             | cpu/REGS/SR[0]     |                5 |             17 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_17[0]            | cpu/REGS/SR[0]     |                9 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_22[0]            | cpu/REGS/SR[0]     |               18 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_5[0]             | cpu/REGS/SR[0]     |               10 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_8[0]             | cpu/REGS/SR[0]     |                8 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_28[0]            | cpu/REGS/SR[0]     |               22 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_27[0]            | cpu/REGS/SR[0]     |               13 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_11[0]            | cpu/REGS/SR[0]     |               18 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_29[0]            | cpu/REGS/SR[0]     |               14 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_10[0]            | cpu/REGS/SR[0]     |               15 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_16[0]            | cpu/REGS/SR[0]     |               26 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_0[0]             | cpu/REGS/SR[0]     |               15 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_1[0]             | cpu/REGS/SR[0]     |               24 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_21[0]            | cpu/REGS/SR[0]     |               18 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_7[0]             | cpu/REGS/SR[0]     |               18 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_13[0]            | cpu/REGS/SR[0]     |               12 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_6[0]             | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_15[0]            | cpu/REGS/SR[0]     |               16 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg[0]               | cpu/REGS/SR[0]     |               13 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_26[0]            | cpu/REGS/SR[0]     |               16 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_19[0]            | cpu/REGS/SR[0]     |               12 |             32 |
|  instance_name/inst/clk_out1 | ROM/E[0]                         | cpu/REGS/SR[0]     |                5 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_2[0]             | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_18[0]            | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_12[0]            | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_14[0]            | cpu/REGS/SR[0]     |               17 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_23[0]            | cpu/REGS/SR[0]     |               13 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_25[0]            | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_4[0]             | cpu/REGS/SR[0]     |                9 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_3[0]             | cpu/REGS/SR[0]     |               11 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_9[0]             | cpu/REGS/SR[0]     |               12 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_20[0]            | cpu/REGS/SR[0]     |               17 |             32 |
|  instance_name/inst/clk_out1 | ROM/iswrite_reg_24[0]            | cpu/REGS/SR[0]     |               10 |             32 |
|  instance_name/inst/clk_out1 |                                  |                    |               13 |             43 |
+------------------------------+----------------------------------+--------------------+------------------+----------------+


