=====
SETUP
1.822
7.930
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.681
initialize/PSRAM_com/n412_s1
7.108
7.930
initialize/PSRAM_com/counter_3_s0
7.930
=====
SETUP
1.862
8.246
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.681
initialize/PSRAM_com/n409_s3
7.108
7.910
initialize/PSRAM_com/ended_s2
8.246
=====
SETUP
1.914
7.838
9.752
read_write_0_s2
1.800
2.258
initialize/PSRAM_com/n389_s9
3.902
4.928
initialize/PSRAM_com/n389_s5
5.347
5.973
initialize/PSRAM_com/n389_s2
5.978
7.010
initialize/PSRAM_com/n389_s0
7.016
7.838
initialize/PSRAM_com/mem_sio_reg_0_s0
7.838
=====
SETUP
2.014
7.738
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.681
initialize/PSRAM_com/n413_s1
7.112
7.738
initialize/PSRAM_com/counter_2_s0
7.738
=====
SETUP
2.014
7.738
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.681
initialize/PSRAM_com/n411_s1
7.112
7.738
initialize/PSRAM_com/counter_4_s0
7.738
=====
SETUP
2.015
7.737
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.681
initialize/PSRAM_com/ended_s2
7.737
=====
SETUP
2.215
7.536
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n412_s4
5.029
5.655
initialize/PSRAM_com/n410_s2
5.672
6.704
initialize/PSRAM_com/n410_s1
6.714
7.536
initialize/PSRAM_com/counter_5_s0
7.536
=====
SETUP
2.226
7.526
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/mem_ce_d_s
3.561
4.187
initialize/PSRAM_com/n409_s5
5.024
5.650
initialize/PSRAM_com/n409_s4
5.655
6.687
initialize/PSRAM_com/n415_s1
6.704
7.526
initialize/PSRAM_com/counter_0_s0
7.526
=====
SETUP
2.740
7.369
10.108
read_write_1_s2
1.800
2.258
initialize/PSRAM_com/n512_s1
3.249
4.348
initialize/PSRAM_com/n495_s2
4.359
5.181
initialize/PSRAM_com/n495_s0
5.187
6.213
initialize/PSRAM_com/n474_s0
7.369
=====
SETUP
2.763
7.346
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.649
initialize/PSRAM_com/burst_counter_6_s4
5.492
6.553
initialize/PSRAM_com/burst_counter_4_s0
7.346
=====
SETUP
2.763
7.346
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.649
initialize/PSRAM_com/burst_counter_6_s4
5.492
6.553
initialize/PSRAM_com/burst_counter_5_s0
7.346
=====
SETUP
2.763
7.346
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.649
initialize/PSRAM_com/burst_counter_6_s4
5.492
6.553
initialize/PSRAM_com/burst_counter_6_s0
7.346
=====
SETUP
2.816
7.292
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_0_s0
7.292
=====
SETUP
2.816
7.292
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_1_s0
7.292
=====
SETUP
2.819
7.289
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_6_s0
7.289
=====
SETUP
2.819
7.289
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_10_s0
7.289
=====
SETUP
2.821
7.288
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_2_s0
7.288
=====
SETUP
2.862
7.246
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_8_s0
7.246
=====
SETUP
2.862
7.246
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_9_s0
7.246
=====
SETUP
2.862
7.246
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_12_s0
7.246
=====
SETUP
2.862
7.246
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_13_s0
7.246
=====
SETUP
2.867
7.242
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_4_s0
7.242
=====
SETUP
2.867
7.242
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.611
initialize/PSRAM_com/n774_s0
5.039
5.664
initialize/PSRAM_com/data_out_5_s0
7.242
=====
SETUP
3.172
6.580
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.649
initialize/PSRAM_com/n512_s0
5.481
6.580
initialize/PSRAM_com/n513_s0
6.580
=====
SETUP
3.210
6.899
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM_com/n392_s2
3.550
4.649
initialize/PSRAM_com/burst_counter_6_s4
5.492
6.553
initialize/PSRAM_com/burst_counter_0_s0
6.899
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM_com/burst_counter_0_s0
10.085
10.418
initialize/PSRAM_com/n249_s8
10.420
10.792
initialize/PSRAM_com/burst_counter_0_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM_com/burst_counter_4_s0
10.085
10.418
initialize/PSRAM_com/n241_s8
10.420
10.792
initialize/PSRAM_com/burst_counter_4_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM_com/burst_counter_6_s0
10.085
10.418
initialize/PSRAM_com/n237_s10
10.420
10.792
initialize/PSRAM_com/burst_counter_6_s0
10.792
=====
HOLD
0.708
2.448
1.741
fifo_inst/count_0_s3
1.741
2.074
fifo_inst/n99_s3
2.076
2.448
fifo_inst/count_0_s3
2.448
=====
HOLD
0.708
2.448
1.741
initialize/timer_0_s1
1.741
2.074
initialize/n69_s3
2.076
2.448
initialize/timer_0_s1
2.448
=====
HOLD
0.708
2.448
1.741
read_write_0_s2
1.741
2.074
n205_s14
2.076
2.448
read_write_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
n439_s1
1.741
2.074
n205_s12
2.076
2.448
n439_s1
2.448
=====
HOLD
0.710
10.795
10.085
initialize/PSRAM_com/counter_1_s0
10.085
10.418
initialize/PSRAM_com/n414_s1
10.423
10.795
initialize/PSRAM_com/counter_1_s0
10.795
=====
HOLD
0.710
10.795
10.085
initialize/PSRAM_com/counter_3_s0
10.085
10.418
initialize/PSRAM_com/n412_s1
10.423
10.795
initialize/PSRAM_com/counter_3_s0
10.795
=====
HOLD
0.710
10.795
10.085
initialize/PSRAM_com/counter_5_s0
10.085
10.418
initialize/PSRAM_com/n410_s1
10.423
10.795
initialize/PSRAM_com/counter_5_s0
10.795
=====
HOLD
0.711
2.452
1.741
initialize/step_0_s2
1.741
2.074
initialize/n162_s15
2.080
2.452
initialize/step_0_s2
2.452
=====
HOLD
0.711
2.452
1.741
process_0_s0
1.741
2.074
n360_s14
2.080
2.452
process_0_s0
2.452
=====
HOLD
0.729
2.469
1.741
initialize/timer_2_s0
1.741
2.074
initialize/n67_s
2.075
2.469
initialize/timer_2_s0
2.469
=====
HOLD
0.729
2.469
1.741
initialize/timer_6_s0
1.741
2.074
initialize/n63_s
2.075
2.469
initialize/timer_6_s0
2.469
=====
HOLD
0.730
2.470
1.741
fifo_inst/count_2_s1
1.741
2.074
fifo_inst/n97_s
2.076
2.470
fifo_inst/count_2_s1
2.470
=====
HOLD
0.730
2.470
1.741
fifo_inst/count_6_s1
1.741
2.074
fifo_inst/n93_s
2.076
2.470
fifo_inst/count_6_s1
2.470
=====
HOLD
0.730
2.470
1.741
initialize/timer_8_s0
1.741
2.074
initialize/n61_s
2.076
2.470
initialize/timer_8_s0
2.470
=====
HOLD
0.730
2.470
1.741
initialize/timer_12_s0
1.741
2.074
initialize/n57_s
2.076
2.470
initialize/timer_12_s0
2.470
=====
HOLD
0.730
2.470
1.741
initialize/timer_14_s0
1.741
2.074
initialize/n55_s
2.076
2.470
initialize/timer_14_s0
2.470
=====
HOLD
0.826
2.581
1.756
com_start_s1
1.741
2.074
quad_start_mcu_s0
2.581
=====
HOLD
0.852
2.592
1.741
initialize/timer_1_s0
1.741
2.074
initialize/n68_s
2.075
2.592
initialize/timer_1_s0
2.592
=====
HOLD
0.853
2.593
1.741
fifo_inst/count_1_s1
1.741
2.074
fifo_inst/n98_s
2.076
2.593
fifo_inst/count_1_s1
2.593
=====
HOLD
0.893
10.978
10.085
initialize/PSRAM_com/burst_counter_3_s0
10.085
10.418
initialize/PSRAM_com/n243_s8
10.422
10.978
initialize/PSRAM_com/burst_counter_3_s0
10.978
=====
HOLD
0.896
2.637
1.741
process_1_s0
1.741
2.074
n358_s29
2.081
2.637
process_1_s0
2.637
=====
HOLD
0.940
11.025
10.085
initialize/PSRAM_com/data_out_5_s0
10.085
10.418
initialize/PSRAM_com/data_out_9_s0
11.025
