$date
	Tue Jan 09 20:07:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var reg 1 & even_odd $end
$var reg 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
0$
x#
0"
x!
$end
#5
0&
1"
1$
#10
0"
0$
0#
0%
#15
0'
0!
1"
1$
#20
0"
0$
1#
1%
#25
1&
1'
1!
1"
1$
#30
0"
0$
#35
0&
0'
0!
1"
1$
#40
0"
0$
#45
1&
1'
1!
1"
1$
#50
0"
0$
#55
0&
0'
0!
1"
1$
#60
0"
0$
#65
1&
1'
1!
1"
1$
#70
0"
0$
#75
0&
0'
0!
1"
1$
#80
0"
0$
#85
1&
1'
1!
1"
1$
#90
0"
0$
#95
0&
0'
0!
1"
1$
#100
0"
0$
#105
1&
1'
1!
1"
1$
#110
0"
0$
#115
0&
0'
0!
1"
1$
#120
0"
0$
#125
1&
1'
1!
1"
1$
#130
0"
0$
#135
0&
0'
0!
1"
1$
#140
0"
0$
