# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../XOR_NN.srcs/sources_1/new/barrel_shifter_gen_v0.sv" \
"../../../../XOR_NN.srcs/sources_1/new/expo_alu_gen_v0.sv" \
"../../../../XOR_NN.srcs/sources_1/new/leading_zero_detector_gen_v0.sv" \
"../../../../XOR_NN.srcs/sources_1/new/mantissa_alu_gen_vo.sv" \
"../../../../XOR_NN.srcs/sources_1/new/double_precision_floating_adder_gen_v0.sv" \
"../../../../XOR_NN.srcs/sources_1/new/exception_handle.sv" \
"../../../../XOR_NN.srcs/sources_1/new/FA.sv" \
"../../../../XOR_NN.srcs/sources_1/new/Carry_Save_Multiplier.sv" \
"../../../../XOR_NN.srcs/sources_1/new/HA.sv" \
"../../../../XOR_NN.srcs/sources_1/new/RCA.sv" \
"../../../../XOR_NN.srcs/sources_1/new/parameterized_floating_mul_gen_v0.sv" \
"../../../../XOR_NN.srcs/sim_1/new/adder_gen_v0_test_v1.sv" \
"../../../../XOR_NN.srcs/sim_1/new/adder_gen_v0_test.sv" \
"../../../../XOR_NN.srcs/sim_1/new/Carry_Save_Mul_Test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
