WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2511151 heartbeat IPC: 3.982 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2511152 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2511152 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 16124114 heartbeat IPC: 0.7346 cumulative IPC: 0.7346 (Simulation time: 00 hr 03 min 21 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 13612963 cumulative IPC: 0.7346 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 13612963 cumulative IPC: 0.7346 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7346 instructions: 10000001 cycles: 13612963
CPU 0 Branch Prediction Accuracy: 60.86% MPKI: 0.8585 Average ROB Occupancy at Mispredict: 175.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.858
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     128957 HIT:      30208 MISS:      98749
LLC LOAD         ACCESS:      65306 HIT:         48 MISS:      65258
LLC RFO          ACCESS:      28649 HIT:        167 MISS:      28482
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      29985 HIT:      29961 MISS:         24
LLC TRANSLATION  ACCESS:       5017 HIT:         32 MISS:       4985
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 836.5 cycles
cpu0_DTLB TOTAL        ACCESS:    2492137 HIT:    2227789 MISS:     264348
cpu0_DTLB LOAD         ACCESS:    2492137 HIT:    2227789 MISS:     264348
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.04 cycles
cpu0_ITLB TOTAL        ACCESS:    1428196 HIT:    1428196 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1428196 HIT:    1428196 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3763379 HIT:    3398988 MISS:     364391
cpu0_L1D LOAD         ACCESS:    2486819 HIT:    2311589 MISS:     175230
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1178138 HIT:    1040662 MISS:     137476
cpu0_L1D TRANSLATION  ACCESS:      98422 HIT:      46737 MISS:      51685
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.5 cycles
cpu0_L1I TOTAL        ACCESS:    1862056 HIT:    1862051 MISS:          5
cpu0_L1I LOAD         ACCESS:    1862056 HIT:    1862051 MISS:          5
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 694.6 cycles
cpu0_L2C TOTAL        ACCESS:     229604 HIT:     130628 MISS:      98976
cpu0_L2C LOAD         ACCESS:     117806 HIT:      52500 MISS:      65306
cpu0_L2C RFO          ACCESS:      29571 HIT:        922 MISS:      28649
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30568 HIT:      30564 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:      51659 HIT:      46642 MISS:       5017
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 855.6 cycles
cpu0_STLB TOTAL        ACCESS:     199426 HIT:     146365 MISS:      53061
cpu0_STLB LOAD         ACCESS:     199426 HIT:     146365 MISS:      53061
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 139 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13908
  ROW_BUFFER_MISS:      84816
 AVG DBUS CONGESTED CYCLE: 3.936
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1093
  FULL:      29586
