// Seed: 2175073204
module module_0 ();
  wire id_2;
  assign id_1 = 1'h0 - id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  wand  id_3  ,  id_4  ,  id_5  ,  id_6  =  1  ,  id_7  ,  id_8  ,  id_9  ,  id_10  =  id_9  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  nand (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16#(
        .id_17(1),
        .id_18(id_19),
        .id_20(id_21),
        .id_22(id_12),
        .id_23(1),
        .id_24(1'b0)
    ),
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_31;
  module_0();
  wire id_32;
  wire id_33;
  wire id_34 = 1'h0;
  wire id_35;
  wire id_36;
  always id_13 = 1;
  wire id_37;
  if (id_8[1] == 1'b0) wire id_38;
  else assign id_17 = 1;
  assign id_4 = id_23;
  wire id_39;
  assign id_16 = 1'b0;
endmodule
