<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="hls_recv_krnl" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="s_axis_udp_rx" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_udp_rx" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="m_axis_udp_tx" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_udp_tx" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="s_axis_udp_rx_meta" src_type="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_udp_rx_meta" hw_bitwidth="256" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="m_axis_udp_tx_meta" src_type="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="512" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_udp_tx_meta" hw_bitwidth="256" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="m_axis_tcp_listen_port" src_type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_listen_port" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="s_axis_tcp_port_status" src_type="stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="56" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_port_status" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="m_axis_tcp_open_connection" src_type="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_open_connection" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="s_axis_tcp_open_status" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_open_status" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="m_axis_tcp_close_connection" src_type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_close_connection" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="s_axis_tcp_notification" src_type="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="256" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_notification" hw_bitwidth="128" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="m_axis_tcp_read_pkg" src_type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_read_pkg" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="s_axis_tcp_rx_meta" src_type="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_rx_meta" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="s_axis_tcp_rx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_rx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="13" access_type="w" src_name="m_axis_tcp_tx_meta" src_type="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_tx_meta" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="14" access_type="w" src_name="m_axis_tcp_tx_data" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_tx_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="s_axis_tcp_tx_status" src_type="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_tx_status" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="16" access_type="r" src_name="useConn" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="basePort" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="delay" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="19" access_type="r" src_name="expectedRxByteCnt" src_type="ap_uint&lt;64&gt;" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="out_time" src_type="ap_uint&lt;64&gt;*" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
