# simple-rv32i
simple rv32i (risc-v 32-bit integer core) in verilog

refs:
https://riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications
https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html
