
---------- Begin Simulation Statistics ----------
final_tick                                  252288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115584                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856524                       # Number of bytes of host memory used
host_op_rate                                   133472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.33                       # Real time elapsed on the host
host_tick_rate                               58317209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500004                       # Number of instructions simulated
sim_ops                                        577416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000252                       # Number of seconds simulated
sim_ticks                                   252288000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.120838                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   63012                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64880                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3363                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                187                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              505                       # Number of indirect misses.
system.cpu.branchPred.lookups                  151612                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        56938                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        24410                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        52968                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        28380                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          323                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           84                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         6025                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1358                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1546                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          797                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1473                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          279                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          651                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          425                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          874                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          329                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          467                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          441                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          462                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          724                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          900                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          310                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          492                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          450                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          835                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          612                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          218                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          915                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          757                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           87                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          236                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        58948                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          972                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1961                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          838                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2508                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1103                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         2043                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          654                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1442                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1026                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          658                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          410                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          930                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          480                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          451                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          449                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          365                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          617                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          866                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          779                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          917                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          404                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          691                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          991                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        18936                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          158                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          654                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   20867                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    179490                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176163                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2587                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     125971                       # Number of branches committed
system.cpu.commit.bw_lim_events                 37230                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           57195                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500810                       # Number of instructions committed
system.cpu.commit.committedOps                 578222                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       413504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.398347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.419959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       234270     56.65%     56.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        75984     18.38%     75.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32220      7.79%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16867      4.08%     86.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5203      1.26%     88.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4526      1.09%     89.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4513      1.09%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2691      0.65%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        37230      9.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       413504                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18534                       # Number of function calls committed.
system.cpu.commit.int_insts                    519669                       # Number of committed integer instructions.
system.cpu.commit.loads                        113713                       # Number of loads committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           400382     69.24%     69.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.01%     69.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              7      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             9      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              70      0.01%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              71      0.01%     69.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          113713     19.67%     88.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          63777     11.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            578222                       # Class of committed instruction
system.cpu.commit.refs                         177490                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       764                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500004                       # Number of Instructions Simulated
system.cpu.committedOps                        577416                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.009146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.009146                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                229385                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   795                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                61243                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 656978                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    84243                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     86108                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2644                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2584                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19747                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      151612                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    100858                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        276034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1675                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         601294                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6840                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.300473                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             142603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              84066                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.191679                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             422127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.634176                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.674871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   269113     63.75%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19161      4.54%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28269      6.70%     74.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26181      6.20%     81.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8375      1.98%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    13485      3.19%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5530      1.31%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14621      3.46%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    37392      8.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               422127                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           82450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2900                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132291                       # Number of branches executed
system.cpu.iew.exec_nop                           889                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.216354                       # Inst execution rate
system.cpu.iew.exec_refs                       188388                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66763                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6853                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                124716                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               445                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                68949                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              635820                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                121625                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4160                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                613744                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   690                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2644                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   726                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            70                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2203                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1786                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5172                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1957                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            943                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    559912                       # num instructions consuming a value
system.cpu.iew.wb_count                        608626                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.587423                       # average fanout of values written-back
system.cpu.iew.wb_producers                    328905                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.206210                       # insts written-back per cycle
system.cpu.iew.wb_sent                         610126                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   657828                       # number of integer regfile reads
system.cpu.int_regfile_writes                  445802                       # number of integer regfile writes
system.cpu.ipc                               0.990937                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.990937                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                28      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                427303     69.15%     69.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.01%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    11      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 15      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   85      0.01%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.02%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  107      0.02%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  60      0.01%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               122792     19.87%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67353     10.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 617904                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8564                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013860                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1886     22.02%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.05%     22.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     14      0.16%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3197     37.33%     59.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3463     40.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 625439                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1664873                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       607734                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            690982                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     634853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    617904                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           57512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               358                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        422127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.463787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.009594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              210117     49.78%     49.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               66762     15.82%     65.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               41285      9.78%     75.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               36909      8.74%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               28617      6.78%     90.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10583      2.51%     93.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12793      3.03%     96.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6784      1.61%     98.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8277      1.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          422127                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.224598                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1001                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1984                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          892                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1488                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               409                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              506                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               124716                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               68949                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  521324                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    138                       # number of misc regfile writes
system.cpu.numCycles                           504577                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    9889                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                588900                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3317                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93057                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                934960                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 646018                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              659379                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     96946                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2482                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2644                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 21904                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    70468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           692929                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         197687                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              11495                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     89412                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             95                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1640                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1011249                       # The number of ROB reads
system.cpu.rob.rob_writes                     1279486                       # The number of ROB writes
system.cpu.timesIdled                            1374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1084                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     450                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4763                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1200                       # Transaction distribution
system.membus.trans_dist::ReadExReq               352                       # Transaction distribution
system.membus.trans_dist::ReadExResp              352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        99328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   99328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1562                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1562    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1562                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1941500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8244000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1685                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2181                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          303                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           10                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       247424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        49088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 296512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2847     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4176500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            990500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3271500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   96                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1286                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1190                       # number of overall hits
system.l2.overall_hits::.cpu.data                  96                       # number of overall hits
system.l2.overall_hits::total                    1286                       # number of overall hits
system.l2.demand_misses::.cpu.inst                991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               991                       # number of overall misses
system.l2.overall_misses::.cpu.data               561                       # number of overall misses
system.l2.overall_misses::total                  1552                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     45156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        123290500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78134500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     45156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       123290500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.454379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.853881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.454379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.853881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78844.096872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80491.978610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79439.755155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78844.096872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80491.978610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79439.755155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1552                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1552                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     39546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    107770500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     39546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    107770500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.454379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.853881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546864                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.454379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.853881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546864                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68844.096872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70491.978610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69439.755155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68844.096872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70491.978610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69439.755155                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1685                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1685                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1685                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     27716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78738.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78738.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68738.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68738.636364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78134500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78134500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.454379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.454379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78844.096872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78844.096872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.454379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.454379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68844.096872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68844.096872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17440000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.689769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.689769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83444.976077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83444.976077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.689769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.689769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73444.976077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73444.976077                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1267.110551                       # Cycle average of tags in use
system.l2.tags.total_refs                        4752                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.048108                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.635189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       820.363557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       442.111805                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.047577                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     39655                       # Number of tag accesses
system.l2.tags.data_accesses                    39655                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          63424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              99328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1552                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         251395231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         142313546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393708777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    251395231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        251395231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        251395231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        142313546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            393708777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14798500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43898500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9535.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28285.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.838710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.060078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.651770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          120     32.26%     32.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     29.84%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62     16.67%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      5.91%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.23%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.08%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.42%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.15%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          372                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  99328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   99328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     250990000                       # Total gap between requests
system.mem_ctrls.avgGap                     161720.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        63424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 251395230.847285658121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 142313546.423135489225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27447000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16451500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27696.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29325.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6233220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         77402580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         31697760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          137250855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.024508                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     81629000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    162339000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1192380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               633765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4848060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         74861520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         33837600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          135041805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.268443                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     87352750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    156615250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        98368                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98368                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        98368                       # number of overall hits
system.cpu.icache.overall_hits::total           98368                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2489                       # number of overall misses
system.cpu.icache.overall_misses::total          2489                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112047499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112047499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112047499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112047499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       100857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       100857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024679                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45017.074729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45017.074729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45017.074729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45017.074729                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1500                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.947368                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1685                       # number of writebacks
system.cpu.icache.writebacks::total              1685                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93987499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93987499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93987499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93987499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021625                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021625                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021625                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021625                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43093.763870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43093.763870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43093.763870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43093.763870                       # average overall mshr miss latency
system.cpu.icache.replacements                   1685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        98368                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98368                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2489                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112047499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112047499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       100857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45017.074729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45017.074729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93987499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93987499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43093.763870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43093.763870                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.179569                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              100549                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2181                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.102247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.179569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            203895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           203895                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       178678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           178678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       178842                       # number of overall hits
system.cpu.dcache.overall_hits::total          178842                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2403                       # number of overall misses
system.cpu.dcache.overall_misses::total          2403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    158318455                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    158318455                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    158318455                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    158318455                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       181078                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       181078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       181245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       181245                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65966.022917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65966.022917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65883.668331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65883.668331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.480519                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.dcache.writebacks::total               110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1737                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1737                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     46866494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     46866494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47356994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47356994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003675                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70688.527903                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70688.527903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71106.597598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71106.597598                       # average overall mshr miss latency
system.cpu.dcache.replacements                    230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116667                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62688.909774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62688.909774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61162.207358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61162.207358                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124745458                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124745458                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67031.412144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67031.412144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1504                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1504                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28363497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28363497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005589                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79449.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79449.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       490500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       490500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017964                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017964                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       163500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       163500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           39                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.024390                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.024390                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           32                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           366.100594                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              179580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               667                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            269.235382                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   366.100594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715040                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.715040                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            363303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           363303                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    252288000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    252288000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
