#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 05:37:42 2025
# Process ID: 55254
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.957 ; gain = 114.992 ; free physical = 248785 ; free virtual = 376494
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55266
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2825.344 ; gain = 392.512 ; free physical = 248867 ; free virtual = 376576
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1000/reduction-in1000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3195.375 ; gain = 762.543 ; free physical = 246688 ; free virtual = 374402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3195.375 ; gain = 762.543 ; free physical = 241510 ; free virtual = 369224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3203.379 ; gain = 770.547 ; free physical = 241510 ; free virtual = 369224
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3969.590 ; gain = 1536.758 ; free physical = 247713 ; free virtual = 375431
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 127   
	                8 Bit    Registers := 1147  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1873  
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1154  
	   2 Input    7 Bit        Muxes := 1740  
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i74_i_i_i_reg_60818_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_reg_60668_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i74_i_reg_60578_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i146_i_reg_60548_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i386_i_reg_60488_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i936_i_reg_60358_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_reg_60128_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i_i_i_reg_59908_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_reg_59878_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i_i_reg_59838_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[3]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[3]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[4]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[4]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[5]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[5]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[6]' (FDE) to 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[6]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[7]' (FDE) to 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[7]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[8]' (FDE) to 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[8]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[10]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[10]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_1_reg_60833_reg[11]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_1_reg_60843_reg[11]' (FDE) to 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i148_i_i_i_i_reg_60838_reg[7]' (FDE) to 'agg_tmp_i_i_i146_i_i_i_i_reg_60828_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i146_i_i_i_i_reg_60828_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_1_reg_60773_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_reg_60778_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_reg_60768_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_60733_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_60743_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_60738_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_reg_60728_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_1_reg_60593_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_1_reg_60603_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_1_reg_60633_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_1_reg_60643_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i462_i_i_reg_60638_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i460_i_i_reg_60628_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i460_i_i_reg_60628_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_reg_60598_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_reg_60598_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_60588_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i614_i_i_reg_60588_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i302_i_i_i_reg_60758_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i780_i_reg_60388_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21246_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i_1_reg_59963_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i_i_1_reg_59963_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i_1_reg_59973_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i_1_reg_59983_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i_1_reg_59983_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i_1_reg_59963_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i_i_1_reg_59973_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i_i_1_reg_59973_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i_i_1_reg_59983_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i_1_reg_59983_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_1_reg_59953_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21216_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i146_i_i_i_1_reg_60793_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i146_i_i_reg_60708_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21266_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i160_i_i_i_i_reg_60878_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i_i_i_reg_59778_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21186_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i_i706_i_reg_60408_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i1278_i_reg_60888_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21152_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_12056_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_12052_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_12048_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_12044_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_12040_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 4059.227 ; gain = 1626.395 ; free physical = 235166 ; free virtual = 362936
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:28 . Memory (MB): peak = 4061.242 ; gain = 1628.410 ; free physical = 232716 ; free virtual = 360523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:33 . Memory (MB): peak = 4110.262 ; gain = 1677.430 ; free physical = 234464 ; free virtual = 362276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:41 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 234606 ; free virtual = 362442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:42 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 234605 ; free virtual = 362441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 234469 ; free virtual = 362305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:43 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 234468 ; free virtual = 362304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:01 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 229420 ; free virtual = 357256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:01 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 232861 ; free virtual = 360697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |  1340|
|4     |LUT3  |  1288|
|5     |LUT4  |  6014|
|6     |LUT5  |  8741|
|7     |LUT6  |  8470|
|8     |MUXF7 |    15|
|9     |FDRE  |  9640|
|10    |FDSE  |    16|
|11    |IBUF  |  8004|
|12    |OBUF  |    48|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                                  |Cells |
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                                |                                                                        | 43583|
|2     |  Block_entry24_proc_U0                                            |hls_dummy_Block_entry24_proc                                            |    35|
|3     |  sparse_arr_feat_reduce_out_1_U                                   |hls_dummy_fifo_w8_d2_S                                                  |    37|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_7                                       |    29|
|5     |  sparse_arr_feat_reduce_out_2_U                                   |hls_dummy_fifo_w8_d2_S_0                                                |    37|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_6                                       |    29|
|7     |  sparse_arr_feat_reduce_out_3_U                                   |hls_dummy_fifo_w8_d2_S_1                                                |    43|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_5                                       |    29|
|9     |  sparse_arr_feat_reduce_out_4_U                                   |hls_dummy_fifo_w8_d2_S_2                                                |    42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_4                                       |    29|
|11    |  sparse_arr_feat_reduce_out_U                                     |hls_dummy_fifo_w8_d2_S_3                                                |    38|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg                                         |    29|
|13    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4 | 35293|
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:01 . Memory (MB): peak = 4121.238 ; gain = 1688.406 ; free physical = 234042 ; free virtual = 361878
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 4125.148 ; gain = 1692.316 ; free physical = 247830 ; free virtual = 375666
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:06 . Memory (MB): peak = 4125.148 ; gain = 1692.316 ; free physical = 247827 ; free virtual = 375655
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4125.148 ; gain = 0.000 ; free physical = 247793 ; free virtual = 375621
INFO: [Netlist 29-17] Analyzing 8020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_20_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4268.730 ; gain = 0.000 ; free physical = 247693 ; free virtual = 375520
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8004 instances

Synth Design complete | Checksum: 86476b6d
INFO: [Common 17-83] Releasing license: Synthesis
150 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:19 . Memory (MB): peak = 4268.730 ; gain = 1859.773 ; free physical = 247687 ; free virtual = 375514
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16769.847; main = 3548.225; forked = 13537.559
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21807.848; main = 4268.734; forked = 17686.605
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4332.762 ; gain = 64.031 ; free physical = 246428 ; free virtual = 374255

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9d5e127f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.152 ; gain = 70.391 ; free physical = 246148 ; free virtual = 373976

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9d5e127f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247483 ; free virtual = 375311
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9d5e127f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247479 ; free virtual = 375307
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e8eec48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247475 ; free virtual = 375303
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: d5595abf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247473 ; free virtual = 375300
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 108c91dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247411 ; free virtual = 375238
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cbd603b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247469 ; free virtual = 375296

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cbd603b8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247468 ; free virtual = 375295

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cbd603b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247468 ; free virtual = 375295

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247468 ; free virtual = 375295
Ending Netlist Obfuscation Task | Checksum: cbd603b8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4593.090 ; gain = 0.000 ; free physical = 247468 ; free virtual = 375295
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4593.090 ; gain = 324.359 ; free physical = 247468 ; free virtual = 375295
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 05:40:27 2025...
