From f5f9edf7494839277d1e4b4336d90ee1486cba10 Mon Sep 17 00:00:00 2001
From: Robin Gong <B38343@freescale.com>
Date: Wed, 5 Sep 2012 16:17:32 +0800
Subject: [PATCH 2011/2508] ENGR00223097 sabresd pfuze:increase
 VDDARM_IN&VDDSOC_IN to 1.475V for 1.2G

consider ripple, IR drop and pfuze tolerance, we need incrase VDDARM_IN and
VDDSOC_IN to 1.475V.

Signed-off-by: Robin Gong <B38343@freescale.com>
---
 arch/arm/mach-mx6/mx6q_sabresd_pmic_pfuze100.c |    8 ++++----
 1 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-mx6/mx6q_sabresd_pmic_pfuze100.c b/arch/arm/mach-mx6/mx6q_sabresd_pmic_pfuze100.c
index 69daddf..cbde449 100644
--- a/arch/arm/mach-mx6/mx6q_sabresd_pmic_pfuze100.c
+++ b/arch/arm/mach-mx6/mx6q_sabresd_pmic_pfuze100.c
@@ -402,16 +402,16 @@ static int pfuze100_init(struct mc_pfuze *pfuze)
 	int ret;
 	unsigned int reg;
 	if (arm_max_freq == CPU_AT_1_2GHz) {
-		/*VDDARM_IN 1.425V*/
+		/*VDDARM_IN 1.475V*/
 		ret = pfuze_reg_rmw(pfuze, PFUZE100_SW1AVOL,
 					PFUZE100_SW1AVOL_VSEL_M,
-					0x2d);
+					0x2f);
 		if (ret)
 			goto err;
-		/*VDDSOC_IN 1.425V*/
+		/*VDDSOC_IN 1.475V*/
 		ret = pfuze_reg_rmw(pfuze, PFUZE100_SW1CVOL,
 					PFUZE100_SW1CVOL_VSEL_M,
-					0x2d);
+					0x2f);
 		if (ret)
 			goto err;
 		/*set VDDSOC&VDDPU to 1.25V*/
-- 
1.7.7.4

