
BMS_Project_stm32F407G.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006da0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a48  08006f30  08006f30  00007f30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007978  08007978  000091e4  2**0
                  CONTENTS
  4 .ARM          00000008  08007978  08007978  00008978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007980  08007980  000091e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007980  08007980  00008980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007984  08007984  00008984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08007988  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091e4  2**0
                  CONTENTS
 10 .bss          00000664  200001e4  200001e4  000091e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000848  20000848  000091e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a0ba  00000000  00000000  00009214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f1b  00000000  00000000  000132ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a10  00000000  00000000  000151f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000797  00000000  00000000  00015c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000232ee  00000000  00000000  00016397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e735  00000000  00000000  00039685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2691  00000000  00000000  00047dba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a44b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003a10  00000000  00000000  0011a490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0011dea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f18 	.word	0x08006f18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08006f18 	.word	0x08006f18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <buzzer_init>:
#include "buzzer.h"

void buzzer_init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <buzzer_init+0x60>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f54:	4a10      	ldr	r2, [pc, #64]	@ (8000f98 <buzzer_init+0x60>)
 8000f56:	f043 0302 	orr.w	r3, r3, #2
 8000f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <buzzer_init+0x60>)
 8000f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	603b      	str	r3, [r7, #0]
 8000f66:	683b      	ldr	r3, [r7, #0]
	/*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f6e:	480b      	ldr	r0, [pc, #44]	@ (8000f9c <buzzer_init+0x64>)
 8000f70:	f002 f82a 	bl	8002fc8 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PC9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f78:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <buzzer_init+0x64>)
 8000f8c:	f001 fe80 	bl	8002c90 <HAL_GPIO_Init>
}
 8000f90:	bf00      	nop
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020800 	.word	0x40020800

08000fa0 <oled_init>:
#include "ssd1306.h"
#include "ssd1306_fonts.h"
#include "stdio.h"

// OLED Initialization Function
void oled_init(void) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
    ssd1306_Init();
 8000fa4:	f000 f8b2 	bl	800110c <ssd1306_Init>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <oled_display>:

// OLED Data Display Function
void oled_display(float voltage,float current, float soc, float power)
 {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08a      	sub	sp, #40	@ 0x28
 8000fb0:	af02      	add	r7, sp, #8
 8000fb2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000fb6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000fba:	ed87 1a01 	vstr	s2, [r7, #4]
 8000fbe:	edc7 1a00 	vstr	s3, [r7]
    //else
    //{
        //printf("OLED NOT Found! Check Wiring!\n");
    //}

    ssd1306_Fill(Black);
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f000 f90c 	bl	80011e0 <ssd1306_Fill>

        // Print Voltage
            sprintf(buffer, "V: %.2fV", voltage);
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f7ff fabd 	bl	8000548 <__aeabi_f2d>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	f107 0014 	add.w	r0, r7, #20
 8000fd6:	492b      	ldr	r1, [pc, #172]	@ (8001084 <oled_display+0xd8>)
 8000fd8:	f003 fe6e 	bl	8004cb8 <siprintf>
            ssd1306_SetCursor(2, 2);
 8000fdc:	2102      	movs	r1, #2
 8000fde:	2002      	movs	r0, #2
 8000fe0:	f000 fa48 	bl	8001474 <ssd1306_SetCursor>
            ssd1306_WriteString(buffer, Font_6x8, White);
 8000fe4:	4b28      	ldr	r3, [pc, #160]	@ (8001088 <oled_display+0xdc>)
 8000fe6:	f107 0014 	add.w	r0, r7, #20
 8000fea:	2201      	movs	r2, #1
 8000fec:	9200      	str	r2, [sp, #0]
 8000fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff0:	f000 fa1a 	bl	8001428 <ssd1306_WriteString>

            // Print Current
            sprintf(buffer, "I: %.2fA", current);
 8000ff4:	68b8      	ldr	r0, [r7, #8]
 8000ff6:	f7ff faa7 	bl	8000548 <__aeabi_f2d>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	f107 0014 	add.w	r0, r7, #20
 8001002:	4922      	ldr	r1, [pc, #136]	@ (800108c <oled_display+0xe0>)
 8001004:	f003 fe58 	bl	8004cb8 <siprintf>
            ssd1306_SetCursor(2, 12);
 8001008:	210c      	movs	r1, #12
 800100a:	2002      	movs	r0, #2
 800100c:	f000 fa32 	bl	8001474 <ssd1306_SetCursor>
            ssd1306_WriteString(buffer, Font_6x8, White);
 8001010:	4b1d      	ldr	r3, [pc, #116]	@ (8001088 <oled_display+0xdc>)
 8001012:	f107 0014 	add.w	r0, r7, #20
 8001016:	2201      	movs	r2, #1
 8001018:	9200      	str	r2, [sp, #0]
 800101a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800101c:	f000 fa04 	bl	8001428 <ssd1306_WriteString>

            // Print State of Charge (SOC)
            sprintf(buffer, "SOC: %.1f%%", soc);
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff fa91 	bl	8000548 <__aeabi_f2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	f107 0014 	add.w	r0, r7, #20
 800102e:	4918      	ldr	r1, [pc, #96]	@ (8001090 <oled_display+0xe4>)
 8001030:	f003 fe42 	bl	8004cb8 <siprintf>
            ssd1306_SetCursor(2, 22);
 8001034:	2116      	movs	r1, #22
 8001036:	2002      	movs	r0, #2
 8001038:	f000 fa1c 	bl	8001474 <ssd1306_SetCursor>
            ssd1306_WriteString(buffer, Font_6x8, White);
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <oled_display+0xdc>)
 800103e:	f107 0014 	add.w	r0, r7, #20
 8001042:	2201      	movs	r2, #1
 8001044:	9200      	str	r2, [sp, #0]
 8001046:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001048:	f000 f9ee 	bl	8001428 <ssd1306_WriteString>

            // Print Power
            sprintf(buffer, "P: %.2fW", power);
 800104c:	6838      	ldr	r0, [r7, #0]
 800104e:	f7ff fa7b 	bl	8000548 <__aeabi_f2d>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	f107 0014 	add.w	r0, r7, #20
 800105a:	490e      	ldr	r1, [pc, #56]	@ (8001094 <oled_display+0xe8>)
 800105c:	f003 fe2c 	bl	8004cb8 <siprintf>
            ssd1306_SetCursor(2, 32);
 8001060:	2120      	movs	r1, #32
 8001062:	2002      	movs	r0, #2
 8001064:	f000 fa06 	bl	8001474 <ssd1306_SetCursor>
            ssd1306_WriteString(buffer, Font_6x8, White);
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <oled_display+0xdc>)
 800106a:	f107 0014 	add.w	r0, r7, #20
 800106e:	2201      	movs	r2, #1
 8001070:	9200      	str	r2, [sp, #0]
 8001072:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001074:	f000 f9d8 	bl	8001428 <ssd1306_WriteString>

            ssd1306_UpdateScreen();
 8001078:	f000 f8ca 	bl	8001210 <ssd1306_UpdateScreen>

}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	08006f30 	.word	0x08006f30
 8001088:	080075e4 	.word	0x080075e4
 800108c:	08006f3c 	.word	0x08006f3c
 8001090:	08006f48 	.word	0x08006f48
 8001094:	08006f54 	.word	0x08006f54

08001098 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af04      	add	r7, sp, #16
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1,
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	9302      	str	r3, [sp, #8]
 80010b8:	2301      	movs	r3, #1
 80010ba:	9301      	str	r3, [sp, #4]
 80010bc:	1dfb      	adds	r3, r7, #7
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	2301      	movs	r3, #1
 80010c2:	2200      	movs	r2, #0
 80010c4:	2178      	movs	r1, #120	@ 0x78
 80010c6:	4803      	ldr	r0, [pc, #12]	@ (80010d4 <ssd1306_WriteCommand+0x2c>)
 80010c8:	f002 f8dc 	bl	8003284 <HAL_I2C_Mem_Write>
			HAL_MAX_DELAY);
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000698 	.word	0x20000698

080010d8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t *buffer, size_t buff_size) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af04      	add	r7, sp, #16
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer,
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	f04f 32ff 	mov.w	r2, #4294967295
 80010ea:	9202      	str	r2, [sp, #8]
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	2240      	movs	r2, #64	@ 0x40
 80010f6:	2178      	movs	r1, #120	@ 0x78
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <ssd1306_WriteData+0x30>)
 80010fa:	f002 f8c3 	bl	8003284 <HAL_I2C_Mem_Write>
			buff_size, HAL_MAX_DELAY);
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000698 	.word	0x20000698

0800110c <ssd1306_Init>:
	}
	return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 8001110:	f7ff ffc2 	bl	8001098 <ssd1306_Reset>

	// Wait for the screen to boot
	HAL_Delay(100);
 8001114:	2064      	movs	r0, #100	@ 0x64
 8001116:	f001 f8b1 	bl	800227c <HAL_Delay>

	// Init OLED
	ssd1306_SetDisplayOn(0); //display off
 800111a:	2000      	movs	r0, #0
 800111c:	f000 f9d6 	bl	80014cc <ssd1306_SetDisplayOn>

	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001120:	2020      	movs	r0, #32
 8001122:	f7ff ffc1 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001126:	2000      	movs	r0, #0
 8001128:	f7ff ffbe 	bl	80010a8 <ssd1306_WriteCommand>
								// 10b,Page Addressing Mode (RESET); 11b,Invalid

	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800112c:	20b0      	movs	r0, #176	@ 0xb0
 800112e:	f7ff ffbb 	bl	80010a8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001132:	20c8      	movs	r0, #200	@ 0xc8
 8001134:	f7ff ffb8 	bl	80010a8 <ssd1306_WriteCommand>
#endif

	ssd1306_WriteCommand(0x00); //---set low column address
 8001138:	2000      	movs	r0, #0
 800113a:	f7ff ffb5 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 800113e:	2010      	movs	r0, #16
 8001140:	f7ff ffb2 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001144:	2040      	movs	r0, #64	@ 0x40
 8001146:	f7ff ffaf 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_SetContrast(0xFF);
 800114a:	20ff      	movs	r0, #255	@ 0xff
 800114c:	f000 f9aa 	bl	80014a4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001150:	20a1      	movs	r0, #161	@ 0xa1
 8001152:	f7ff ffa9 	bl	80010a8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
	ssd1306_WriteCommand(0xA6); //--set normal color
 8001156:	20a6      	movs	r0, #166	@ 0xa6
 8001158:	f7ff ffa6 	bl	80010a8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800115c:	20a8      	movs	r0, #168	@ 0xa8
 800115e:	f7ff ffa3 	bl	80010a8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	ssd1306_WriteCommand(0x3F); //
 8001162:	203f      	movs	r0, #63	@ 0x3f
 8001164:	f7ff ffa0 	bl	80010a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001168:	20a4      	movs	r0, #164	@ 0xa4
 800116a:	f7ff ff9d 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800116e:	20d3      	movs	r0, #211	@ 0xd3
 8001170:	f7ff ff9a 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8001174:	2000      	movs	r0, #0
 8001176:	f7ff ff97 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800117a:	20d5      	movs	r0, #213	@ 0xd5
 800117c:	f7ff ff94 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001180:	20f0      	movs	r0, #240	@ 0xf0
 8001182:	f7ff ff91 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001186:	20d9      	movs	r0, #217	@ 0xd9
 8001188:	f7ff ff8e 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 800118c:	2022      	movs	r0, #34	@ 0x22
 800118e:	f7ff ff8b 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001192:	20da      	movs	r0, #218	@ 0xda
 8001194:	f7ff ff88 	bl	80010a8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
	ssd1306_WriteCommand(0x12);
 8001198:	2012      	movs	r0, #18
 800119a:	f7ff ff85 	bl	80010a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

	ssd1306_WriteCommand(0xDB); //--set vcomh
 800119e:	20db      	movs	r0, #219	@ 0xdb
 80011a0:	f7ff ff82 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80011a4:	2020      	movs	r0, #32
 80011a6:	f7ff ff7f 	bl	80010a8 <ssd1306_WriteCommand>

	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80011aa:	208d      	movs	r0, #141	@ 0x8d
 80011ac:	f7ff ff7c 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 80011b0:	2014      	movs	r0, #20
 80011b2:	f7ff ff79 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80011b6:	2001      	movs	r0, #1
 80011b8:	f000 f988 	bl	80014cc <ssd1306_SetDisplayOn>

	// Clear screen
	ssd1306_Fill(Black);
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 f80f 	bl	80011e0 <ssd1306_Fill>

	// Flush buffer to screen
	ssd1306_UpdateScreen();
 80011c2:	f000 f825 	bl	8001210 <ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 80011c6:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <ssd1306_Init+0xd0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80011cc:	4b03      	ldr	r3, [pc, #12]	@ (80011dc <ssd1306_Init+0xd0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 80011d2:	4b02      	ldr	r3, [pc, #8]	@ (80011dc <ssd1306_Init+0xd0>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	711a      	strb	r2, [r3, #4]
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000600 	.word	0x20000600

080011e0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF,
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d101      	bne.n	80011f4 <ssd1306_Fill+0x14>
 80011f0:	2300      	movs	r3, #0
 80011f2:	e000      	b.n	80011f6 <ssd1306_Fill+0x16>
 80011f4:	23ff      	movs	r3, #255	@ 0xff
 80011f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011fa:	4619      	mov	r1, r3
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <ssd1306_Fill+0x2c>)
 80011fe:	f003 fdbe 	bl	8004d7e <memset>
			sizeof(SSD1306_Buffer));
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000200 	.word	0x20000200

08001210 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
	// depends on the screen height:
	//
	//  * 32px   ==  4 pages
	//  * 64px   ==  8 pages
	//  * 128px  ==  16 pages
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001216:	2300      	movs	r3, #0
 8001218:	71fb      	strb	r3, [r7, #7]
 800121a:	e016      	b.n	800124a <ssd1306_UpdateScreen+0x3a>
		ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	3b50      	subs	r3, #80	@ 0x50
 8001220:	b2db      	uxtb	r3, r3
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ff40 	bl	80010a8 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff ff3d 	bl	80010a8 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800122e:	2010      	movs	r0, #16
 8001230:	f7ff ff3a 	bl	80010a8 <ssd1306_WriteCommand>
		ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	01db      	lsls	r3, r3, #7
 8001238:	4a08      	ldr	r2, [pc, #32]	@ (800125c <ssd1306_UpdateScreen+0x4c>)
 800123a:	4413      	add	r3, r2
 800123c:	2180      	movs	r1, #128	@ 0x80
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff4a 	bl	80010d8 <ssd1306_WriteData>
	for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	3301      	adds	r3, #1
 8001248:	71fb      	strb	r3, [r7, #7]
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b07      	cmp	r3, #7
 800124e:	d9e5      	bls.n	800121c <ssd1306_UpdateScreen+0xc>
	}
}
 8001250:	bf00      	nop
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000200 	.word	0x20000200

08001260 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
 800126a:	460b      	mov	r3, r1
 800126c:	71bb      	strb	r3, [r7, #6]
 800126e:	4613      	mov	r3, r2
 8001270:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	2b00      	cmp	r3, #0
 8001278:	db3d      	blt.n	80012f6 <ssd1306_DrawPixel+0x96>
 800127a:	79bb      	ldrb	r3, [r7, #6]
 800127c:	2b3f      	cmp	r3, #63	@ 0x3f
 800127e:	d83a      	bhi.n	80012f6 <ssd1306_DrawPixel+0x96>
		// Don't write outside the buffer
		return;
	}

	// Draw in the right color
	if (color == White) {
 8001280:	797b      	ldrb	r3, [r7, #5]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d11a      	bne.n	80012bc <ssd1306_DrawPixel+0x5c>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001286:	79fa      	ldrb	r2, [r7, #7]
 8001288:	79bb      	ldrb	r3, [r7, #6]
 800128a:	08db      	lsrs	r3, r3, #3
 800128c:	b2d8      	uxtb	r0, r3
 800128e:	4603      	mov	r3, r0
 8001290:	01db      	lsls	r3, r3, #7
 8001292:	4413      	add	r3, r2
 8001294:	4a1b      	ldr	r2, [pc, #108]	@ (8001304 <ssd1306_DrawPixel+0xa4>)
 8001296:	5cd3      	ldrb	r3, [r2, r3]
 8001298:	b25a      	sxtb	r2, r3
 800129a:	79bb      	ldrb	r3, [r7, #6]
 800129c:	f003 0307 	and.w	r3, r3, #7
 80012a0:	2101      	movs	r1, #1
 80012a2:	fa01 f303 	lsl.w	r3, r1, r3
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b259      	sxtb	r1, r3
 80012ac:	79fa      	ldrb	r2, [r7, #7]
 80012ae:	4603      	mov	r3, r0
 80012b0:	01db      	lsls	r3, r3, #7
 80012b2:	4413      	add	r3, r2
 80012b4:	b2c9      	uxtb	r1, r1
 80012b6:	4a13      	ldr	r2, [pc, #76]	@ (8001304 <ssd1306_DrawPixel+0xa4>)
 80012b8:	54d1      	strb	r1, [r2, r3]
 80012ba:	e01d      	b.n	80012f8 <ssd1306_DrawPixel+0x98>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80012bc:	79fa      	ldrb	r2, [r7, #7]
 80012be:	79bb      	ldrb	r3, [r7, #6]
 80012c0:	08db      	lsrs	r3, r3, #3
 80012c2:	b2d8      	uxtb	r0, r3
 80012c4:	4603      	mov	r3, r0
 80012c6:	01db      	lsls	r3, r3, #7
 80012c8:	4413      	add	r3, r2
 80012ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001304 <ssd1306_DrawPixel+0xa4>)
 80012cc:	5cd3      	ldrb	r3, [r2, r3]
 80012ce:	b25a      	sxtb	r2, r3
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	f003 0307 	and.w	r3, r3, #7
 80012d6:	2101      	movs	r1, #1
 80012d8:	fa01 f303 	lsl.w	r3, r1, r3
 80012dc:	b25b      	sxtb	r3, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	b25b      	sxtb	r3, r3
 80012e2:	4013      	ands	r3, r2
 80012e4:	b259      	sxtb	r1, r3
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4603      	mov	r3, r0
 80012ea:	01db      	lsls	r3, r3, #7
 80012ec:	4413      	add	r3, r2
 80012ee:	b2c9      	uxtb	r1, r1
 80012f0:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <ssd1306_DrawPixel+0xa4>)
 80012f2:	54d1      	strb	r1, [r2, r3]
 80012f4:	e000      	b.n	80012f8 <ssd1306_DrawPixel+0x98>
		return;
 80012f6:	bf00      	nop
	}
}
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000200 	.word	0x20000200

08001308 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b089      	sub	sp, #36	@ 0x24
 800130c:	af00      	add	r7, sp, #0
 800130e:	4604      	mov	r4, r0
 8001310:	4638      	mov	r0, r7
 8001312:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001316:	4623      	mov	r3, r4
 8001318:	73fb      	strb	r3, [r7, #15]
	uint32_t i, b, j;

	// Check if character is valid
	if (ch < 32 || ch > 126)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	2b1f      	cmp	r3, #31
 800131e:	d902      	bls.n	8001326 <ssd1306_WriteChar+0x1e>
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b7e      	cmp	r3, #126	@ 0x7e
 8001324:	d901      	bls.n	800132a <ssd1306_WriteChar+0x22>
		return 0;
 8001326:	2300      	movs	r3, #0
 8001328:	e077      	b.n	800141a <ssd1306_WriteChar+0x112>

	// Check remaining space on current line
	if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800132a:	4b3e      	ldr	r3, [pc, #248]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	461a      	mov	r2, r3
 8001330:	783b      	ldrb	r3, [r7, #0]
 8001332:	4413      	add	r3, r2
 8001334:	2b80      	cmp	r3, #128	@ 0x80
 8001336:	dc06      	bgt.n	8001346 <ssd1306_WriteChar+0x3e>
	SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height)) {
 8001338:	4b3a      	ldr	r3, [pc, #232]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 800133a:	885b      	ldrh	r3, [r3, #2]
 800133c:	461a      	mov	r2, r3
 800133e:	787b      	ldrb	r3, [r7, #1]
 8001340:	4413      	add	r3, r2
	if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001342:	2b40      	cmp	r3, #64	@ 0x40
 8001344:	dd01      	ble.n	800134a <ssd1306_WriteChar+0x42>
		// Not enough space on current line
		return 0;
 8001346:	2300      	movs	r3, #0
 8001348:	e067      	b.n	800141a <ssd1306_WriteChar+0x112>
	}

	// Use the font to write
	for (i = 0; i < Font.height; i++) {
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	e04e      	b.n	80013ee <ssd1306_WriteChar+0xe6>
		b = Font.data[(ch - 32) * Font.height + i];
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	3b20      	subs	r3, #32
 8001356:	7879      	ldrb	r1, [r7, #1]
 8001358:	fb01 f303 	mul.w	r3, r1, r3
 800135c:	4619      	mov	r1, r3
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	440b      	add	r3, r1
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.width; j++) {
 800136a:	2300      	movs	r3, #0
 800136c:	61bb      	str	r3, [r7, #24]
 800136e:	e036      	b.n	80013de <ssd1306_WriteChar+0xd6>
			if ((b << j) & 0x8000) {
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <ssd1306_WriteChar+0xa0>
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 8001380:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	b2da      	uxtb	r2, r3
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	b2d8      	uxtb	r0, r3
 800138e:	4b25      	ldr	r3, [pc, #148]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 8001390:	885b      	ldrh	r3, [r3, #2]
 8001392:	b2da      	uxtb	r2, r3
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	4413      	add	r3, r2
 800139a:	b2db      	uxtb	r3, r3
 800139c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80013a0:	4619      	mov	r1, r3
 80013a2:	f7ff ff5d 	bl	8001260 <ssd1306_DrawPixel>
 80013a6:	e017      	b.n	80013d8 <ssd1306_WriteChar+0xd0>
						(SSD1306_COLOR) color);
			} else {
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i),
 80013a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	b2da      	uxtb	r2, r3
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	4413      	add	r3, r2
 80013b4:	b2d8      	uxtb	r0, r3
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 80013b8:	885b      	ldrh	r3, [r3, #2]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	4413      	add	r3, r2
 80013c2:	b2d9      	uxtb	r1, r3
 80013c4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	bf0c      	ite	eq
 80013cc:	2301      	moveq	r3, #1
 80013ce:	2300      	movne	r3, #0
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	f7ff ff44 	bl	8001260 <ssd1306_DrawPixel>
		for (j = 0; j < Font.width; j++) {
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	3301      	adds	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
 80013de:	783b      	ldrb	r3, [r7, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d3c3      	bcc.n	8001370 <ssd1306_WriteChar+0x68>
	for (i = 0; i < Font.height; i++) {
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	3301      	adds	r3, #1
 80013ec:	61fb      	str	r3, [r7, #28]
 80013ee:	787b      	ldrb	r3, [r7, #1]
 80013f0:	461a      	mov	r2, r3
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d3ab      	bcc.n	8001350 <ssd1306_WriteChar+0x48>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 80013fa:	881b      	ldrh	r3, [r3, #0]
 80013fc:	68ba      	ldr	r2, [r7, #8]
 80013fe:	2a00      	cmp	r2, #0
 8001400:	d005      	beq.n	800140e <ssd1306_WriteChar+0x106>
 8001402:	68b9      	ldr	r1, [r7, #8]
 8001404:	7bfa      	ldrb	r2, [r7, #15]
 8001406:	3a20      	subs	r2, #32
 8001408:	440a      	add	r2, r1
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	e000      	b.n	8001410 <ssd1306_WriteChar+0x108>
 800140e:	783a      	ldrb	r2, [r7, #0]
 8001410:	4413      	add	r3, r2
 8001412:	b29a      	uxth	r2, r3
 8001414:	4b03      	ldr	r3, [pc, #12]	@ (8001424 <ssd1306_WriteChar+0x11c>)
 8001416:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 8001418:	7bfb      	ldrb	r3, [r7, #15]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3724      	adds	r7, #36	@ 0x24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	20000600 	.word	0x20000600

08001428 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char *str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af02      	add	r7, sp, #8
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	4638      	mov	r0, r7
 8001432:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	while (*str) {
 8001436:	e013      	b.n	8001460 <ssd1306_WriteString+0x38>
		if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	7818      	ldrb	r0, [r3, #0]
 800143c:	7e3b      	ldrb	r3, [r7, #24]
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	463b      	mov	r3, r7
 8001442:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001444:	f7ff ff60 	bl	8001308 <ssd1306_WriteChar>
 8001448:	4603      	mov	r3, r0
 800144a:	461a      	mov	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d002      	beq.n	800145a <ssd1306_WriteString+0x32>
			// Char could not be written
			return *str;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	e008      	b.n	800146c <ssd1306_WriteString+0x44>
		}
		str++;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3301      	adds	r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1e7      	bne.n	8001438 <ssd1306_WriteString+0x10>
	}

	// Everything ok
	return *str;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	781b      	ldrb	r3, [r3, #0]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	460a      	mov	r2, r1
 800147e:	71fb      	strb	r3, [r7, #7]
 8001480:	4613      	mov	r3, r2
 8001482:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	b29a      	uxth	r2, r3
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <ssd1306_SetCursor+0x2c>)
 800148a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	b29a      	uxth	r2, r3
 8001490:	4b03      	ldr	r3, [pc, #12]	@ (80014a0 <ssd1306_SetCursor+0x2c>)
 8001492:	805a      	strh	r2, [r3, #2]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	20000600 	.word	0x20000600

080014a4 <ssd1306_SetContrast>:
		}
	}
	return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
	const uint8_t kSetContrastControlRegister = 0x81;
 80014ae:	2381      	movs	r3, #129	@ 0x81
 80014b0:	73fb      	strb	r3, [r7, #15]
	ssd1306_WriteCommand(kSetContrastControlRegister);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fdf7 	bl	80010a8 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(value);
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fdf3 	bl	80010a8 <ssd1306_WriteCommand>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
	...

080014cc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	if (on) {
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <ssd1306_SetDisplayOn+0x1c>
		value = 0xAF;   // Display on
 80014dc:	23af      	movs	r3, #175	@ 0xaf
 80014de:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 1;
 80014e0:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <ssd1306_SetDisplayOn+0x38>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	715a      	strb	r2, [r3, #5]
 80014e6:	e004      	b.n	80014f2 <ssd1306_SetDisplayOn+0x26>
	} else {
		value = 0xAE;   // Display off
 80014e8:	23ae      	movs	r3, #174	@ 0xae
 80014ea:	73fb      	strb	r3, [r7, #15]
		SSD1306.DisplayOn = 0;
 80014ec:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <ssd1306_SetDisplayOn+0x38>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	715a      	strb	r2, [r3, #5]
	}
	ssd1306_WriteCommand(value);
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fdd7 	bl	80010a8 <ssd1306_WriteCommand>
}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000600 	.word	0x20000600

08001508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800150c:	f000 fe44 	bl	8002198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001510:	f000 f868 	bl	80015e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001514:	f000 f9a2 	bl	800185c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001518:	f000 f972 	bl	8001800 <MX_I2C1_Init>
  MX_ADC1_Init();
 800151c:	f000 f8cc 	bl	80016b8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001520:	f000 f91c 	bl	800175c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  oled_init();
 8001524:	f7ff fd3c 	bl	8000fa0 <oled_init>
  buzzer_init();
 8001528:	f7ff fd06 	bl	8000f38 <buzzer_init>

  buzzer_off();
 800152c:	2201      	movs	r2, #1
 800152e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001532:	4827      	ldr	r0, [pc, #156]	@ (80015d0 <main+0xc8>)
 8001534:	f001 fd48 	bl	8002fc8 <HAL_GPIO_WritePin>
  oled_display(voltage,  current,soc,power);
 8001538:	4b26      	ldr	r3, [pc, #152]	@ (80015d4 <main+0xcc>)
 800153a:	edd3 7a00 	vldr	s15, [r3]
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <main+0xd0>)
 8001540:	ed93 7a00 	vldr	s14, [r3]
 8001544:	4b25      	ldr	r3, [pc, #148]	@ (80015dc <main+0xd4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	ee06 3a90 	vmov	s13, r3
 800154c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <main+0xd8>)
 8001552:	ed93 6a00 	vldr	s12, [r3]
 8001556:	eef0 1a46 	vmov.f32	s3, s12
 800155a:	eeb0 1a66 	vmov.f32	s2, s13
 800155e:	eef0 0a47 	vmov.f32	s1, s14
 8001562:	eeb0 0a67 	vmov.f32	s0, s15
 8001566:	f7ff fd21 	bl	8000fac <oled_display>
  {
    /* USER CODE END WHILE */


    /* USER CODE BEGIN 3 */
	   Read_Voltage();
 800156a:	f000 fac3 	bl	8001af4 <Read_Voltage>
	  Convert_ADC_To_Voltage();
 800156e:	f000 fadf 	bl	8001b30 <Convert_ADC_To_Voltage>
	  Read_Current();
 8001572:	f000 fb2d 	bl	8001bd0 <Read_Current>
	  Convert_ADC_To_Current();
 8001576:	f000 fb4f 	bl	8001c18 <Convert_ADC_To_Current>
	  power = voltage * current;
 800157a:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <main+0xcc>)
 800157c:	ed93 7a00 	vldr	s14, [r3]
 8001580:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <main+0xd0>)
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158a:	4b15      	ldr	r3, [pc, #84]	@ (80015e0 <main+0xd8>)
 800158c:	edc3 7a00 	vstr	s15, [r3]
	  oled_display(voltage, current,soc,power);
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <main+0xcc>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	4b10      	ldr	r3, [pc, #64]	@ (80015d8 <main+0xd0>)
 8001598:	ed93 7a00 	vldr	s14, [r3]
 800159c:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <main+0xd4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	ee06 3a90 	vmov	s13, r3
 80015a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80015a8:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <main+0xd8>)
 80015aa:	ed93 6a00 	vldr	s12, [r3]
 80015ae:	eef0 1a46 	vmov.f32	s3, s12
 80015b2:	eeb0 1a66 	vmov.f32	s2, s13
 80015b6:	eef0 0a47 	vmov.f32	s1, s14
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	f7ff fcf5 	bl	8000fac <oled_display>
	  HAL_Delay(500);
 80015c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015c6:	f000 fe59 	bl	800227c <HAL_Delay>
	   Read_Voltage();
 80015ca:	bf00      	nop
 80015cc:	e7cd      	b.n	800156a <main+0x62>
 80015ce:	bf00      	nop
 80015d0:	40020800 	.word	0x40020800
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000004 	.word	0x20000004
 80015dc:	2000000c 	.word	0x2000000c
 80015e0:	20000008 	.word	0x20000008

080015e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	@ 0x50
 80015e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ea:	f107 0320 	add.w	r3, r7, #32
 80015ee:	2230      	movs	r2, #48	@ 0x30
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 fbc3 	bl	8004d7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f8:	f107 030c 	add.w	r3, r7, #12
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	2300      	movs	r3, #0
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <SystemClock_Config+0xcc>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	4a27      	ldr	r2, [pc, #156]	@ (80016b0 <SystemClock_Config+0xcc>)
 8001612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001616:	6413      	str	r3, [r2, #64]	@ 0x40
 8001618:	4b25      	ldr	r3, [pc, #148]	@ (80016b0 <SystemClock_Config+0xcc>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <SystemClock_Config+0xd0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a21      	ldr	r2, [pc, #132]	@ (80016b4 <SystemClock_Config+0xd0>)
 800162e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <SystemClock_Config+0xd0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001640:	2301      	movs	r3, #1
 8001642:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001644:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164a:	2302      	movs	r3, #2
 800164c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800164e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001652:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001654:	2304      	movs	r3, #4
 8001656:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001658:	23a8      	movs	r3, #168	@ 0xa8
 800165a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800165c:	2302      	movs	r3, #2
 800165e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001660:	2307      	movs	r3, #7
 8001662:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001664:	f107 0320 	add.w	r3, r7, #32
 8001668:	4618      	mov	r0, r3
 800166a:	f002 f975 	bl	8003958 <HAL_RCC_OscConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001674:	f000 fb38 	bl	8001ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001678:	230f      	movs	r3, #15
 800167a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167c:	2302      	movs	r3, #2
 800167e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001684:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001688:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800168a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800168e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	2105      	movs	r1, #5
 8001696:	4618      	mov	r0, r3
 8001698:	f002 fbd6 	bl	8003e48 <HAL_RCC_ClockConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016a2:	f000 fb21 	bl	8001ce8 <Error_Handler>
  }
}
 80016a6:	bf00      	nop
 80016a8:	3750      	adds	r7, #80	@ 0x50
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40007000 	.word	0x40007000

080016b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016be:	463b      	mov	r3, r7
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016ca:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016cc:	4a21      	ldr	r2, [pc, #132]	@ (8001754 <MX_ADC1_Init+0x9c>)
 80016ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016de:	4b1c      	ldr	r3, [pc, #112]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016ea:	4b19      	ldr	r3, [pc, #100]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016f2:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016f8:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_ADC1_Init+0x98>)
 80016fa:	4a17      	ldr	r2, [pc, #92]	@ (8001758 <MX_ADC1_Init+0xa0>)
 80016fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016fe:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <MX_ADC1_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <MX_ADC1_Init+0x98>)
 8001706:	2201      	movs	r2, #1
 8001708:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <MX_ADC1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001712:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <MX_ADC1_Init+0x98>)
 8001714:	2201      	movs	r2, #1
 8001716:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001718:	480d      	ldr	r0, [pc, #52]	@ (8001750 <MX_ADC1_Init+0x98>)
 800171a:	f000 fdd3 	bl	80022c4 <HAL_ADC_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001724:	f000 fae0 	bl	8001ce8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001728:	2301      	movs	r3, #1
 800172a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800172c:	2301      	movs	r3, #1
 800172e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	4619      	mov	r1, r3
 8001738:	4805      	ldr	r0, [pc, #20]	@ (8001750 <MX_ADC1_Init+0x98>)
 800173a:	f000 ffa5 	bl	8002688 <HAL_ADC_ConfigChannel>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001744:	f000 fad0 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000608 	.word	0x20000608
 8001754:	40012000 	.word	0x40012000
 8001758:	0f000001 	.word	0x0f000001

0800175c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001762:	463b      	mov	r3, r7
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800176e:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <MX_ADC2_Init+0x98>)
 8001770:	4a21      	ldr	r2, [pc, #132]	@ (80017f8 <MX_ADC2_Init+0x9c>)
 8001772:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <MX_ADC2_Init+0x98>)
 8001776:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800177a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800177c:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <MX_ADC2_Init+0x98>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <MX_ADC2_Init+0x98>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_ADC2_Init+0x98>)
 800178a:	2200      	movs	r2, #0
 800178c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <MX_ADC2_Init+0x98>)
 8001790:	2200      	movs	r2, #0
 8001792:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_ADC2_Init+0x98>)
 8001798:	2200      	movs	r2, #0
 800179a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <MX_ADC2_Init+0x98>)
 800179e:	4a17      	ldr	r2, [pc, #92]	@ (80017fc <MX_ADC2_Init+0xa0>)
 80017a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a2:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80017a8:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80017bc:	480d      	ldr	r0, [pc, #52]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017be:	f000 fd81 	bl	80022c4 <HAL_ADC_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80017c8:	f000 fa8e 	bl	8001ce8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80017d4:	2301      	movs	r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017d8:	463b      	mov	r3, r7
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	@ (80017f4 <MX_ADC2_Init+0x98>)
 80017de:	f000 ff53 	bl	8002688 <HAL_ADC_ConfigChannel>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80017e8:	f000 fa7e 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000650 	.word	0x20000650
 80017f8:	40012100 	.word	0x40012100
 80017fc:	0f000001 	.word	0x0f000001

08001800 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001806:	4a13      	ldr	r2, [pc, #76]	@ (8001854 <MX_I2C1_Init+0x54>)
 8001808:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800180a:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <MX_I2C1_Init+0x50>)
 800180c:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <MX_I2C1_Init+0x58>)
 800180e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001810:	4b0f      	ldr	r3, [pc, #60]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <MX_I2C1_Init+0x50>)
 800181e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001822:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001824:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800182a:	4b09      	ldr	r3, [pc, #36]	@ (8001850 <MX_I2C1_Init+0x50>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001830:	4b07      	ldr	r3, [pc, #28]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001836:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <MX_I2C1_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800183c:	4804      	ldr	r0, [pc, #16]	@ (8001850 <MX_I2C1_Init+0x50>)
 800183e:	f001 fbdd 	bl	8002ffc <HAL_I2C_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001848:	f000 fa4e 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	20000698 	.word	0x20000698
 8001854:	40005400 	.word	0x40005400
 8001858:	000186a0 	.word	0x000186a0

0800185c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08c      	sub	sp, #48	@ 0x30
 8001860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	4b99      	ldr	r3, [pc, #612]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	4a98      	ldr	r2, [pc, #608]	@ (8001adc <MX_GPIO_Init+0x280>)
 800187c:	f043 0310 	orr.w	r3, r3, #16
 8001880:	6313      	str	r3, [r2, #48]	@ 0x30
 8001882:	4b96      	ldr	r3, [pc, #600]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	61bb      	str	r3, [r7, #24]
 800188c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	4b92      	ldr	r3, [pc, #584]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	4a91      	ldr	r2, [pc, #580]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001898:	f043 0304 	orr.w	r3, r3, #4
 800189c:	6313      	str	r3, [r2, #48]	@ 0x30
 800189e:	4b8f      	ldr	r3, [pc, #572]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b8b      	ldr	r3, [pc, #556]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a8a      	ldr	r2, [pc, #552]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b88      	ldr	r3, [pc, #544]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b84      	ldr	r3, [pc, #528]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a83      	ldr	r2, [pc, #524]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b81      	ldr	r3, [pc, #516]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	4b7d      	ldr	r3, [pc, #500]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a7c      	ldr	r2, [pc, #496]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b7a      	ldr	r3, [pc, #488]	@ (8001adc <MX_GPIO_Init+0x280>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b76      	ldr	r3, [pc, #472]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a75      	ldr	r2, [pc, #468]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001908:	f043 0308 	orr.w	r3, r3, #8
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b73      	ldr	r3, [pc, #460]	@ (8001adc <MX_GPIO_Init+0x280>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	2108      	movs	r1, #8
 800191e:	4870      	ldr	r0, [pc, #448]	@ (8001ae0 <MX_GPIO_Init+0x284>)
 8001920:	f001 fb52 	bl	8002fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001924:	2201      	movs	r2, #1
 8001926:	2101      	movs	r1, #1
 8001928:	486e      	ldr	r0, [pc, #440]	@ (8001ae4 <MX_GPIO_Init+0x288>)
 800192a:	f001 fb4d 	bl	8002fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800192e:	2200      	movs	r2, #0
 8001930:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001934:	486c      	ldr	r0, [pc, #432]	@ (8001ae8 <MX_GPIO_Init+0x28c>)
 8001936:	f001 fb47 	bl	8002fc8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800193a:	2308      	movs	r3, #8
 800193c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	4619      	mov	r1, r3
 8001950:	4863      	ldr	r0, [pc, #396]	@ (8001ae0 <MX_GPIO_Init+0x284>)
 8001952:	f001 f99d 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001956:	2301      	movs	r3, #1
 8001958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195a:	2301      	movs	r3, #1
 800195c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	485d      	ldr	r0, [pc, #372]	@ (8001ae4 <MX_GPIO_Init+0x288>)
 800196e:	f001 f98f 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001972:	2308      	movs	r3, #8
 8001974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2300      	movs	r3, #0
 8001980:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001982:	2305      	movs	r3, #5
 8001984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001986:	f107 031c 	add.w	r3, r7, #28
 800198a:	4619      	mov	r1, r3
 800198c:	4855      	ldr	r0, [pc, #340]	@ (8001ae4 <MX_GPIO_Init+0x288>)
 800198e:	f001 f97f 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001992:	2301      	movs	r3, #1
 8001994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001996:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800199a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	4851      	ldr	r0, [pc, #324]	@ (8001aec <MX_GPIO_Init+0x290>)
 80019a8:	f001 f972 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80019ac:	2310      	movs	r3, #16
 80019ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b8:	2300      	movs	r3, #0
 80019ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019bc:	2306      	movs	r3, #6
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	4619      	mov	r1, r3
 80019c6:	4849      	ldr	r0, [pc, #292]	@ (8001aec <MX_GPIO_Init+0x290>)
 80019c8:	f001 f962 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80019cc:	23e0      	movs	r3, #224	@ 0xe0
 80019ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d8:	2300      	movs	r3, #0
 80019da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019dc:	2305      	movs	r3, #5
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	4841      	ldr	r0, [pc, #260]	@ (8001aec <MX_GPIO_Init+0x290>)
 80019e8:	f001 f952 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80019ec:	2304      	movs	r3, #4
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4619      	mov	r1, r3
 80019fe:	483c      	ldr	r0, [pc, #240]	@ (8001af0 <MX_GPIO_Init+0x294>)
 8001a00:	f001 f946 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001a04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a16:	2305      	movs	r3, #5
 8001a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4833      	ldr	r0, [pc, #204]	@ (8001af0 <MX_GPIO_Init+0x294>)
 8001a22:	f001 f935 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001a26:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001a2a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	482a      	ldr	r0, [pc, #168]	@ (8001ae8 <MX_GPIO_Init+0x28c>)
 8001a40:	f001 f926 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001a44:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a56:	2306      	movs	r3, #6
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4820      	ldr	r0, [pc, #128]	@ (8001ae4 <MX_GPIO_Init+0x288>)
 8001a62:	f001 f915 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001a66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	4619      	mov	r1, r3
 8001a7a:	481c      	ldr	r0, [pc, #112]	@ (8001aec <MX_GPIO_Init+0x290>)
 8001a7c:	f001 f908 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001a80:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a92:	230a      	movs	r3, #10
 8001a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a96:	f107 031c 	add.w	r3, r7, #28
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4813      	ldr	r0, [pc, #76]	@ (8001aec <MX_GPIO_Init+0x290>)
 8001a9e:	f001 f8f7 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001aa2:	2320      	movs	r3, #32
 8001aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480c      	ldr	r0, [pc, #48]	@ (8001ae8 <MX_GPIO_Init+0x28c>)
 8001ab6:	f001 f8eb 	bl	8002c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001aba:	2302      	movs	r3, #2
 8001abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001abe:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	4804      	ldr	r0, [pc, #16]	@ (8001ae0 <MX_GPIO_Init+0x284>)
 8001ad0:	f001 f8de 	bl	8002c90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ad4:	bf00      	nop
 8001ad6:	3730      	adds	r7, #48	@ 0x30
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020c00 	.word	0x40020c00
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40020400 	.word	0x40020400

08001af4 <Read_Voltage>:

/* USER CODE BEGIN 4 */
void Read_Voltage()
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	 adc_voltage_raw = 0;  // Reset previous readings
 8001af8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <Read_Voltage+0x30>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]

    // Start ADC Conversion
    HAL_ADC_Start(&hadc1);
 8001afe:	480a      	ldr	r0, [pc, #40]	@ (8001b28 <Read_Voltage+0x34>)
 8001b00:	f000 fc24 	bl	800234c <HAL_ADC_Start>

    // Wait for ADC conversion to complete
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	4807      	ldr	r0, [pc, #28]	@ (8001b28 <Read_Voltage+0x34>)
 8001b0a:	f000 fd24 	bl	8002556 <HAL_ADC_PollForConversion>

    // Read ADC value
    adc_voltage_raw = HAL_ADC_GetValue(&hadc1);
 8001b0e:	4806      	ldr	r0, [pc, #24]	@ (8001b28 <Read_Voltage+0x34>)
 8001b10:	f000 fdac 	bl	800266c <HAL_ADC_GetValue>
 8001b14:	4603      	mov	r3, r0
 8001b16:	4a03      	ldr	r2, [pc, #12]	@ (8001b24 <Read_Voltage+0x30>)
 8001b18:	6013      	str	r3, [r2, #0]

    // Stop ADC after reading
    HAL_ADC_Stop(&hadc1);
 8001b1a:	4803      	ldr	r0, [pc, #12]	@ (8001b28 <Read_Voltage+0x34>)
 8001b1c:	f000 fce8 	bl	80024f0 <HAL_ADC_Stop>
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	200006ec 	.word	0x200006ec
 8001b28:	20000608 	.word	0x20000608
 8001b2c:	00000000 	.word	0x00000000

08001b30 <Convert_ADC_To_Voltage>:
void Convert_ADC_To_Voltage()
{
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af02      	add	r7, sp, #8
    // Convert raw ADC value to actual voltage
    float adc_voltage = ((float)adc_voltage_raw * VREF_ACTUAL1) / 4096.0;  // Assuming 3.3V reference
 8001b36:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <Convert_ADC_To_Voltage+0x90>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	ee07 3a90 	vmov	s15, r3
 8001b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b42:	ee17 0a90 	vmov	r0, s15
 8001b46:	f7fe fcff 	bl	8000548 <__aeabi_f2d>
 8001b4a:	a31b      	add	r3, pc, #108	@ (adr r3, 8001bb8 <Convert_ADC_To_Voltage+0x88>)
 8001b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b50:	f7fe fd52 	bl	80005f8 <__aeabi_dmul>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4610      	mov	r0, r2
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	4b18      	ldr	r3, [pc, #96]	@ (8001bc4 <Convert_ADC_To_Voltage+0x94>)
 8001b62:	f7fe fe73 	bl	800084c <__aeabi_ddiv>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f7ff f81b 	bl	8000ba8 <__aeabi_d2f>
 8001b72:	4603      	mov	r3, r0
 8001b74:	607b      	str	r3, [r7, #4]

    // Reverse the voltage divider calculation
    voltage = adc_voltage * 1.5;  // Multiply by (R1 + R2) / R2
 8001b76:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b7a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b82:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <Convert_ADC_To_Voltage+0x98>)
 8001b84:	edc3 7a00 	vstr	s15, [r3]

    // Print the result
    printf("ADC Voltage: %.2fV, Battery Voltage: %.2fV\n", adc_voltage, voltage);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7fe fcdd 	bl	8000548 <__aeabi_f2d>
 8001b8e:	4604      	mov	r4, r0
 8001b90:	460d      	mov	r5, r1
 8001b92:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <Convert_ADC_To_Voltage+0x98>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fcd6 	bl	8000548 <__aeabi_f2d>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	e9cd 2300 	strd	r2, r3, [sp]
 8001ba4:	4622      	mov	r2, r4
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	4808      	ldr	r0, [pc, #32]	@ (8001bcc <Convert_ADC_To_Voltage+0x9c>)
 8001baa:	f003 f873 	bl	8004c94 <iprintf>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	b851eb85 	.word	0xb851eb85
 8001bbc:	4007851e 	.word	0x4007851e
 8001bc0:	200006ec 	.word	0x200006ec
 8001bc4:	40b00000 	.word	0x40b00000
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	08006f60 	.word	0x08006f60

08001bd0 <Read_Current>:
void Read_Current()
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
    adc_current_raw = 0;
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <Read_Current+0x3c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]

    HAL_ADC_Start(&hadc2);
 8001bda:	480d      	ldr	r0, [pc, #52]	@ (8001c10 <Read_Current+0x40>)
 8001bdc:	f000 fbb6 	bl	800234c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	480a      	ldr	r0, [pc, #40]	@ (8001c10 <Read_Current+0x40>)
 8001be6:	f000 fcb6 	bl	8002556 <HAL_ADC_PollForConversion>
    adc_current_raw = HAL_ADC_GetValue(&hadc2);
 8001bea:	4809      	ldr	r0, [pc, #36]	@ (8001c10 <Read_Current+0x40>)
 8001bec:	f000 fd3e 	bl	800266c <HAL_ADC_GetValue>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a06      	ldr	r2, [pc, #24]	@ (8001c0c <Read_Current+0x3c>)
 8001bf4:	6013      	str	r3, [r2, #0]
    HAL_ADC_Stop(&hadc2);
 8001bf6:	4806      	ldr	r0, [pc, #24]	@ (8001c10 <Read_Current+0x40>)
 8001bf8:	f000 fc7a 	bl	80024f0 <HAL_ADC_Stop>

    printf("ADC Raw Value: %lu\n", adc_current_raw);  // Debug print
 8001bfc:	4b03      	ldr	r3, [pc, #12]	@ (8001c0c <Read_Current+0x3c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4619      	mov	r1, r3
 8001c02:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <Read_Current+0x44>)
 8001c04:	f003 f846 	bl	8004c94 <iprintf>
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200006f0 	.word	0x200006f0
 8001c10:	20000650 	.word	0x20000650
 8001c14:	08006f8c 	.word	0x08006f8c

08001c18 <Convert_ADC_To_Current>:

void Convert_ADC_To_Current()
{
 8001c18:	b5b0      	push	{r4, r5, r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af02      	add	r7, sp, #8
	float Vout = ((float)adc_current_raw * VREF_ACTUAL1) / 4096.0;
 8001c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd8 <Convert_ADC_To_Current+0xc0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	ee07 3a90 	vmov	s15, r3
 8001c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c2a:	ee17 0a90 	vmov	r0, s15
 8001c2e:	f7fe fc8b 	bl	8000548 <__aeabi_f2d>
 8001c32:	a323      	add	r3, pc, #140	@ (adr r3, 8001cc0 <Convert_ADC_To_Current+0xa8>)
 8001c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c38:	f7fe fcde 	bl	80005f8 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	4b24      	ldr	r3, [pc, #144]	@ (8001cdc <Convert_ADC_To_Current+0xc4>)
 8001c4a:	f7fe fdff 	bl	800084c <__aeabi_ddiv>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	f7fe ffa7 	bl	8000ba8 <__aeabi_d2f>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	607b      	str	r3, [r7, #4]
	current = (Vout - 2.6) / sensitivity;
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7fe fc72 	bl	8000548 <__aeabi_f2d>
 8001c64:	a318      	add	r3, pc, #96	@ (adr r3, 8001cc8 <Convert_ADC_To_Current+0xb0>)
 8001c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c6a:	f7fe fb0d 	bl	8000288 <__aeabi_dsub>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	4610      	mov	r0, r2
 8001c74:	4619      	mov	r1, r3
 8001c76:	a316      	add	r3, pc, #88	@ (adr r3, 8001cd0 <Convert_ADC_To_Current+0xb8>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	f7fe fde6 	bl	800084c <__aeabi_ddiv>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f7fe ff8e 	bl	8000ba8 <__aeabi_d2f>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	4a14      	ldr	r2, [pc, #80]	@ (8001ce0 <Convert_ADC_To_Current+0xc8>)
 8001c90:	6013      	str	r3, [r2, #0]

    // Print the result
    printf("ADC reading voltage : %.2fV, battery current: %.2fA\n", Vout, current);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7fe fc58 	bl	8000548 <__aeabi_f2d>
 8001c98:	4604      	mov	r4, r0
 8001c9a:	460d      	mov	r5, r1
 8001c9c:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <Convert_ADC_To_Current+0xc8>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc51 	bl	8000548 <__aeabi_f2d>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	e9cd 2300 	strd	r2, r3, [sp]
 8001cae:	4622      	mov	r2, r4
 8001cb0:	462b      	mov	r3, r5
 8001cb2:	480c      	ldr	r0, [pc, #48]	@ (8001ce4 <Convert_ADC_To_Current+0xcc>)
 8001cb4:	f002 ffee 	bl	8004c94 <iprintf>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc0:	b851eb85 	.word	0xb851eb85
 8001cc4:	4007851e 	.word	0x4007851e
 8001cc8:	cccccccd 	.word	0xcccccccd
 8001ccc:	4004cccc 	.word	0x4004cccc
 8001cd0:	2de00d1b 	.word	0x2de00d1b
 8001cd4:	3fc8a090 	.word	0x3fc8a090
 8001cd8:	200006f0 	.word	0x200006f0
 8001cdc:	40b00000 	.word	0x40b00000
 8001ce0:	20000004 	.word	0x20000004
 8001ce4:	08006fa0 	.word	0x08006fa0

08001ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cec:	b672      	cpsid	i
}
 8001cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <Error_Handler+0x8>

08001cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	607b      	str	r3, [r7, #4]
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	4a0f      	ldr	r2, [pc, #60]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	603b      	str	r3, [r7, #0]
 8001d1a:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	4a08      	ldr	r2, [pc, #32]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_MspInit+0x4c>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d32:	2007      	movs	r0, #7
 8001d34:	f000 ff78 	bl	8002c28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40023800 	.word	0x40023800

08001d44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08c      	sub	sp, #48	@ 0x30
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a2e      	ldr	r2, [pc, #184]	@ (8001e1c <HAL_ADC_MspInit+0xd8>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d128      	bne.n	8001db8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d76:	4b2a      	ldr	r3, [pc, #168]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7e:	61bb      	str	r3, [r7, #24]
 8001d80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	4b26      	ldr	r3, [pc, #152]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a25      	ldr	r2, [pc, #148]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b23      	ldr	r3, [pc, #140]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	4619      	mov	r1, r3
 8001db0:	481c      	ldr	r0, [pc, #112]	@ (8001e24 <HAL_ADC_MspInit+0xe0>)
 8001db2:	f000 ff6d 	bl	8002c90 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001db6:	e02c      	b.n	8001e12 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1a      	ldr	r2, [pc, #104]	@ (8001e28 <HAL_ADC_MspInit+0xe4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d127      	bne.n	8001e12 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	4b16      	ldr	r3, [pc, #88]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	4a15      	ldr	r2, [pc, #84]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001dcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd2:	4b13      	ldr	r3, [pc, #76]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	4a0e      	ldr	r2, [pc, #56]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <HAL_ADC_MspInit+0xdc>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dfa:	2304      	movs	r3, #4
 8001dfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4805      	ldr	r0, [pc, #20]	@ (8001e24 <HAL_ADC_MspInit+0xe0>)
 8001e0e:	f000 ff3f 	bl	8002c90 <HAL_GPIO_Init>
}
 8001e12:	bf00      	nop
 8001e14:	3730      	adds	r7, #48	@ 0x30
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40012000 	.word	0x40012000
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40020000 	.word	0x40020000
 8001e28:	40012100 	.word	0x40012100

08001e2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <HAL_I2C_MspInit+0x84>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d12c      	bne.n	8001ea8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001e6a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e70:	2312      	movs	r3, #18
 8001e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e7c:	2304      	movs	r3, #4
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4619      	mov	r1, r3
 8001e86:	480c      	ldr	r0, [pc, #48]	@ (8001eb8 <HAL_I2C_MspInit+0x8c>)
 8001e88:	f000 ff02 	bl	8002c90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	4b08      	ldr	r3, [pc, #32]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	4a07      	ldr	r2, [pc, #28]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9c:	4b05      	ldr	r3, [pc, #20]	@ (8001eb4 <HAL_I2C_MspInit+0x88>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ea8:	bf00      	nop
 8001eaa:	3728      	adds	r7, #40	@ 0x28
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40005400 	.word	0x40005400
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020400 	.word	0x40020400

08001ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <NMI_Handler+0x4>

08001ec4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <HardFault_Handler+0x4>

08001ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <MemManage_Handler+0x4>

08001ed4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <BusFault_Handler+0x4>

08001edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <UsageFault_Handler+0x4>

08001ee4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f12:	f000 f993 	bl	800223c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f22:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f26:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d013      	beq.n	8001f5a <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001f32:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f36:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001f3a:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00b      	beq.n	8001f5a <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001f42:	e000      	b.n	8001f46 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001f44:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001f46:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f9      	beq.n	8001f44 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001f50:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	b2d2      	uxtb	r2, r2
 8001f58:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001f5a:	687b      	ldr	r3, [r7, #4]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return 1;
 8001f6c:	2301      	movs	r3, #1
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_kill>:

int _kill(int pid, int sig)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f82:	f002 ff4f 	bl	8004e24 <__errno>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2216      	movs	r2, #22
 8001f8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_exit>:

void _exit (int status)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ffe7 	bl	8001f78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001faa:	bf00      	nop
 8001fac:	e7fd      	b.n	8001faa <_exit+0x12>

08001fae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b086      	sub	sp, #24
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	60f8      	str	r0, [r7, #12]
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e00a      	b.n	8001fd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fc0:	f3af 8000 	nop.w
 8001fc4:	4601      	mov	r1, r0
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	1c5a      	adds	r2, r3, #1
 8001fca:	60ba      	str	r2, [r7, #8]
 8001fcc:	b2ca      	uxtb	r2, r1
 8001fce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	dbf0      	blt.n	8001fc0 <_read+0x12>
  }

  return len;
 8001fde:	687b      	ldr	r3, [r7, #4]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e009      	b.n	800200e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	60ba      	str	r2, [r7, #8]
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f840 	bl	8002088 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	429a      	cmp	r2, r3
 8002014:	dbf1      	blt.n	8001ffa <_write+0x12>
  }
  return len;
 8002016:	687b      	ldr	r3, [r7, #4]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_close>:

int _close(int file)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002028:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202c:	4618      	mov	r0, r3
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002048:	605a      	str	r2, [r3, #4]
  return 0;
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <_isatty>:

int _isatty(int file)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002060:	2301      	movs	r3, #1
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800206e:	b480      	push	{r7}
 8002070:	b085      	sub	sp, #20
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <__io_putchar>:
  (void)env;
  errno = ENOMEM;
  return -1;
}

int __io_putchar(int ch) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);  // Send character to SWV ITM console
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff ff41 	bl	8001f1a <ITM_SendChar>
    return ch;
 8002098:	687b      	ldr	r3, [r7, #4]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ac:	4a14      	ldr	r2, [pc, #80]	@ (8002100 <_sbrk+0x5c>)
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <_sbrk+0x60>)
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020b8:	4b13      	ldr	r3, [pc, #76]	@ (8002108 <_sbrk+0x64>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d102      	bne.n	80020c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020c0:	4b11      	ldr	r3, [pc, #68]	@ (8002108 <_sbrk+0x64>)
 80020c2:	4a12      	ldr	r2, [pc, #72]	@ (800210c <_sbrk+0x68>)
 80020c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <_sbrk+0x64>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d207      	bcs.n	80020e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020d4:	f002 fea6 	bl	8004e24 <__errno>
 80020d8:	4603      	mov	r3, r0
 80020da:	220c      	movs	r2, #12
 80020dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295
 80020e2:	e009      	b.n	80020f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <_sbrk+0x64>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ea:	4b07      	ldr	r3, [pc, #28]	@ (8002108 <_sbrk+0x64>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	4a05      	ldr	r2, [pc, #20]	@ (8002108 <_sbrk+0x64>)
 80020f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020f6:	68fb      	ldr	r3, [r7, #12]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20020000 	.word	0x20020000
 8002104:	00000400 	.word	0x00000400
 8002108:	200006f4 	.word	0x200006f4
 800210c:	20000848 	.word	0x20000848

08002110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
    /* FPU settings */
	printf("[DEBUG] SCB->VTOR: 0x%08lX\n", SCB->VTOR);
 8002114:	4b09      	ldr	r3, [pc, #36]	@ (800213c <SystemInit+0x2c>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	4619      	mov	r1, r3
 800211a:	4809      	ldr	r0, [pc, #36]	@ (8002140 <SystemInit+0x30>)
 800211c:	f002 fdba 	bl	8004c94 <iprintf>
    #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
        SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2));  /* Set CP10 and CP11 Full Access */
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <SystemInit+0x2c>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	4a05      	ldr	r2, [pc, #20]	@ (800213c <SystemInit+0x2c>)
 8002128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800212c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    /* Configure the Vector Table location */
    #if defined (USER_VECT_TAB_ADDRESS)
        SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
    #else
        SCB->VTOR = 0x08000000;  //  Always set VTOR to Flash
 8002130:	4b02      	ldr	r3, [pc, #8]	@ (800213c <SystemInit+0x2c>)
 8002132:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002136:	609a      	str	r2, [r3, #8]
    #endif
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	e000ed00 	.word	0xe000ed00
 8002140:	08006fd8 	.word	0x08006fd8

08002144 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002144:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800217c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002148:	f7ff ffe2 	bl	8002110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800214c:	480c      	ldr	r0, [pc, #48]	@ (8002180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800214e:	490d      	ldr	r1, [pc, #52]	@ (8002184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002150:	4a0d      	ldr	r2, [pc, #52]	@ (8002188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002154:	e002      	b.n	800215c <LoopCopyDataInit>

08002156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800215a:	3304      	adds	r3, #4

0800215c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800215c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800215e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002160:	d3f9      	bcc.n	8002156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002162:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002164:	4c0a      	ldr	r4, [pc, #40]	@ (8002190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002168:	e001      	b.n	800216e <LoopFillZerobss>

0800216a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800216a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800216c:	3204      	adds	r2, #4

0800216e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800216e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002170:	d3fb      	bcc.n	800216a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002172:	f002 fe5d 	bl	8004e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002176:	f7ff f9c7 	bl	8001508 <main>
  bx  lr    
 800217a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800217c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002184:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002188:	08007988 	.word	0x08007988
  ldr r2, =_sbss
 800218c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002190:	20000848 	.word	0x20000848

08002194 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002194:	e7fe      	b.n	8002194 <ADC_IRQHandler>
	...

08002198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800219c:	4b0e      	ldr	r3, [pc, #56]	@ (80021d8 <HAL_Init+0x40>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a0d      	ldr	r2, [pc, #52]	@ (80021d8 <HAL_Init+0x40>)
 80021a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <HAL_Init+0x40>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a0a      	ldr	r2, [pc, #40]	@ (80021d8 <HAL_Init+0x40>)
 80021ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b4:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <HAL_Init+0x40>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a07      	ldr	r2, [pc, #28]	@ (80021d8 <HAL_Init+0x40>)
 80021ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021c0:	2003      	movs	r0, #3
 80021c2:	f000 fd31 	bl	8002c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f000 f808 	bl	80021dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021cc:	f7ff fd92 	bl	8001cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40023c00 	.word	0x40023c00

080021dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e4:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <HAL_InitTick+0x54>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4b12      	ldr	r3, [pc, #72]	@ (8002234 <HAL_InitTick+0x58>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4619      	mov	r1, r3
 80021ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 fd3b 	bl	8002c76 <HAL_SYSTICK_Config>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e00e      	b.n	8002228 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b0f      	cmp	r3, #15
 800220e:	d80a      	bhi.n	8002226 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002210:	2200      	movs	r2, #0
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f000 fd11 	bl	8002c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800221c:	4a06      	ldr	r2, [pc, #24]	@ (8002238 <HAL_InitTick+0x5c>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
 8002224:	e000      	b.n	8002228 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
}
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000010 	.word	0x20000010
 8002234:	20000018 	.word	0x20000018
 8002238:	20000014 	.word	0x20000014

0800223c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002240:	4b06      	ldr	r3, [pc, #24]	@ (800225c <HAL_IncTick+0x20>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	461a      	mov	r2, r3
 8002246:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <HAL_IncTick+0x24>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4413      	add	r3, r2
 800224c:	4a04      	ldr	r2, [pc, #16]	@ (8002260 <HAL_IncTick+0x24>)
 800224e:	6013      	str	r3, [r2, #0]
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	20000018 	.word	0x20000018
 8002260:	200006f8 	.word	0x200006f8

08002264 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return uwTick;
 8002268:	4b03      	ldr	r3, [pc, #12]	@ (8002278 <HAL_GetTick+0x14>)
 800226a:	681b      	ldr	r3, [r3, #0]
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	200006f8 	.word	0x200006f8

0800227c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002284:	f7ff ffee 	bl	8002264 <HAL_GetTick>
 8002288:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002294:	d005      	beq.n	80022a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002296:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <HAL_Delay+0x44>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	461a      	mov	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	4413      	add	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022a2:	bf00      	nop
 80022a4:	f7ff ffde 	bl	8002264 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d8f7      	bhi.n	80022a4 <HAL_Delay+0x28>
  {
  }
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000018 	.word	0x20000018

080022c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e033      	b.n	8002342 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d109      	bne.n	80022f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff fd2e 	bl	8001d44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d118      	bne.n	8002334 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002306:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800230a:	f023 0302 	bic.w	r3, r3, #2
 800230e:	f043 0202 	orr.w	r2, r3, #2
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 fad8 	bl	80028cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	f043 0201 	orr.w	r2, r3, #1
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	641a      	str	r2, [r3, #64]	@ 0x40
 8002332:	e001      	b.n	8002338 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800235e:	2b01      	cmp	r3, #1
 8002360:	d101      	bne.n	8002366 <HAL_ADC_Start+0x1a>
 8002362:	2302      	movs	r3, #2
 8002364:	e0b2      	b.n	80024cc <HAL_ADC_Start+0x180>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2201      	movs	r2, #1
 800236a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	2b01      	cmp	r3, #1
 800237a:	d018      	beq.n	80023ae <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800238c:	4b52      	ldr	r3, [pc, #328]	@ (80024d8 <HAL_ADC_Start+0x18c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a52      	ldr	r2, [pc, #328]	@ (80024dc <HAL_ADC_Start+0x190>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	0c9a      	lsrs	r2, r3, #18
 8002398:	4613      	mov	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4413      	add	r3, r2
 800239e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023a0:	e002      	b.n	80023a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f9      	bne.n	80023a2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d17a      	bne.n	80024b2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80023c4:	f023 0301 	bic.w	r3, r3, #1
 80023c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d007      	beq.n	80023ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023fa:	d106      	bne.n	800240a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002400:	f023 0206 	bic.w	r2, r3, #6
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	645a      	str	r2, [r3, #68]	@ 0x44
 8002408:	e002      	b.n	8002410 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002418:	4b31      	ldr	r3, [pc, #196]	@ (80024e0 <HAL_ADC_Start+0x194>)
 800241a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002424:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 031f 	and.w	r3, r3, #31
 800242e:	2b00      	cmp	r3, #0
 8002430:	d12a      	bne.n	8002488 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a2b      	ldr	r2, [pc, #172]	@ (80024e4 <HAL_ADC_Start+0x198>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d015      	beq.n	8002468 <HAL_ADC_Start+0x11c>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a29      	ldr	r2, [pc, #164]	@ (80024e8 <HAL_ADC_Start+0x19c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d105      	bne.n	8002452 <HAL_ADC_Start+0x106>
 8002446:	4b26      	ldr	r3, [pc, #152]	@ (80024e0 <HAL_ADC_Start+0x194>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 031f 	and.w	r3, r3, #31
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a25      	ldr	r2, [pc, #148]	@ (80024ec <HAL_ADC_Start+0x1a0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d136      	bne.n	80024ca <HAL_ADC_Start+0x17e>
 800245c:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <HAL_ADC_Start+0x194>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	d130      	bne.n	80024ca <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d129      	bne.n	80024ca <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	e020      	b.n	80024ca <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a15      	ldr	r2, [pc, #84]	@ (80024e4 <HAL_ADC_Start+0x198>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d11b      	bne.n	80024ca <HAL_ADC_Start+0x17e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d114      	bne.n	80024ca <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	e00b      	b.n	80024ca <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b6:	f043 0210 	orr.w	r2, r3, #16
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	20000010 	.word	0x20000010
 80024dc:	431bde83 	.word	0x431bde83
 80024e0:	40012300 	.word	0x40012300
 80024e4:	40012000 	.word	0x40012000
 80024e8:	40012100 	.word	0x40012100
 80024ec:	40012200 	.word	0x40012200

080024f0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d101      	bne.n	8002506 <HAL_ADC_Stop+0x16>
 8002502:	2302      	movs	r3, #2
 8002504:	e021      	b.n	800254a <HAL_ADC_Stop+0x5a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 0201 	bic.w	r2, r2, #1
 800251c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	2b00      	cmp	r3, #0
 800252a:	d109      	bne.n	8002540 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002530:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002534:	f023 0301 	bic.w	r3, r3, #1
 8002538:	f043 0201 	orr.w	r2, r3, #1
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b084      	sub	sp, #16
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800256e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002572:	d113      	bne.n	800259c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800257e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002582:	d10b      	bne.n	800259c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e063      	b.n	8002664 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800259c:	f7ff fe62 	bl	8002264 <HAL_GetTick>
 80025a0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025a2:	e021      	b.n	80025e8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025aa:	d01d      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <HAL_ADC_PollForConversion+0x6c>
 80025b2:	f7ff fe57 	bl	8002264 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d212      	bcs.n	80025e8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d00b      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	f043 0204 	orr.w	r2, r3, #4
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e03d      	b.n	8002664 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d1d6      	bne.n	80025a4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f06f 0212 	mvn.w	r2, #18
 80025fe:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d123      	bne.n	8002662 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800261e:	2b00      	cmp	r3, #0
 8002620:	d11f      	bne.n	8002662 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800263a:	2b00      	cmp	r3, #0
 800263c:	d111      	bne.n	8002662 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d105      	bne.n	8002662 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x1c>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e105      	b.n	80028b0 <HAL_ADC_ConfigChannel+0x228>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b09      	cmp	r3, #9
 80026b2:	d925      	bls.n	8002700 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68d9      	ldr	r1, [r3, #12]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	3b1e      	subs	r3, #30
 80026ca:	2207      	movs	r2, #7
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43da      	mvns	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	400a      	ands	r2, r1
 80026d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68d9      	ldr	r1, [r3, #12]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	4618      	mov	r0, r3
 80026ec:	4603      	mov	r3, r0
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4403      	add	r3, r0
 80026f2:	3b1e      	subs	r3, #30
 80026f4:	409a      	lsls	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]
 80026fe:	e022      	b.n	8002746 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6919      	ldr	r1, [r3, #16]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	4613      	mov	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4413      	add	r3, r2
 8002714:	2207      	movs	r2, #7
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	400a      	ands	r2, r1
 8002722:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6919      	ldr	r1, [r3, #16]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	b29b      	uxth	r3, r3
 8002734:	4618      	mov	r0, r3
 8002736:	4603      	mov	r3, r0
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4403      	add	r3, r0
 800273c:	409a      	lsls	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b06      	cmp	r3, #6
 800274c:	d824      	bhi.n	8002798 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	3b05      	subs	r3, #5
 8002760:	221f      	movs	r2, #31
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43da      	mvns	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	400a      	ands	r2, r1
 800276e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	b29b      	uxth	r3, r3
 800277c:	4618      	mov	r0, r3
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	3b05      	subs	r3, #5
 800278a:	fa00 f203 	lsl.w	r2, r0, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	635a      	str	r2, [r3, #52]	@ 0x34
 8002796:	e04c      	b.n	8002832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b0c      	cmp	r3, #12
 800279e:	d824      	bhi.n	80027ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	3b23      	subs	r3, #35	@ 0x23
 80027b2:	221f      	movs	r2, #31
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43da      	mvns	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	400a      	ands	r2, r1
 80027c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	4618      	mov	r0, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	3b23      	subs	r3, #35	@ 0x23
 80027dc:	fa00 f203 	lsl.w	r2, r0, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80027e8:	e023      	b.n	8002832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	3b41      	subs	r3, #65	@ 0x41
 80027fc:	221f      	movs	r2, #31
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	400a      	ands	r2, r1
 800280a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	b29b      	uxth	r3, r3
 8002818:	4618      	mov	r0, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	3b41      	subs	r3, #65	@ 0x41
 8002826:	fa00 f203 	lsl.w	r2, r0, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002832:	4b22      	ldr	r3, [pc, #136]	@ (80028bc <HAL_ADC_ConfigChannel+0x234>)
 8002834:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a21      	ldr	r2, [pc, #132]	@ (80028c0 <HAL_ADC_ConfigChannel+0x238>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d109      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1cc>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b12      	cmp	r3, #18
 8002846:	d105      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a19      	ldr	r2, [pc, #100]	@ (80028c0 <HAL_ADC_ConfigChannel+0x238>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d123      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b10      	cmp	r3, #16
 8002864:	d003      	beq.n	800286e <HAL_ADC_ConfigChannel+0x1e6>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b11      	cmp	r3, #17
 800286c:	d11b      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b10      	cmp	r3, #16
 8002880:	d111      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <HAL_ADC_ConfigChannel+0x23c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a10      	ldr	r2, [pc, #64]	@ (80028c8 <HAL_ADC_ConfigChannel+0x240>)
 8002888:	fba2 2303 	umull	r2, r3, r2, r3
 800288c:	0c9a      	lsrs	r2, r3, #18
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002898:	e002      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	3b01      	subs	r3, #1
 800289e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f9      	bne.n	800289a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40012300 	.word	0x40012300
 80028c0:	40012000 	.word	0x40012000
 80028c4:	20000010 	.word	0x20000010
 80028c8:	431bde83 	.word	0x431bde83

080028cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d4:	4b79      	ldr	r3, [pc, #484]	@ (8002abc <ADC_Init+0x1f0>)
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	431a      	orrs	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	021a      	lsls	r2, r3, #8
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002924:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6859      	ldr	r1, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002946:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6899      	ldr	r1, [r3, #8]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295e:	4a58      	ldr	r2, [pc, #352]	@ (8002ac0 <ADC_Init+0x1f4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d022      	beq.n	80029aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002972:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6899      	ldr	r1, [r3, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6899      	ldr	r1, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	e00f      	b.n	80029ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0202 	bic.w	r2, r2, #2
 80029d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	7e1b      	ldrb	r3, [r3, #24]
 80029e4:	005a      	lsls	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01b      	beq.n	8002a30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6859      	ldr	r1, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	3b01      	subs	r3, #1
 8002a24:	035a      	lsls	r2, r3, #13
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	e007      	b.n	8002a40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	051a      	lsls	r2, r3, #20
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6899      	ldr	r1, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a82:	025a      	lsls	r2, r3, #9
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6899      	ldr	r1, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	029a      	lsls	r2, r3, #10
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	609a      	str	r2, [r3, #8]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	40012300 	.word	0x40012300
 8002ac0:	0f000001 	.word	0x0f000001

08002ac4 <__NVIC_SetPriorityGrouping>:
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002af4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002af6:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <__NVIC_SetPriorityGrouping+0x44>)
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	60d3      	str	r3, [r2, #12]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <__NVIC_GetPriorityGrouping>:
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b10:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <__NVIC_GetPriorityGrouping+0x18>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	0a1b      	lsrs	r3, r3, #8
 8002b16:	f003 0307 	and.w	r3, r3, #7
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <__NVIC_SetPriority>:
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	6039      	str	r1, [r7, #0]
 8002b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	db0a      	blt.n	8002b52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	490c      	ldr	r1, [pc, #48]	@ (8002b74 <__NVIC_SetPriority+0x4c>)
 8002b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b46:	0112      	lsls	r2, r2, #4
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002b50:	e00a      	b.n	8002b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	4908      	ldr	r1, [pc, #32]	@ (8002b78 <__NVIC_SetPriority+0x50>)
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3b04      	subs	r3, #4
 8002b60:	0112      	lsls	r2, r2, #4
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	440b      	add	r3, r1
 8002b66:	761a      	strb	r2, [r3, #24]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	e000e100 	.word	0xe000e100
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <NVIC_EncodePriority>:
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b089      	sub	sp, #36	@ 0x24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f1c3 0307 	rsb	r3, r3, #7
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	bf28      	it	cs
 8002b9a:	2304      	movcs	r3, #4
 8002b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d902      	bls.n	8002bac <NVIC_EncodePriority+0x30>
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3b03      	subs	r3, #3
 8002baa:	e000      	b.n	8002bae <NVIC_EncodePriority+0x32>
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43da      	mvns	r2, r3
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43d9      	mvns	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	4313      	orrs	r3, r2
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3724      	adds	r7, #36	@ 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
	...

08002be4 <SysTick_Config>:
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bf4:	d301      	bcc.n	8002bfa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e00f      	b.n	8002c1a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <SysTick_Config+0x40>)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c02:	210f      	movs	r1, #15
 8002c04:	f04f 30ff 	mov.w	r0, #4294967295
 8002c08:	f7ff ff8e 	bl	8002b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c0c:	4b05      	ldr	r3, [pc, #20]	@ (8002c24 <SysTick_Config+0x40>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c12:	4b04      	ldr	r3, [pc, #16]	@ (8002c24 <SysTick_Config+0x40>)
 8002c14:	2207      	movs	r2, #7
 8002c16:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	e000e010 	.word	0xe000e010

08002c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff ff47 	bl	8002ac4 <__NVIC_SetPriorityGrouping>
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	4603      	mov	r3, r0
 8002c46:	60b9      	str	r1, [r7, #8]
 8002c48:	607a      	str	r2, [r7, #4]
 8002c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c50:	f7ff ff5c 	bl	8002b0c <__NVIC_GetPriorityGrouping>
 8002c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	68b9      	ldr	r1, [r7, #8]
 8002c5a:	6978      	ldr	r0, [r7, #20]
 8002c5c:	f7ff ff8e 	bl	8002b7c <NVIC_EncodePriority>
 8002c60:	4602      	mov	r2, r0
 8002c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c66:	4611      	mov	r1, r2
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff ff5d 	bl	8002b28 <__NVIC_SetPriority>
}
 8002c6e:	bf00      	nop
 8002c70:	3718      	adds	r7, #24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff ffb0 	bl	8002be4 <SysTick_Config>
 8002c84:	4603      	mov	r3, r0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b089      	sub	sp, #36	@ 0x24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61fb      	str	r3, [r7, #28]
 8002caa:	e16b      	b.n	8002f84 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cac:	2201      	movs	r2, #1
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	f040 815a 	bne.w	8002f7e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d005      	beq.n	8002ce2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d130      	bne.n	8002d44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	2203      	movs	r2, #3
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d18:	2201      	movs	r2, #1
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f003 0201 	and.w	r2, r3, #1
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 0303 	and.w	r3, r3, #3
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d017      	beq.n	8002d80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	2203      	movs	r2, #3
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 0303 	and.w	r3, r3, #3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d123      	bne.n	8002dd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	08da      	lsrs	r2, r3, #3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3208      	adds	r2, #8
 8002d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	220f      	movs	r2, #15
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	691a      	ldr	r2, [r3, #16]
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	08da      	lsrs	r2, r3, #3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	3208      	adds	r2, #8
 8002dce:	69b9      	ldr	r1, [r7, #24]
 8002dd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	2203      	movs	r2, #3
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	43db      	mvns	r3, r3
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	4013      	ands	r3, r2
 8002dea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 0203 	and.w	r2, r3, #3
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f000 80b4 	beq.w	8002f7e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	4b60      	ldr	r3, [pc, #384]	@ (8002f9c <HAL_GPIO_Init+0x30c>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	4a5f      	ldr	r2, [pc, #380]	@ (8002f9c <HAL_GPIO_Init+0x30c>)
 8002e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e26:	4b5d      	ldr	r3, [pc, #372]	@ (8002f9c <HAL_GPIO_Init+0x30c>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e32:	4a5b      	ldr	r2, [pc, #364]	@ (8002fa0 <HAL_GPIO_Init+0x310>)
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	3302      	adds	r3, #2
 8002e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	220f      	movs	r2, #15
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a52      	ldr	r2, [pc, #328]	@ (8002fa4 <HAL_GPIO_Init+0x314>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d02b      	beq.n	8002eb6 <HAL_GPIO_Init+0x226>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a51      	ldr	r2, [pc, #324]	@ (8002fa8 <HAL_GPIO_Init+0x318>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d025      	beq.n	8002eb2 <HAL_GPIO_Init+0x222>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a50      	ldr	r2, [pc, #320]	@ (8002fac <HAL_GPIO_Init+0x31c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d01f      	beq.n	8002eae <HAL_GPIO_Init+0x21e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4f      	ldr	r2, [pc, #316]	@ (8002fb0 <HAL_GPIO_Init+0x320>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d019      	beq.n	8002eaa <HAL_GPIO_Init+0x21a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4e      	ldr	r2, [pc, #312]	@ (8002fb4 <HAL_GPIO_Init+0x324>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_Init+0x216>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a4d      	ldr	r2, [pc, #308]	@ (8002fb8 <HAL_GPIO_Init+0x328>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_Init+0x212>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a4c      	ldr	r2, [pc, #304]	@ (8002fbc <HAL_GPIO_Init+0x32c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_Init+0x20e>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a4b      	ldr	r2, [pc, #300]	@ (8002fc0 <HAL_GPIO_Init+0x330>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_Init+0x20a>
 8002e96:	2307      	movs	r3, #7
 8002e98:	e00e      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	e00c      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002e9e:	2306      	movs	r3, #6
 8002ea0:	e00a      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e008      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	e006      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e004      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e002      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <HAL_GPIO_Init+0x228>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	69fa      	ldr	r2, [r7, #28]
 8002eba:	f002 0203 	and.w	r2, r2, #3
 8002ebe:	0092      	lsls	r2, r2, #2
 8002ec0:	4093      	lsls	r3, r2
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ec8:	4935      	ldr	r1, [pc, #212]	@ (8002fa0 <HAL_GPIO_Init+0x310>)
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	3302      	adds	r3, #2
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ed6:	4b3b      	ldr	r3, [pc, #236]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002efa:	4a32      	ldr	r2, [pc, #200]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f00:	4b30      	ldr	r3, [pc, #192]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f24:	4a27      	ldr	r2, [pc, #156]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f2a:	4b26      	ldr	r3, [pc, #152]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f54:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4013      	ands	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d003      	beq.n	8002f78 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f78:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <HAL_GPIO_Init+0x334>)
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3301      	adds	r3, #1
 8002f82:	61fb      	str	r3, [r7, #28]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	2b0f      	cmp	r3, #15
 8002f88:	f67f ae90 	bls.w	8002cac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	bf00      	nop
 8002f90:	3724      	adds	r7, #36	@ 0x24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40013800 	.word	0x40013800
 8002fa4:	40020000 	.word	0x40020000
 8002fa8:	40020400 	.word	0x40020400
 8002fac:	40020800 	.word	0x40020800
 8002fb0:	40020c00 	.word	0x40020c00
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	40021400 	.word	0x40021400
 8002fbc:	40021800 	.word	0x40021800
 8002fc0:	40021c00 	.word	0x40021c00
 8002fc4:	40013c00 	.word	0x40013c00

08002fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	807b      	strh	r3, [r7, #2]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd8:	787b      	ldrb	r3, [r7, #1]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fe4:	e003      	b.n	8002fee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fe6:	887b      	ldrh	r3, [r7, #2]
 8002fe8:	041a      	lsls	r2, r3, #16
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	619a      	str	r2, [r3, #24]
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
	...

08002ffc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e12b      	b.n	8003266 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d106      	bne.n	8003028 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7fe ff02 	bl	8001e2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2224      	movs	r2, #36	@ 0x24
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f022 0201 	bic.w	r2, r2, #1
 800303e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800304e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800305e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003060:	f001 f8ea 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 8003064:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	4a81      	ldr	r2, [pc, #516]	@ (8003270 <HAL_I2C_Init+0x274>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d807      	bhi.n	8003080 <HAL_I2C_Init+0x84>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4a80      	ldr	r2, [pc, #512]	@ (8003274 <HAL_I2C_Init+0x278>)
 8003074:	4293      	cmp	r3, r2
 8003076:	bf94      	ite	ls
 8003078:	2301      	movls	r3, #1
 800307a:	2300      	movhi	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	e006      	b.n	800308e <HAL_I2C_Init+0x92>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4a7d      	ldr	r2, [pc, #500]	@ (8003278 <HAL_I2C_Init+0x27c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	bf94      	ite	ls
 8003088:	2301      	movls	r3, #1
 800308a:	2300      	movhi	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0e7      	b.n	8003266 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4a78      	ldr	r2, [pc, #480]	@ (800327c <HAL_I2C_Init+0x280>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	0c9b      	lsrs	r3, r3, #18
 80030a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003270 <HAL_I2C_Init+0x274>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d802      	bhi.n	80030d0 <HAL_I2C_Init+0xd4>
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	3301      	adds	r3, #1
 80030ce:	e009      	b.n	80030e4 <HAL_I2C_Init+0xe8>
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	4a69      	ldr	r2, [pc, #420]	@ (8003280 <HAL_I2C_Init+0x284>)
 80030dc:	fba2 2303 	umull	r2, r3, r2, r3
 80030e0:	099b      	lsrs	r3, r3, #6
 80030e2:	3301      	adds	r3, #1
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	495c      	ldr	r1, [pc, #368]	@ (8003270 <HAL_I2C_Init+0x274>)
 8003100:	428b      	cmp	r3, r1
 8003102:	d819      	bhi.n	8003138 <HAL_I2C_Init+0x13c>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1e59      	subs	r1, r3, #1
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003112:	1c59      	adds	r1, r3, #1
 8003114:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003118:	400b      	ands	r3, r1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_I2C_Init+0x138>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1e59      	subs	r1, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	fbb1 f3f3 	udiv	r3, r1, r3
 800312c:	3301      	adds	r3, #1
 800312e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003132:	e051      	b.n	80031d8 <HAL_I2C_Init+0x1dc>
 8003134:	2304      	movs	r3, #4
 8003136:	e04f      	b.n	80031d8 <HAL_I2C_Init+0x1dc>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d111      	bne.n	8003164 <HAL_I2C_Init+0x168>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1e58      	subs	r0, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	440b      	add	r3, r1
 800314e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003152:	3301      	adds	r3, #1
 8003154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf0c      	ite	eq
 800315c:	2301      	moveq	r3, #1
 800315e:	2300      	movne	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	e012      	b.n	800318a <HAL_I2C_Init+0x18e>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1e58      	subs	r0, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6859      	ldr	r1, [r3, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	0099      	lsls	r1, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	fbb0 f3f3 	udiv	r3, r0, r3
 800317a:	3301      	adds	r3, #1
 800317c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003180:	2b00      	cmp	r3, #0
 8003182:	bf0c      	ite	eq
 8003184:	2301      	moveq	r3, #1
 8003186:	2300      	movne	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_I2C_Init+0x196>
 800318e:	2301      	movs	r3, #1
 8003190:	e022      	b.n	80031d8 <HAL_I2C_Init+0x1dc>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10e      	bne.n	80031b8 <HAL_I2C_Init+0x1bc>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	1e58      	subs	r0, r3, #1
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6859      	ldr	r1, [r3, #4]
 80031a2:	460b      	mov	r3, r1
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	440b      	add	r3, r1
 80031a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ac:	3301      	adds	r3, #1
 80031ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031b6:	e00f      	b.n	80031d8 <HAL_I2C_Init+0x1dc>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	1e58      	subs	r0, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6859      	ldr	r1, [r3, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	0099      	lsls	r1, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ce:	3301      	adds	r3, #1
 80031d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	6809      	ldr	r1, [r1, #0]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69da      	ldr	r2, [r3, #28]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003206:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6911      	ldr	r1, [r2, #16]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	68d2      	ldr	r2, [r2, #12]
 8003212:	4311      	orrs	r1, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0201 	orr.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	000186a0 	.word	0x000186a0
 8003274:	001e847f 	.word	0x001e847f
 8003278:	003d08ff 	.word	0x003d08ff
 800327c:	431bde83 	.word	0x431bde83
 8003280:	10624dd3 	.word	0x10624dd3

08003284 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af02      	add	r7, sp, #8
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	4608      	mov	r0, r1
 800328e:	4611      	mov	r1, r2
 8003290:	461a      	mov	r2, r3
 8003292:	4603      	mov	r3, r0
 8003294:	817b      	strh	r3, [r7, #10]
 8003296:	460b      	mov	r3, r1
 8003298:	813b      	strh	r3, [r7, #8]
 800329a:	4613      	mov	r3, r2
 800329c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800329e:	f7fe ffe1 	bl	8002264 <HAL_GetTick>
 80032a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	f040 80d9 	bne.w	8003464 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	2319      	movs	r3, #25
 80032b8:	2201      	movs	r2, #1
 80032ba:	496d      	ldr	r1, [pc, #436]	@ (8003470 <HAL_I2C_Mem_Write+0x1ec>)
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f971 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80032c8:	2302      	movs	r3, #2
 80032ca:	e0cc      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_I2C_Mem_Write+0x56>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e0c5      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d007      	beq.n	8003300 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0201 	orr.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800330e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2221      	movs	r2, #33	@ 0x21
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2240      	movs	r2, #64	@ 0x40
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a3a      	ldr	r2, [r7, #32]
 800332a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003330:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a4d      	ldr	r2, [pc, #308]	@ (8003474 <HAL_I2C_Mem_Write+0x1f0>)
 8003340:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003342:	88f8      	ldrh	r0, [r7, #6]
 8003344:	893a      	ldrh	r2, [r7, #8]
 8003346:	8979      	ldrh	r1, [r7, #10]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	9301      	str	r3, [sp, #4]
 800334c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	4603      	mov	r3, r0
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f890 	bl	8003478 <I2C_RequestMemoryWrite>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d052      	beq.n	8003404 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e081      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fa36 	bl	80037d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	2b04      	cmp	r3, #4
 8003378:	d107      	bne.n	800338a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003388:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e06b      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	1c5a      	adds	r2, r3, #1
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d11b      	bne.n	8003404 <HAL_I2C_Mem_Write+0x180>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d017      	beq.n	8003404 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	781a      	ldrb	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	3b01      	subs	r3, #1
 80033fe:	b29a      	uxth	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1aa      	bne.n	8003362 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	f000 fa29 	bl	8003868 <I2C_WaitOnBTFFlagUntilTimeout>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d00d      	beq.n	8003438 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	2b04      	cmp	r3, #4
 8003422:	d107      	bne.n	8003434 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003432:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e016      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003446:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	e000      	b.n	8003466 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003464:	2302      	movs	r3, #2
  }
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	00100002 	.word	0x00100002
 8003474:	ffff0000 	.word	0xffff0000

08003478 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af02      	add	r7, sp, #8
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	4608      	mov	r0, r1
 8003482:	4611      	mov	r1, r2
 8003484:	461a      	mov	r2, r3
 8003486:	4603      	mov	r3, r0
 8003488:	817b      	strh	r3, [r7, #10]
 800348a:	460b      	mov	r3, r1
 800348c:	813b      	strh	r3, [r7, #8]
 800348e:	4613      	mov	r3, r2
 8003490:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f000 f878 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00d      	beq.n	80034d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034c8:	d103      	bne.n	80034d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e05f      	b.n	8003596 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034d6:	897b      	ldrh	r3, [r7, #10]
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	461a      	mov	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	6a3a      	ldr	r2, [r7, #32]
 80034ea:	492d      	ldr	r1, [pc, #180]	@ (80035a0 <I2C_RequestMemoryWrite+0x128>)
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f8d3 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e04c      	b.n	8003596 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003514:	6a39      	ldr	r1, [r7, #32]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f95e 	bl	80037d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00d      	beq.n	800353e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	2b04      	cmp	r3, #4
 8003528:	d107      	bne.n	800353a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003538:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e02b      	b.n	8003596 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800353e:	88fb      	ldrh	r3, [r7, #6]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d105      	bne.n	8003550 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003544:	893b      	ldrh	r3, [r7, #8]
 8003546:	b2da      	uxtb	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	611a      	str	r2, [r3, #16]
 800354e:	e021      	b.n	8003594 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003550:	893b      	ldrh	r3, [r7, #8]
 8003552:	0a1b      	lsrs	r3, r3, #8
 8003554:	b29b      	uxth	r3, r3
 8003556:	b2da      	uxtb	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800355e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003560:	6a39      	ldr	r1, [r7, #32]
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f938 	bl	80037d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00d      	beq.n	800358a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	2b04      	cmp	r3, #4
 8003574:	d107      	bne.n	8003586 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003584:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e005      	b.n	8003596 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800358a:	893b      	ldrh	r3, [r7, #8]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	00010002 	.word	0x00010002

080035a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035b4:	e048      	b.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035bc:	d044      	beq.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035be:	f7fe fe51 	bl	8002264 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d302      	bcc.n	80035d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d139      	bne.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	0c1b      	lsrs	r3, r3, #16
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10d      	bne.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	43da      	mvns	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4013      	ands	r3, r2
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	e00c      	b.n	8003614 <I2C_WaitOnFlagUntilTimeout+0x70>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	43da      	mvns	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	4013      	ands	r3, r2
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	429a      	cmp	r2, r3
 8003618:	d116      	bne.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	f043 0220 	orr.w	r2, r3, #32
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e023      	b.n	8003690 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	0c1b      	lsrs	r3, r3, #16
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d10d      	bne.n	800366e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	43da      	mvns	r2, r3
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4013      	ands	r3, r2
 800365e:	b29b      	uxth	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	e00c      	b.n	8003688 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	43da      	mvns	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	4013      	ands	r3, r2
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	429a      	cmp	r2, r3
 800368c:	d093      	beq.n	80035b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036a6:	e071      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036b6:	d123      	bne.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	f043 0204 	orr.w	r2, r3, #4
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e067      	b.n	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003706:	d041      	beq.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003708:	f7fe fdac 	bl	8002264 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	429a      	cmp	r2, r3
 8003716:	d302      	bcc.n	800371e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d136      	bne.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	0c1b      	lsrs	r3, r3, #16
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d10c      	bne.n	8003742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	43da      	mvns	r2, r3
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4013      	ands	r3, r2
 8003734:	b29b      	uxth	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	e00b      	b.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d016      	beq.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	f043 0220 	orr.w	r2, r3, #32
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e021      	b.n	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	0c1b      	lsrs	r3, r3, #16
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d10c      	bne.n	80037b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	43da      	mvns	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4013      	ands	r3, r2
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf14      	ite	ne
 80037a8:	2301      	movne	r3, #1
 80037aa:	2300      	moveq	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	e00b      	b.n	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4013      	ands	r3, r2
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bf14      	ite	ne
 80037c2:	2301      	movne	r3, #1
 80037c4:	2300      	moveq	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f47f af6d 	bne.w	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037e4:	e034      	b.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f886 	bl	80038f8 <I2C_IsAcknowledgeFailed>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e034      	b.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fc:	d028      	beq.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fe fd31 	bl	8002264 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d11d      	bne.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800381e:	2b80      	cmp	r3, #128	@ 0x80
 8003820:	d016      	beq.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2220      	movs	r2, #32
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	f043 0220 	orr.w	r2, r3, #32
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e007      	b.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385a:	2b80      	cmp	r3, #128	@ 0x80
 800385c:	d1c3      	bne.n	80037e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003874:	e034      	b.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 f83e 	bl	80038f8 <I2C_IsAcknowledgeFailed>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e034      	b.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388c:	d028      	beq.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388e:	f7fe fce9 	bl	8002264 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	429a      	cmp	r2, r3
 800389c:	d302      	bcc.n	80038a4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d11d      	bne.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d016      	beq.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038cc:	f043 0220 	orr.w	r2, r3, #32
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e007      	b.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d1c3      	bne.n	8003876 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800390a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800390e:	d11b      	bne.n	8003948 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003918:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	f043 0204 	orr.w	r2, r3, #4
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e000      	b.n	800394a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e267      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d075      	beq.n	8003a62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003976:	4b88      	ldr	r3, [pc, #544]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 030c 	and.w	r3, r3, #12
 800397e:	2b04      	cmp	r3, #4
 8003980:	d00c      	beq.n	800399c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003982:	4b85      	ldr	r3, [pc, #532]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800398a:	2b08      	cmp	r3, #8
 800398c:	d112      	bne.n	80039b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800398e:	4b82      	ldr	r3, [pc, #520]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003996:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800399a:	d10b      	bne.n	80039b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d05b      	beq.n	8003a60 <HAL_RCC_OscConfig+0x108>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d157      	bne.n	8003a60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e242      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039bc:	d106      	bne.n	80039cc <HAL_RCC_OscConfig+0x74>
 80039be:	4b76      	ldr	r3, [pc, #472]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a75      	ldr	r2, [pc, #468]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	e01d      	b.n	8003a08 <HAL_RCC_OscConfig+0xb0>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0x98>
 80039d6:	4b70      	ldr	r3, [pc, #448]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a6f      	ldr	r2, [pc, #444]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e00b      	b.n	8003a08 <HAL_RCC_OscConfig+0xb0>
 80039f0:	4b69      	ldr	r3, [pc, #420]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a68      	ldr	r2, [pc, #416]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	4b66      	ldr	r3, [pc, #408]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a65      	ldr	r2, [pc, #404]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a10:	f7fe fc28 	bl	8002264 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a18:	f7fe fc24 	bl	8002264 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	@ 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e207      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0xc0>
 8003a36:	e014      	b.n	8003a62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a38:	f7fe fc14 	bl	8002264 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a40:	f7fe fc10 	bl	8002264 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b64      	cmp	r3, #100	@ 0x64
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e1f3      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a52:	4b51      	ldr	r3, [pc, #324]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0xe8>
 8003a5e:	e000      	b.n	8003a62 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d063      	beq.n	8003b36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 030c 	and.w	r3, r3, #12
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00b      	beq.n	8003a92 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a7a:	4b47      	ldr	r3, [pc, #284]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d11c      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a86:	4b44      	ldr	r3, [pc, #272]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d116      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a92:	4b41      	ldr	r3, [pc, #260]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d005      	beq.n	8003aaa <HAL_RCC_OscConfig+0x152>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d001      	beq.n	8003aaa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e1c7      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	4937      	ldr	r1, [pc, #220]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003abe:	e03a      	b.n	8003b36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d020      	beq.n	8003b0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ac8:	4b34      	ldr	r3, [pc, #208]	@ (8003b9c <HAL_RCC_OscConfig+0x244>)
 8003aca:	2201      	movs	r2, #1
 8003acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ace:	f7fe fbc9 	bl	8002264 <HAL_GetTick>
 8003ad2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ad6:	f7fe fbc5 	bl	8002264 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e1a8      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0f0      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af4:	4b28      	ldr	r3, [pc, #160]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	4925      	ldr	r1, [pc, #148]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	600b      	str	r3, [r1, #0]
 8003b08:	e015      	b.n	8003b36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b0a:	4b24      	ldr	r3, [pc, #144]	@ (8003b9c <HAL_RCC_OscConfig+0x244>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fe fba8 	bl	8002264 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b18:	f7fe fba4 	bl	8002264 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e187      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d036      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d016      	beq.n	8003b78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ba0 <HAL_RCC_OscConfig+0x248>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b50:	f7fe fb88 	bl	8002264 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b58:	f7fe fb84 	bl	8002264 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e167      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b98 <HAL_RCC_OscConfig+0x240>)
 8003b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d0f0      	beq.n	8003b58 <HAL_RCC_OscConfig+0x200>
 8003b76:	e01b      	b.n	8003bb0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b78:	4b09      	ldr	r3, [pc, #36]	@ (8003ba0 <HAL_RCC_OscConfig+0x248>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7e:	f7fe fb71 	bl	8002264 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b84:	e00e      	b.n	8003ba4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b86:	f7fe fb6d 	bl	8002264 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d907      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e150      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	42470000 	.word	0x42470000
 8003ba0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba4:	4b88      	ldr	r3, [pc, #544]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003ba6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1ea      	bne.n	8003b86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0304 	and.w	r3, r3, #4
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 8097 	beq.w	8003cec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc2:	4b81      	ldr	r3, [pc, #516]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d10f      	bne.n	8003bee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	4b7d      	ldr	r3, [pc, #500]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	4a7c      	ldr	r2, [pc, #496]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bde:	4b7a      	ldr	r3, [pc, #488]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be6:	60bb      	str	r3, [r7, #8]
 8003be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bea:	2301      	movs	r3, #1
 8003bec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bee:	4b77      	ldr	r3, [pc, #476]	@ (8003dcc <HAL_RCC_OscConfig+0x474>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d118      	bne.n	8003c2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bfa:	4b74      	ldr	r3, [pc, #464]	@ (8003dcc <HAL_RCC_OscConfig+0x474>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a73      	ldr	r2, [pc, #460]	@ (8003dcc <HAL_RCC_OscConfig+0x474>)
 8003c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c06:	f7fe fb2d 	bl	8002264 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c0e:	f7fe fb29 	bl	8002264 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e10c      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c20:	4b6a      	ldr	r3, [pc, #424]	@ (8003dcc <HAL_RCC_OscConfig+0x474>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f0      	beq.n	8003c0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d106      	bne.n	8003c42 <HAL_RCC_OscConfig+0x2ea>
 8003c34:	4b64      	ldr	r3, [pc, #400]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c38:	4a63      	ldr	r2, [pc, #396]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c3a:	f043 0301 	orr.w	r3, r3, #1
 8003c3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c40:	e01c      	b.n	8003c7c <HAL_RCC_OscConfig+0x324>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b05      	cmp	r3, #5
 8003c48:	d10c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x30c>
 8003c4a:	4b5f      	ldr	r3, [pc, #380]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4e:	4a5e      	ldr	r2, [pc, #376]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c50:	f043 0304 	orr.w	r3, r3, #4
 8003c54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c56:	4b5c      	ldr	r3, [pc, #368]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c5a:	4a5b      	ldr	r2, [pc, #364]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c62:	e00b      	b.n	8003c7c <HAL_RCC_OscConfig+0x324>
 8003c64:	4b58      	ldr	r3, [pc, #352]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c68:	4a57      	ldr	r2, [pc, #348]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c6a:	f023 0301 	bic.w	r3, r3, #1
 8003c6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c70:	4b55      	ldr	r3, [pc, #340]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c74:	4a54      	ldr	r2, [pc, #336]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003c76:	f023 0304 	bic.w	r3, r3, #4
 8003c7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d015      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c84:	f7fe faee 	bl	8002264 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8a:	e00a      	b.n	8003ca2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c8c:	f7fe faea 	bl	8002264 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e0cb      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca2:	4b49      	ldr	r3, [pc, #292]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0ee      	beq.n	8003c8c <HAL_RCC_OscConfig+0x334>
 8003cae:	e014      	b.n	8003cda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fe fad8 	bl	8002264 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb6:	e00a      	b.n	8003cce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb8:	f7fe fad4 	bl	8002264 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e0b5      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cce:	4b3e      	ldr	r3, [pc, #248]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1ee      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cda:	7dfb      	ldrb	r3, [r7, #23]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d105      	bne.n	8003cec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce0:	4b39      	ldr	r3, [pc, #228]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	4a38      	ldr	r2, [pc, #224]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003ce6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	699b      	ldr	r3, [r3, #24]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f000 80a1 	beq.w	8003e38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cf6:	4b34      	ldr	r3, [pc, #208]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b08      	cmp	r3, #8
 8003d00:	d05c      	beq.n	8003dbc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d141      	bne.n	8003d8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0a:	4b31      	ldr	r3, [pc, #196]	@ (8003dd0 <HAL_RCC_OscConfig+0x478>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7fe faa8 	bl	8002264 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d18:	f7fe faa4 	bl	8002264 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e087      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	4b27      	ldr	r3, [pc, #156]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69da      	ldr	r2, [r3, #28]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d44:	019b      	lsls	r3, r3, #6
 8003d46:	431a      	orrs	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4c:	085b      	lsrs	r3, r3, #1
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	041b      	lsls	r3, r3, #16
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	491b      	ldr	r1, [pc, #108]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d60:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd0 <HAL_RCC_OscConfig+0x478>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fe fa7d 	bl	8002264 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fe fa79 	bl	8002264 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e05c      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d80:	4b11      	ldr	r3, [pc, #68]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x416>
 8003d8c:	e054      	b.n	8003e38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d8e:	4b10      	ldr	r3, [pc, #64]	@ (8003dd0 <HAL_RCC_OscConfig+0x478>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fe fa66 	bl	8002264 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fe fa62 	bl	8002264 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e045      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dae:	4b06      	ldr	r3, [pc, #24]	@ (8003dc8 <HAL_RCC_OscConfig+0x470>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x444>
 8003dba:	e03d      	b.n	8003e38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d107      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e038      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	40007000 	.word	0x40007000
 8003dd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e44 <HAL_RCC_OscConfig+0x4ec>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d028      	beq.n	8003e34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d121      	bne.n	8003e34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d11a      	bne.n	8003e34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e04:	4013      	ands	r3, r2
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d111      	bne.n	8003e34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	085b      	lsrs	r3, r3, #1
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d107      	bne.n	8003e34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d001      	beq.n	8003e38 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	40023800 	.word	0x40023800

08003e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d101      	bne.n	8003e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e0cc      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e5c:	4b68      	ldr	r3, [pc, #416]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d90c      	bls.n	8003e84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6a:	4b65      	ldr	r3, [pc, #404]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e72:	4b63      	ldr	r3, [pc, #396]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d001      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0b8      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d020      	beq.n	8003ed2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0304 	and.w	r3, r3, #4
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d005      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e9c:	4b59      	ldr	r3, [pc, #356]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	4a58      	ldr	r2, [pc, #352]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ea6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0308 	and.w	r3, r3, #8
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d005      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eb4:	4b53      	ldr	r3, [pc, #332]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	4a52      	ldr	r2, [pc, #328]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ebe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ec0:	4b50      	ldr	r3, [pc, #320]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	494d      	ldr	r1, [pc, #308]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d044      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d107      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee6:	4b47      	ldr	r3, [pc, #284]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d119      	bne.n	8003f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e07f      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d003      	beq.n	8003f06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d107      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f06:	4b3f      	ldr	r3, [pc, #252]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d109      	bne.n	8003f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e06f      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f16:	4b3b      	ldr	r3, [pc, #236]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e067      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f26:	4b37      	ldr	r3, [pc, #220]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f023 0203 	bic.w	r2, r3, #3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4934      	ldr	r1, [pc, #208]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f38:	f7fe f994 	bl	8002264 <HAL_GetTick>
 8003f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3e:	e00a      	b.n	8003f56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f40:	f7fe f990 	bl	8002264 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e04f      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f56:	4b2b      	ldr	r3, [pc, #172]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 020c 	and.w	r2, r3, #12
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d1eb      	bne.n	8003f40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f68:	4b25      	ldr	r3, [pc, #148]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d20c      	bcs.n	8003f90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f76:	4b22      	ldr	r3, [pc, #136]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003f78:	683a      	ldr	r2, [r7, #0]
 8003f7a:	b2d2      	uxtb	r2, r2
 8003f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7e:	4b20      	ldr	r3, [pc, #128]	@ (8004000 <HAL_RCC_ClockConfig+0x1b8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d001      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e032      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0304 	and.w	r3, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d008      	beq.n	8003fae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f9c:	4b19      	ldr	r3, [pc, #100]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	4916      	ldr	r1, [pc, #88]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0308 	and.w	r3, r3, #8
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d009      	beq.n	8003fce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fba:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	490e      	ldr	r1, [pc, #56]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fce:	f000 f821 	bl	8004014 <HAL_RCC_GetSysClockFreq>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004004 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	091b      	lsrs	r3, r3, #4
 8003fda:	f003 030f 	and.w	r3, r3, #15
 8003fde:	490a      	ldr	r1, [pc, #40]	@ (8004008 <HAL_RCC_ClockConfig+0x1c0>)
 8003fe0:	5ccb      	ldrb	r3, [r1, r3]
 8003fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe6:	4a09      	ldr	r2, [pc, #36]	@ (800400c <HAL_RCC_ClockConfig+0x1c4>)
 8003fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fea:	4b09      	ldr	r3, [pc, #36]	@ (8004010 <HAL_RCC_ClockConfig+0x1c8>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fe f8f4 	bl	80021dc <HAL_InitTick>

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	40023c00 	.word	0x40023c00
 8004004:	40023800 	.word	0x40023800
 8004008:	080075f0 	.word	0x080075f0
 800400c:	20000010 	.word	0x20000010
 8004010:	20000014 	.word	0x20000014

08004014 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004014:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004018:	b094      	sub	sp, #80	@ 0x50
 800401a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800401c:	2300      	movs	r3, #0
 800401e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800402c:	4b79      	ldr	r3, [pc, #484]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 030c 	and.w	r3, r3, #12
 8004034:	2b08      	cmp	r3, #8
 8004036:	d00d      	beq.n	8004054 <HAL_RCC_GetSysClockFreq+0x40>
 8004038:	2b08      	cmp	r3, #8
 800403a:	f200 80e1 	bhi.w	8004200 <HAL_RCC_GetSysClockFreq+0x1ec>
 800403e:	2b00      	cmp	r3, #0
 8004040:	d002      	beq.n	8004048 <HAL_RCC_GetSysClockFreq+0x34>
 8004042:	2b04      	cmp	r3, #4
 8004044:	d003      	beq.n	800404e <HAL_RCC_GetSysClockFreq+0x3a>
 8004046:	e0db      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004048:	4b73      	ldr	r3, [pc, #460]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x204>)
 800404a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800404c:	e0db      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800404e:	4b73      	ldr	r3, [pc, #460]	@ (800421c <HAL_RCC_GetSysClockFreq+0x208>)
 8004050:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004052:	e0d8      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004054:	4b6f      	ldr	r3, [pc, #444]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800405c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800405e:	4b6d      	ldr	r3, [pc, #436]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d063      	beq.n	8004132 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406a:	4b6a      	ldr	r3, [pc, #424]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	099b      	lsrs	r3, r3, #6
 8004070:	2200      	movs	r2, #0
 8004072:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004074:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800407c:	633b      	str	r3, [r7, #48]	@ 0x30
 800407e:	2300      	movs	r3, #0
 8004080:	637b      	str	r3, [r7, #52]	@ 0x34
 8004082:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004086:	4622      	mov	r2, r4
 8004088:	462b      	mov	r3, r5
 800408a:	f04f 0000 	mov.w	r0, #0
 800408e:	f04f 0100 	mov.w	r1, #0
 8004092:	0159      	lsls	r1, r3, #5
 8004094:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004098:	0150      	lsls	r0, r2, #5
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	4621      	mov	r1, r4
 80040a0:	1a51      	subs	r1, r2, r1
 80040a2:	6139      	str	r1, [r7, #16]
 80040a4:	4629      	mov	r1, r5
 80040a6:	eb63 0301 	sbc.w	r3, r3, r1
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	f04f 0200 	mov.w	r2, #0
 80040b0:	f04f 0300 	mov.w	r3, #0
 80040b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040b8:	4659      	mov	r1, fp
 80040ba:	018b      	lsls	r3, r1, #6
 80040bc:	4651      	mov	r1, sl
 80040be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040c2:	4651      	mov	r1, sl
 80040c4:	018a      	lsls	r2, r1, #6
 80040c6:	4651      	mov	r1, sl
 80040c8:	ebb2 0801 	subs.w	r8, r2, r1
 80040cc:	4659      	mov	r1, fp
 80040ce:	eb63 0901 	sbc.w	r9, r3, r1
 80040d2:	f04f 0200 	mov.w	r2, #0
 80040d6:	f04f 0300 	mov.w	r3, #0
 80040da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040e6:	4690      	mov	r8, r2
 80040e8:	4699      	mov	r9, r3
 80040ea:	4623      	mov	r3, r4
 80040ec:	eb18 0303 	adds.w	r3, r8, r3
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	462b      	mov	r3, r5
 80040f4:	eb49 0303 	adc.w	r3, r9, r3
 80040f8:	60fb      	str	r3, [r7, #12]
 80040fa:	f04f 0200 	mov.w	r2, #0
 80040fe:	f04f 0300 	mov.w	r3, #0
 8004102:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004106:	4629      	mov	r1, r5
 8004108:	024b      	lsls	r3, r1, #9
 800410a:	4621      	mov	r1, r4
 800410c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004110:	4621      	mov	r1, r4
 8004112:	024a      	lsls	r2, r1, #9
 8004114:	4610      	mov	r0, r2
 8004116:	4619      	mov	r1, r3
 8004118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800411a:	2200      	movs	r2, #0
 800411c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800411e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004120:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004124:	f7fc fd90 	bl	8000c48 <__aeabi_uldivmod>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4613      	mov	r3, r2
 800412e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004130:	e058      	b.n	80041e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004132:	4b38      	ldr	r3, [pc, #224]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	099b      	lsrs	r3, r3, #6
 8004138:	2200      	movs	r2, #0
 800413a:	4618      	mov	r0, r3
 800413c:	4611      	mov	r1, r2
 800413e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004142:	623b      	str	r3, [r7, #32]
 8004144:	2300      	movs	r3, #0
 8004146:	627b      	str	r3, [r7, #36]	@ 0x24
 8004148:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800414c:	4642      	mov	r2, r8
 800414e:	464b      	mov	r3, r9
 8004150:	f04f 0000 	mov.w	r0, #0
 8004154:	f04f 0100 	mov.w	r1, #0
 8004158:	0159      	lsls	r1, r3, #5
 800415a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800415e:	0150      	lsls	r0, r2, #5
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4641      	mov	r1, r8
 8004166:	ebb2 0a01 	subs.w	sl, r2, r1
 800416a:	4649      	mov	r1, r9
 800416c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004170:	f04f 0200 	mov.w	r2, #0
 8004174:	f04f 0300 	mov.w	r3, #0
 8004178:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800417c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004180:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004184:	ebb2 040a 	subs.w	r4, r2, sl
 8004188:	eb63 050b 	sbc.w	r5, r3, fp
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	00eb      	lsls	r3, r5, #3
 8004196:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800419a:	00e2      	lsls	r2, r4, #3
 800419c:	4614      	mov	r4, r2
 800419e:	461d      	mov	r5, r3
 80041a0:	4643      	mov	r3, r8
 80041a2:	18e3      	adds	r3, r4, r3
 80041a4:	603b      	str	r3, [r7, #0]
 80041a6:	464b      	mov	r3, r9
 80041a8:	eb45 0303 	adc.w	r3, r5, r3
 80041ac:	607b      	str	r3, [r7, #4]
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ba:	4629      	mov	r1, r5
 80041bc:	028b      	lsls	r3, r1, #10
 80041be:	4621      	mov	r1, r4
 80041c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041c4:	4621      	mov	r1, r4
 80041c6:	028a      	lsls	r2, r1, #10
 80041c8:	4610      	mov	r0, r2
 80041ca:	4619      	mov	r1, r3
 80041cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ce:	2200      	movs	r2, #0
 80041d0:	61bb      	str	r3, [r7, #24]
 80041d2:	61fa      	str	r2, [r7, #28]
 80041d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041d8:	f7fc fd36 	bl	8000c48 <__aeabi_uldivmod>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4613      	mov	r3, r2
 80041e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x200>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	0c1b      	lsrs	r3, r3, #16
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	3301      	adds	r3, #1
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80041f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041fe:	e002      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004200:	4b05      	ldr	r3, [pc, #20]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x204>)
 8004202:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004204:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004208:	4618      	mov	r0, r3
 800420a:	3750      	adds	r7, #80	@ 0x50
 800420c:	46bd      	mov	sp, r7
 800420e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004212:	bf00      	nop
 8004214:	40023800 	.word	0x40023800
 8004218:	00f42400 	.word	0x00f42400
 800421c:	007a1200 	.word	0x007a1200

08004220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004224:	4b03      	ldr	r3, [pc, #12]	@ (8004234 <HAL_RCC_GetHCLKFreq+0x14>)
 8004226:	681b      	ldr	r3, [r3, #0]
}
 8004228:	4618      	mov	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	20000010 	.word	0x20000010

08004238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800423c:	f7ff fff0 	bl	8004220 <HAL_RCC_GetHCLKFreq>
 8004240:	4602      	mov	r2, r0
 8004242:	4b05      	ldr	r3, [pc, #20]	@ (8004258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	0a9b      	lsrs	r3, r3, #10
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	4903      	ldr	r1, [pc, #12]	@ (800425c <HAL_RCC_GetPCLK1Freq+0x24>)
 800424e:	5ccb      	ldrb	r3, [r1, r3]
 8004250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004254:	4618      	mov	r0, r3
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40023800 	.word	0x40023800
 800425c:	08007600 	.word	0x08007600

08004260 <__cvt>:
 8004260:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004264:	ec57 6b10 	vmov	r6, r7, d0
 8004268:	2f00      	cmp	r7, #0
 800426a:	460c      	mov	r4, r1
 800426c:	4619      	mov	r1, r3
 800426e:	463b      	mov	r3, r7
 8004270:	bfbb      	ittet	lt
 8004272:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004276:	461f      	movlt	r7, r3
 8004278:	2300      	movge	r3, #0
 800427a:	232d      	movlt	r3, #45	@ 0x2d
 800427c:	700b      	strb	r3, [r1, #0]
 800427e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004280:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004284:	4691      	mov	r9, r2
 8004286:	f023 0820 	bic.w	r8, r3, #32
 800428a:	bfbc      	itt	lt
 800428c:	4632      	movlt	r2, r6
 800428e:	4616      	movlt	r6, r2
 8004290:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004294:	d005      	beq.n	80042a2 <__cvt+0x42>
 8004296:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800429a:	d100      	bne.n	800429e <__cvt+0x3e>
 800429c:	3401      	adds	r4, #1
 800429e:	2102      	movs	r1, #2
 80042a0:	e000      	b.n	80042a4 <__cvt+0x44>
 80042a2:	2103      	movs	r1, #3
 80042a4:	ab03      	add	r3, sp, #12
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	ab02      	add	r3, sp, #8
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	ec47 6b10 	vmov	d0, r6, r7
 80042b0:	4653      	mov	r3, sl
 80042b2:	4622      	mov	r2, r4
 80042b4:	f000 fe7c 	bl	8004fb0 <_dtoa_r>
 80042b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80042bc:	4605      	mov	r5, r0
 80042be:	d119      	bne.n	80042f4 <__cvt+0x94>
 80042c0:	f019 0f01 	tst.w	r9, #1
 80042c4:	d00e      	beq.n	80042e4 <__cvt+0x84>
 80042c6:	eb00 0904 	add.w	r9, r0, r4
 80042ca:	2200      	movs	r2, #0
 80042cc:	2300      	movs	r3, #0
 80042ce:	4630      	mov	r0, r6
 80042d0:	4639      	mov	r1, r7
 80042d2:	f7fc fbf9 	bl	8000ac8 <__aeabi_dcmpeq>
 80042d6:	b108      	cbz	r0, 80042dc <__cvt+0x7c>
 80042d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80042dc:	2230      	movs	r2, #48	@ 0x30
 80042de:	9b03      	ldr	r3, [sp, #12]
 80042e0:	454b      	cmp	r3, r9
 80042e2:	d31e      	bcc.n	8004322 <__cvt+0xc2>
 80042e4:	9b03      	ldr	r3, [sp, #12]
 80042e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80042e8:	1b5b      	subs	r3, r3, r5
 80042ea:	4628      	mov	r0, r5
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	b004      	add	sp, #16
 80042f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042f8:	eb00 0904 	add.w	r9, r0, r4
 80042fc:	d1e5      	bne.n	80042ca <__cvt+0x6a>
 80042fe:	7803      	ldrb	r3, [r0, #0]
 8004300:	2b30      	cmp	r3, #48	@ 0x30
 8004302:	d10a      	bne.n	800431a <__cvt+0xba>
 8004304:	2200      	movs	r2, #0
 8004306:	2300      	movs	r3, #0
 8004308:	4630      	mov	r0, r6
 800430a:	4639      	mov	r1, r7
 800430c:	f7fc fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8004310:	b918      	cbnz	r0, 800431a <__cvt+0xba>
 8004312:	f1c4 0401 	rsb	r4, r4, #1
 8004316:	f8ca 4000 	str.w	r4, [sl]
 800431a:	f8da 3000 	ldr.w	r3, [sl]
 800431e:	4499      	add	r9, r3
 8004320:	e7d3      	b.n	80042ca <__cvt+0x6a>
 8004322:	1c59      	adds	r1, r3, #1
 8004324:	9103      	str	r1, [sp, #12]
 8004326:	701a      	strb	r2, [r3, #0]
 8004328:	e7d9      	b.n	80042de <__cvt+0x7e>

0800432a <__exponent>:
 800432a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800432c:	2900      	cmp	r1, #0
 800432e:	bfba      	itte	lt
 8004330:	4249      	neglt	r1, r1
 8004332:	232d      	movlt	r3, #45	@ 0x2d
 8004334:	232b      	movge	r3, #43	@ 0x2b
 8004336:	2909      	cmp	r1, #9
 8004338:	7002      	strb	r2, [r0, #0]
 800433a:	7043      	strb	r3, [r0, #1]
 800433c:	dd29      	ble.n	8004392 <__exponent+0x68>
 800433e:	f10d 0307 	add.w	r3, sp, #7
 8004342:	461d      	mov	r5, r3
 8004344:	270a      	movs	r7, #10
 8004346:	461a      	mov	r2, r3
 8004348:	fbb1 f6f7 	udiv	r6, r1, r7
 800434c:	fb07 1416 	mls	r4, r7, r6, r1
 8004350:	3430      	adds	r4, #48	@ 0x30
 8004352:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004356:	460c      	mov	r4, r1
 8004358:	2c63      	cmp	r4, #99	@ 0x63
 800435a:	f103 33ff 	add.w	r3, r3, #4294967295
 800435e:	4631      	mov	r1, r6
 8004360:	dcf1      	bgt.n	8004346 <__exponent+0x1c>
 8004362:	3130      	adds	r1, #48	@ 0x30
 8004364:	1e94      	subs	r4, r2, #2
 8004366:	f803 1c01 	strb.w	r1, [r3, #-1]
 800436a:	1c41      	adds	r1, r0, #1
 800436c:	4623      	mov	r3, r4
 800436e:	42ab      	cmp	r3, r5
 8004370:	d30a      	bcc.n	8004388 <__exponent+0x5e>
 8004372:	f10d 0309 	add.w	r3, sp, #9
 8004376:	1a9b      	subs	r3, r3, r2
 8004378:	42ac      	cmp	r4, r5
 800437a:	bf88      	it	hi
 800437c:	2300      	movhi	r3, #0
 800437e:	3302      	adds	r3, #2
 8004380:	4403      	add	r3, r0
 8004382:	1a18      	subs	r0, r3, r0
 8004384:	b003      	add	sp, #12
 8004386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004388:	f813 6b01 	ldrb.w	r6, [r3], #1
 800438c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004390:	e7ed      	b.n	800436e <__exponent+0x44>
 8004392:	2330      	movs	r3, #48	@ 0x30
 8004394:	3130      	adds	r1, #48	@ 0x30
 8004396:	7083      	strb	r3, [r0, #2]
 8004398:	70c1      	strb	r1, [r0, #3]
 800439a:	1d03      	adds	r3, r0, #4
 800439c:	e7f1      	b.n	8004382 <__exponent+0x58>
	...

080043a0 <_printf_float>:
 80043a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a4:	b08d      	sub	sp, #52	@ 0x34
 80043a6:	460c      	mov	r4, r1
 80043a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043ac:	4616      	mov	r6, r2
 80043ae:	461f      	mov	r7, r3
 80043b0:	4605      	mov	r5, r0
 80043b2:	f000 fced 	bl	8004d90 <_localeconv_r>
 80043b6:	6803      	ldr	r3, [r0, #0]
 80043b8:	9304      	str	r3, [sp, #16]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fb ff58 	bl	8000270 <strlen>
 80043c0:	2300      	movs	r3, #0
 80043c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80043c4:	f8d8 3000 	ldr.w	r3, [r8]
 80043c8:	9005      	str	r0, [sp, #20]
 80043ca:	3307      	adds	r3, #7
 80043cc:	f023 0307 	bic.w	r3, r3, #7
 80043d0:	f103 0208 	add.w	r2, r3, #8
 80043d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043d8:	f8d4 b000 	ldr.w	fp, [r4]
 80043dc:	f8c8 2000 	str.w	r2, [r8]
 80043e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80043e8:	9307      	str	r3, [sp, #28]
 80043ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80043ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80043f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043f6:	4b9c      	ldr	r3, [pc, #624]	@ (8004668 <_printf_float+0x2c8>)
 80043f8:	f04f 32ff 	mov.w	r2, #4294967295
 80043fc:	f7fc fb96 	bl	8000b2c <__aeabi_dcmpun>
 8004400:	bb70      	cbnz	r0, 8004460 <_printf_float+0xc0>
 8004402:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004406:	4b98      	ldr	r3, [pc, #608]	@ (8004668 <_printf_float+0x2c8>)
 8004408:	f04f 32ff 	mov.w	r2, #4294967295
 800440c:	f7fc fb70 	bl	8000af0 <__aeabi_dcmple>
 8004410:	bb30      	cbnz	r0, 8004460 <_printf_float+0xc0>
 8004412:	2200      	movs	r2, #0
 8004414:	2300      	movs	r3, #0
 8004416:	4640      	mov	r0, r8
 8004418:	4649      	mov	r1, r9
 800441a:	f7fc fb5f 	bl	8000adc <__aeabi_dcmplt>
 800441e:	b110      	cbz	r0, 8004426 <_printf_float+0x86>
 8004420:	232d      	movs	r3, #45	@ 0x2d
 8004422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004426:	4a91      	ldr	r2, [pc, #580]	@ (800466c <_printf_float+0x2cc>)
 8004428:	4b91      	ldr	r3, [pc, #580]	@ (8004670 <_printf_float+0x2d0>)
 800442a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800442e:	bf94      	ite	ls
 8004430:	4690      	movls	r8, r2
 8004432:	4698      	movhi	r8, r3
 8004434:	2303      	movs	r3, #3
 8004436:	6123      	str	r3, [r4, #16]
 8004438:	f02b 0304 	bic.w	r3, fp, #4
 800443c:	6023      	str	r3, [r4, #0]
 800443e:	f04f 0900 	mov.w	r9, #0
 8004442:	9700      	str	r7, [sp, #0]
 8004444:	4633      	mov	r3, r6
 8004446:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004448:	4621      	mov	r1, r4
 800444a:	4628      	mov	r0, r5
 800444c:	f000 f9d2 	bl	80047f4 <_printf_common>
 8004450:	3001      	adds	r0, #1
 8004452:	f040 808d 	bne.w	8004570 <_printf_float+0x1d0>
 8004456:	f04f 30ff 	mov.w	r0, #4294967295
 800445a:	b00d      	add	sp, #52	@ 0x34
 800445c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004460:	4642      	mov	r2, r8
 8004462:	464b      	mov	r3, r9
 8004464:	4640      	mov	r0, r8
 8004466:	4649      	mov	r1, r9
 8004468:	f7fc fb60 	bl	8000b2c <__aeabi_dcmpun>
 800446c:	b140      	cbz	r0, 8004480 <_printf_float+0xe0>
 800446e:	464b      	mov	r3, r9
 8004470:	2b00      	cmp	r3, #0
 8004472:	bfbc      	itt	lt
 8004474:	232d      	movlt	r3, #45	@ 0x2d
 8004476:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800447a:	4a7e      	ldr	r2, [pc, #504]	@ (8004674 <_printf_float+0x2d4>)
 800447c:	4b7e      	ldr	r3, [pc, #504]	@ (8004678 <_printf_float+0x2d8>)
 800447e:	e7d4      	b.n	800442a <_printf_float+0x8a>
 8004480:	6863      	ldr	r3, [r4, #4]
 8004482:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004486:	9206      	str	r2, [sp, #24]
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	d13b      	bne.n	8004504 <_printf_float+0x164>
 800448c:	2306      	movs	r3, #6
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004494:	2300      	movs	r3, #0
 8004496:	6022      	str	r2, [r4, #0]
 8004498:	9303      	str	r3, [sp, #12]
 800449a:	ab0a      	add	r3, sp, #40	@ 0x28
 800449c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044a0:	ab09      	add	r3, sp, #36	@ 0x24
 80044a2:	9300      	str	r3, [sp, #0]
 80044a4:	6861      	ldr	r1, [r4, #4]
 80044a6:	ec49 8b10 	vmov	d0, r8, r9
 80044aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044ae:	4628      	mov	r0, r5
 80044b0:	f7ff fed6 	bl	8004260 <__cvt>
 80044b4:	9b06      	ldr	r3, [sp, #24]
 80044b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80044b8:	2b47      	cmp	r3, #71	@ 0x47
 80044ba:	4680      	mov	r8, r0
 80044bc:	d129      	bne.n	8004512 <_printf_float+0x172>
 80044be:	1cc8      	adds	r0, r1, #3
 80044c0:	db02      	blt.n	80044c8 <_printf_float+0x128>
 80044c2:	6863      	ldr	r3, [r4, #4]
 80044c4:	4299      	cmp	r1, r3
 80044c6:	dd41      	ble.n	800454c <_printf_float+0x1ac>
 80044c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80044cc:	fa5f fa8a 	uxtb.w	sl, sl
 80044d0:	3901      	subs	r1, #1
 80044d2:	4652      	mov	r2, sl
 80044d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80044d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80044da:	f7ff ff26 	bl	800432a <__exponent>
 80044de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044e0:	1813      	adds	r3, r2, r0
 80044e2:	2a01      	cmp	r2, #1
 80044e4:	4681      	mov	r9, r0
 80044e6:	6123      	str	r3, [r4, #16]
 80044e8:	dc02      	bgt.n	80044f0 <_printf_float+0x150>
 80044ea:	6822      	ldr	r2, [r4, #0]
 80044ec:	07d2      	lsls	r2, r2, #31
 80044ee:	d501      	bpl.n	80044f4 <_printf_float+0x154>
 80044f0:	3301      	adds	r3, #1
 80044f2:	6123      	str	r3, [r4, #16]
 80044f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0a2      	beq.n	8004442 <_printf_float+0xa2>
 80044fc:	232d      	movs	r3, #45	@ 0x2d
 80044fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004502:	e79e      	b.n	8004442 <_printf_float+0xa2>
 8004504:	9a06      	ldr	r2, [sp, #24]
 8004506:	2a47      	cmp	r2, #71	@ 0x47
 8004508:	d1c2      	bne.n	8004490 <_printf_float+0xf0>
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1c0      	bne.n	8004490 <_printf_float+0xf0>
 800450e:	2301      	movs	r3, #1
 8004510:	e7bd      	b.n	800448e <_printf_float+0xee>
 8004512:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004516:	d9db      	bls.n	80044d0 <_printf_float+0x130>
 8004518:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800451c:	d118      	bne.n	8004550 <_printf_float+0x1b0>
 800451e:	2900      	cmp	r1, #0
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	dd0b      	ble.n	800453c <_printf_float+0x19c>
 8004524:	6121      	str	r1, [r4, #16]
 8004526:	b913      	cbnz	r3, 800452e <_printf_float+0x18e>
 8004528:	6822      	ldr	r2, [r4, #0]
 800452a:	07d0      	lsls	r0, r2, #31
 800452c:	d502      	bpl.n	8004534 <_printf_float+0x194>
 800452e:	3301      	adds	r3, #1
 8004530:	440b      	add	r3, r1
 8004532:	6123      	str	r3, [r4, #16]
 8004534:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004536:	f04f 0900 	mov.w	r9, #0
 800453a:	e7db      	b.n	80044f4 <_printf_float+0x154>
 800453c:	b913      	cbnz	r3, 8004544 <_printf_float+0x1a4>
 800453e:	6822      	ldr	r2, [r4, #0]
 8004540:	07d2      	lsls	r2, r2, #31
 8004542:	d501      	bpl.n	8004548 <_printf_float+0x1a8>
 8004544:	3302      	adds	r3, #2
 8004546:	e7f4      	b.n	8004532 <_printf_float+0x192>
 8004548:	2301      	movs	r3, #1
 800454a:	e7f2      	b.n	8004532 <_printf_float+0x192>
 800454c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004550:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004552:	4299      	cmp	r1, r3
 8004554:	db05      	blt.n	8004562 <_printf_float+0x1c2>
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	6121      	str	r1, [r4, #16]
 800455a:	07d8      	lsls	r0, r3, #31
 800455c:	d5ea      	bpl.n	8004534 <_printf_float+0x194>
 800455e:	1c4b      	adds	r3, r1, #1
 8004560:	e7e7      	b.n	8004532 <_printf_float+0x192>
 8004562:	2900      	cmp	r1, #0
 8004564:	bfd4      	ite	le
 8004566:	f1c1 0202 	rsble	r2, r1, #2
 800456a:	2201      	movgt	r2, #1
 800456c:	4413      	add	r3, r2
 800456e:	e7e0      	b.n	8004532 <_printf_float+0x192>
 8004570:	6823      	ldr	r3, [r4, #0]
 8004572:	055a      	lsls	r2, r3, #21
 8004574:	d407      	bmi.n	8004586 <_printf_float+0x1e6>
 8004576:	6923      	ldr	r3, [r4, #16]
 8004578:	4642      	mov	r2, r8
 800457a:	4631      	mov	r1, r6
 800457c:	4628      	mov	r0, r5
 800457e:	47b8      	blx	r7
 8004580:	3001      	adds	r0, #1
 8004582:	d12b      	bne.n	80045dc <_printf_float+0x23c>
 8004584:	e767      	b.n	8004456 <_printf_float+0xb6>
 8004586:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800458a:	f240 80dd 	bls.w	8004748 <_printf_float+0x3a8>
 800458e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004592:	2200      	movs	r2, #0
 8004594:	2300      	movs	r3, #0
 8004596:	f7fc fa97 	bl	8000ac8 <__aeabi_dcmpeq>
 800459a:	2800      	cmp	r0, #0
 800459c:	d033      	beq.n	8004606 <_printf_float+0x266>
 800459e:	4a37      	ldr	r2, [pc, #220]	@ (800467c <_printf_float+0x2dc>)
 80045a0:	2301      	movs	r3, #1
 80045a2:	4631      	mov	r1, r6
 80045a4:	4628      	mov	r0, r5
 80045a6:	47b8      	blx	r7
 80045a8:	3001      	adds	r0, #1
 80045aa:	f43f af54 	beq.w	8004456 <_printf_float+0xb6>
 80045ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045b2:	4543      	cmp	r3, r8
 80045b4:	db02      	blt.n	80045bc <_printf_float+0x21c>
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	07d8      	lsls	r0, r3, #31
 80045ba:	d50f      	bpl.n	80045dc <_printf_float+0x23c>
 80045bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045c0:	4631      	mov	r1, r6
 80045c2:	4628      	mov	r0, r5
 80045c4:	47b8      	blx	r7
 80045c6:	3001      	adds	r0, #1
 80045c8:	f43f af45 	beq.w	8004456 <_printf_float+0xb6>
 80045cc:	f04f 0900 	mov.w	r9, #0
 80045d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80045d4:	f104 0a1a 	add.w	sl, r4, #26
 80045d8:	45c8      	cmp	r8, r9
 80045da:	dc09      	bgt.n	80045f0 <_printf_float+0x250>
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	079b      	lsls	r3, r3, #30
 80045e0:	f100 8103 	bmi.w	80047ea <_printf_float+0x44a>
 80045e4:	68e0      	ldr	r0, [r4, #12]
 80045e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045e8:	4298      	cmp	r0, r3
 80045ea:	bfb8      	it	lt
 80045ec:	4618      	movlt	r0, r3
 80045ee:	e734      	b.n	800445a <_printf_float+0xba>
 80045f0:	2301      	movs	r3, #1
 80045f2:	4652      	mov	r2, sl
 80045f4:	4631      	mov	r1, r6
 80045f6:	4628      	mov	r0, r5
 80045f8:	47b8      	blx	r7
 80045fa:	3001      	adds	r0, #1
 80045fc:	f43f af2b 	beq.w	8004456 <_printf_float+0xb6>
 8004600:	f109 0901 	add.w	r9, r9, #1
 8004604:	e7e8      	b.n	80045d8 <_printf_float+0x238>
 8004606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004608:	2b00      	cmp	r3, #0
 800460a:	dc39      	bgt.n	8004680 <_printf_float+0x2e0>
 800460c:	4a1b      	ldr	r2, [pc, #108]	@ (800467c <_printf_float+0x2dc>)
 800460e:	2301      	movs	r3, #1
 8004610:	4631      	mov	r1, r6
 8004612:	4628      	mov	r0, r5
 8004614:	47b8      	blx	r7
 8004616:	3001      	adds	r0, #1
 8004618:	f43f af1d 	beq.w	8004456 <_printf_float+0xb6>
 800461c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004620:	ea59 0303 	orrs.w	r3, r9, r3
 8004624:	d102      	bne.n	800462c <_printf_float+0x28c>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	07d9      	lsls	r1, r3, #31
 800462a:	d5d7      	bpl.n	80045dc <_printf_float+0x23c>
 800462c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004630:	4631      	mov	r1, r6
 8004632:	4628      	mov	r0, r5
 8004634:	47b8      	blx	r7
 8004636:	3001      	adds	r0, #1
 8004638:	f43f af0d 	beq.w	8004456 <_printf_float+0xb6>
 800463c:	f04f 0a00 	mov.w	sl, #0
 8004640:	f104 0b1a 	add.w	fp, r4, #26
 8004644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004646:	425b      	negs	r3, r3
 8004648:	4553      	cmp	r3, sl
 800464a:	dc01      	bgt.n	8004650 <_printf_float+0x2b0>
 800464c:	464b      	mov	r3, r9
 800464e:	e793      	b.n	8004578 <_printf_float+0x1d8>
 8004650:	2301      	movs	r3, #1
 8004652:	465a      	mov	r2, fp
 8004654:	4631      	mov	r1, r6
 8004656:	4628      	mov	r0, r5
 8004658:	47b8      	blx	r7
 800465a:	3001      	adds	r0, #1
 800465c:	f43f aefb 	beq.w	8004456 <_printf_float+0xb6>
 8004660:	f10a 0a01 	add.w	sl, sl, #1
 8004664:	e7ee      	b.n	8004644 <_printf_float+0x2a4>
 8004666:	bf00      	nop
 8004668:	7fefffff 	.word	0x7fefffff
 800466c:	08007608 	.word	0x08007608
 8004670:	0800760c 	.word	0x0800760c
 8004674:	08007610 	.word	0x08007610
 8004678:	08007614 	.word	0x08007614
 800467c:	08007618 	.word	0x08007618
 8004680:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004682:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004686:	4553      	cmp	r3, sl
 8004688:	bfa8      	it	ge
 800468a:	4653      	movge	r3, sl
 800468c:	2b00      	cmp	r3, #0
 800468e:	4699      	mov	r9, r3
 8004690:	dc36      	bgt.n	8004700 <_printf_float+0x360>
 8004692:	f04f 0b00 	mov.w	fp, #0
 8004696:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800469a:	f104 021a 	add.w	r2, r4, #26
 800469e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046a0:	9306      	str	r3, [sp, #24]
 80046a2:	eba3 0309 	sub.w	r3, r3, r9
 80046a6:	455b      	cmp	r3, fp
 80046a8:	dc31      	bgt.n	800470e <_printf_float+0x36e>
 80046aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ac:	459a      	cmp	sl, r3
 80046ae:	dc3a      	bgt.n	8004726 <_printf_float+0x386>
 80046b0:	6823      	ldr	r3, [r4, #0]
 80046b2:	07da      	lsls	r2, r3, #31
 80046b4:	d437      	bmi.n	8004726 <_printf_float+0x386>
 80046b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046b8:	ebaa 0903 	sub.w	r9, sl, r3
 80046bc:	9b06      	ldr	r3, [sp, #24]
 80046be:	ebaa 0303 	sub.w	r3, sl, r3
 80046c2:	4599      	cmp	r9, r3
 80046c4:	bfa8      	it	ge
 80046c6:	4699      	movge	r9, r3
 80046c8:	f1b9 0f00 	cmp.w	r9, #0
 80046cc:	dc33      	bgt.n	8004736 <_printf_float+0x396>
 80046ce:	f04f 0800 	mov.w	r8, #0
 80046d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046d6:	f104 0b1a 	add.w	fp, r4, #26
 80046da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046dc:	ebaa 0303 	sub.w	r3, sl, r3
 80046e0:	eba3 0309 	sub.w	r3, r3, r9
 80046e4:	4543      	cmp	r3, r8
 80046e6:	f77f af79 	ble.w	80045dc <_printf_float+0x23c>
 80046ea:	2301      	movs	r3, #1
 80046ec:	465a      	mov	r2, fp
 80046ee:	4631      	mov	r1, r6
 80046f0:	4628      	mov	r0, r5
 80046f2:	47b8      	blx	r7
 80046f4:	3001      	adds	r0, #1
 80046f6:	f43f aeae 	beq.w	8004456 <_printf_float+0xb6>
 80046fa:	f108 0801 	add.w	r8, r8, #1
 80046fe:	e7ec      	b.n	80046da <_printf_float+0x33a>
 8004700:	4642      	mov	r2, r8
 8004702:	4631      	mov	r1, r6
 8004704:	4628      	mov	r0, r5
 8004706:	47b8      	blx	r7
 8004708:	3001      	adds	r0, #1
 800470a:	d1c2      	bne.n	8004692 <_printf_float+0x2f2>
 800470c:	e6a3      	b.n	8004456 <_printf_float+0xb6>
 800470e:	2301      	movs	r3, #1
 8004710:	4631      	mov	r1, r6
 8004712:	4628      	mov	r0, r5
 8004714:	9206      	str	r2, [sp, #24]
 8004716:	47b8      	blx	r7
 8004718:	3001      	adds	r0, #1
 800471a:	f43f ae9c 	beq.w	8004456 <_printf_float+0xb6>
 800471e:	9a06      	ldr	r2, [sp, #24]
 8004720:	f10b 0b01 	add.w	fp, fp, #1
 8004724:	e7bb      	b.n	800469e <_printf_float+0x2fe>
 8004726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800472a:	4631      	mov	r1, r6
 800472c:	4628      	mov	r0, r5
 800472e:	47b8      	blx	r7
 8004730:	3001      	adds	r0, #1
 8004732:	d1c0      	bne.n	80046b6 <_printf_float+0x316>
 8004734:	e68f      	b.n	8004456 <_printf_float+0xb6>
 8004736:	9a06      	ldr	r2, [sp, #24]
 8004738:	464b      	mov	r3, r9
 800473a:	4442      	add	r2, r8
 800473c:	4631      	mov	r1, r6
 800473e:	4628      	mov	r0, r5
 8004740:	47b8      	blx	r7
 8004742:	3001      	adds	r0, #1
 8004744:	d1c3      	bne.n	80046ce <_printf_float+0x32e>
 8004746:	e686      	b.n	8004456 <_printf_float+0xb6>
 8004748:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800474c:	f1ba 0f01 	cmp.w	sl, #1
 8004750:	dc01      	bgt.n	8004756 <_printf_float+0x3b6>
 8004752:	07db      	lsls	r3, r3, #31
 8004754:	d536      	bpl.n	80047c4 <_printf_float+0x424>
 8004756:	2301      	movs	r3, #1
 8004758:	4642      	mov	r2, r8
 800475a:	4631      	mov	r1, r6
 800475c:	4628      	mov	r0, r5
 800475e:	47b8      	blx	r7
 8004760:	3001      	adds	r0, #1
 8004762:	f43f ae78 	beq.w	8004456 <_printf_float+0xb6>
 8004766:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800476a:	4631      	mov	r1, r6
 800476c:	4628      	mov	r0, r5
 800476e:	47b8      	blx	r7
 8004770:	3001      	adds	r0, #1
 8004772:	f43f ae70 	beq.w	8004456 <_printf_float+0xb6>
 8004776:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800477a:	2200      	movs	r2, #0
 800477c:	2300      	movs	r3, #0
 800477e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004782:	f7fc f9a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8004786:	b9c0      	cbnz	r0, 80047ba <_printf_float+0x41a>
 8004788:	4653      	mov	r3, sl
 800478a:	f108 0201 	add.w	r2, r8, #1
 800478e:	4631      	mov	r1, r6
 8004790:	4628      	mov	r0, r5
 8004792:	47b8      	blx	r7
 8004794:	3001      	adds	r0, #1
 8004796:	d10c      	bne.n	80047b2 <_printf_float+0x412>
 8004798:	e65d      	b.n	8004456 <_printf_float+0xb6>
 800479a:	2301      	movs	r3, #1
 800479c:	465a      	mov	r2, fp
 800479e:	4631      	mov	r1, r6
 80047a0:	4628      	mov	r0, r5
 80047a2:	47b8      	blx	r7
 80047a4:	3001      	adds	r0, #1
 80047a6:	f43f ae56 	beq.w	8004456 <_printf_float+0xb6>
 80047aa:	f108 0801 	add.w	r8, r8, #1
 80047ae:	45d0      	cmp	r8, sl
 80047b0:	dbf3      	blt.n	800479a <_printf_float+0x3fa>
 80047b2:	464b      	mov	r3, r9
 80047b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047b8:	e6df      	b.n	800457a <_printf_float+0x1da>
 80047ba:	f04f 0800 	mov.w	r8, #0
 80047be:	f104 0b1a 	add.w	fp, r4, #26
 80047c2:	e7f4      	b.n	80047ae <_printf_float+0x40e>
 80047c4:	2301      	movs	r3, #1
 80047c6:	4642      	mov	r2, r8
 80047c8:	e7e1      	b.n	800478e <_printf_float+0x3ee>
 80047ca:	2301      	movs	r3, #1
 80047cc:	464a      	mov	r2, r9
 80047ce:	4631      	mov	r1, r6
 80047d0:	4628      	mov	r0, r5
 80047d2:	47b8      	blx	r7
 80047d4:	3001      	adds	r0, #1
 80047d6:	f43f ae3e 	beq.w	8004456 <_printf_float+0xb6>
 80047da:	f108 0801 	add.w	r8, r8, #1
 80047de:	68e3      	ldr	r3, [r4, #12]
 80047e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047e2:	1a5b      	subs	r3, r3, r1
 80047e4:	4543      	cmp	r3, r8
 80047e6:	dcf0      	bgt.n	80047ca <_printf_float+0x42a>
 80047e8:	e6fc      	b.n	80045e4 <_printf_float+0x244>
 80047ea:	f04f 0800 	mov.w	r8, #0
 80047ee:	f104 0919 	add.w	r9, r4, #25
 80047f2:	e7f4      	b.n	80047de <_printf_float+0x43e>

080047f4 <_printf_common>:
 80047f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047f8:	4616      	mov	r6, r2
 80047fa:	4698      	mov	r8, r3
 80047fc:	688a      	ldr	r2, [r1, #8]
 80047fe:	690b      	ldr	r3, [r1, #16]
 8004800:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004804:	4293      	cmp	r3, r2
 8004806:	bfb8      	it	lt
 8004808:	4613      	movlt	r3, r2
 800480a:	6033      	str	r3, [r6, #0]
 800480c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004810:	4607      	mov	r7, r0
 8004812:	460c      	mov	r4, r1
 8004814:	b10a      	cbz	r2, 800481a <_printf_common+0x26>
 8004816:	3301      	adds	r3, #1
 8004818:	6033      	str	r3, [r6, #0]
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	0699      	lsls	r1, r3, #26
 800481e:	bf42      	ittt	mi
 8004820:	6833      	ldrmi	r3, [r6, #0]
 8004822:	3302      	addmi	r3, #2
 8004824:	6033      	strmi	r3, [r6, #0]
 8004826:	6825      	ldr	r5, [r4, #0]
 8004828:	f015 0506 	ands.w	r5, r5, #6
 800482c:	d106      	bne.n	800483c <_printf_common+0x48>
 800482e:	f104 0a19 	add.w	sl, r4, #25
 8004832:	68e3      	ldr	r3, [r4, #12]
 8004834:	6832      	ldr	r2, [r6, #0]
 8004836:	1a9b      	subs	r3, r3, r2
 8004838:	42ab      	cmp	r3, r5
 800483a:	dc26      	bgt.n	800488a <_printf_common+0x96>
 800483c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	3b00      	subs	r3, #0
 8004844:	bf18      	it	ne
 8004846:	2301      	movne	r3, #1
 8004848:	0692      	lsls	r2, r2, #26
 800484a:	d42b      	bmi.n	80048a4 <_printf_common+0xb0>
 800484c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004850:	4641      	mov	r1, r8
 8004852:	4638      	mov	r0, r7
 8004854:	47c8      	blx	r9
 8004856:	3001      	adds	r0, #1
 8004858:	d01e      	beq.n	8004898 <_printf_common+0xa4>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	6922      	ldr	r2, [r4, #16]
 800485e:	f003 0306 	and.w	r3, r3, #6
 8004862:	2b04      	cmp	r3, #4
 8004864:	bf02      	ittt	eq
 8004866:	68e5      	ldreq	r5, [r4, #12]
 8004868:	6833      	ldreq	r3, [r6, #0]
 800486a:	1aed      	subeq	r5, r5, r3
 800486c:	68a3      	ldr	r3, [r4, #8]
 800486e:	bf0c      	ite	eq
 8004870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004874:	2500      	movne	r5, #0
 8004876:	4293      	cmp	r3, r2
 8004878:	bfc4      	itt	gt
 800487a:	1a9b      	subgt	r3, r3, r2
 800487c:	18ed      	addgt	r5, r5, r3
 800487e:	2600      	movs	r6, #0
 8004880:	341a      	adds	r4, #26
 8004882:	42b5      	cmp	r5, r6
 8004884:	d11a      	bne.n	80048bc <_printf_common+0xc8>
 8004886:	2000      	movs	r0, #0
 8004888:	e008      	b.n	800489c <_printf_common+0xa8>
 800488a:	2301      	movs	r3, #1
 800488c:	4652      	mov	r2, sl
 800488e:	4641      	mov	r1, r8
 8004890:	4638      	mov	r0, r7
 8004892:	47c8      	blx	r9
 8004894:	3001      	adds	r0, #1
 8004896:	d103      	bne.n	80048a0 <_printf_common+0xac>
 8004898:	f04f 30ff 	mov.w	r0, #4294967295
 800489c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048a0:	3501      	adds	r5, #1
 80048a2:	e7c6      	b.n	8004832 <_printf_common+0x3e>
 80048a4:	18e1      	adds	r1, r4, r3
 80048a6:	1c5a      	adds	r2, r3, #1
 80048a8:	2030      	movs	r0, #48	@ 0x30
 80048aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048ae:	4422      	add	r2, r4
 80048b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048b8:	3302      	adds	r3, #2
 80048ba:	e7c7      	b.n	800484c <_printf_common+0x58>
 80048bc:	2301      	movs	r3, #1
 80048be:	4622      	mov	r2, r4
 80048c0:	4641      	mov	r1, r8
 80048c2:	4638      	mov	r0, r7
 80048c4:	47c8      	blx	r9
 80048c6:	3001      	adds	r0, #1
 80048c8:	d0e6      	beq.n	8004898 <_printf_common+0xa4>
 80048ca:	3601      	adds	r6, #1
 80048cc:	e7d9      	b.n	8004882 <_printf_common+0x8e>
	...

080048d0 <_printf_i>:
 80048d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048d4:	7e0f      	ldrb	r7, [r1, #24]
 80048d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048d8:	2f78      	cmp	r7, #120	@ 0x78
 80048da:	4691      	mov	r9, r2
 80048dc:	4680      	mov	r8, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	469a      	mov	sl, r3
 80048e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048e6:	d807      	bhi.n	80048f8 <_printf_i+0x28>
 80048e8:	2f62      	cmp	r7, #98	@ 0x62
 80048ea:	d80a      	bhi.n	8004902 <_printf_i+0x32>
 80048ec:	2f00      	cmp	r7, #0
 80048ee:	f000 80d2 	beq.w	8004a96 <_printf_i+0x1c6>
 80048f2:	2f58      	cmp	r7, #88	@ 0x58
 80048f4:	f000 80b9 	beq.w	8004a6a <_printf_i+0x19a>
 80048f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004900:	e03a      	b.n	8004978 <_printf_i+0xa8>
 8004902:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004906:	2b15      	cmp	r3, #21
 8004908:	d8f6      	bhi.n	80048f8 <_printf_i+0x28>
 800490a:	a101      	add	r1, pc, #4	@ (adr r1, 8004910 <_printf_i+0x40>)
 800490c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004910:	08004969 	.word	0x08004969
 8004914:	0800497d 	.word	0x0800497d
 8004918:	080048f9 	.word	0x080048f9
 800491c:	080048f9 	.word	0x080048f9
 8004920:	080048f9 	.word	0x080048f9
 8004924:	080048f9 	.word	0x080048f9
 8004928:	0800497d 	.word	0x0800497d
 800492c:	080048f9 	.word	0x080048f9
 8004930:	080048f9 	.word	0x080048f9
 8004934:	080048f9 	.word	0x080048f9
 8004938:	080048f9 	.word	0x080048f9
 800493c:	08004a7d 	.word	0x08004a7d
 8004940:	080049a7 	.word	0x080049a7
 8004944:	08004a37 	.word	0x08004a37
 8004948:	080048f9 	.word	0x080048f9
 800494c:	080048f9 	.word	0x080048f9
 8004950:	08004a9f 	.word	0x08004a9f
 8004954:	080048f9 	.word	0x080048f9
 8004958:	080049a7 	.word	0x080049a7
 800495c:	080048f9 	.word	0x080048f9
 8004960:	080048f9 	.word	0x080048f9
 8004964:	08004a3f 	.word	0x08004a3f
 8004968:	6833      	ldr	r3, [r6, #0]
 800496a:	1d1a      	adds	r2, r3, #4
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6032      	str	r2, [r6, #0]
 8004970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004974:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004978:	2301      	movs	r3, #1
 800497a:	e09d      	b.n	8004ab8 <_printf_i+0x1e8>
 800497c:	6833      	ldr	r3, [r6, #0]
 800497e:	6820      	ldr	r0, [r4, #0]
 8004980:	1d19      	adds	r1, r3, #4
 8004982:	6031      	str	r1, [r6, #0]
 8004984:	0606      	lsls	r6, r0, #24
 8004986:	d501      	bpl.n	800498c <_printf_i+0xbc>
 8004988:	681d      	ldr	r5, [r3, #0]
 800498a:	e003      	b.n	8004994 <_printf_i+0xc4>
 800498c:	0645      	lsls	r5, r0, #25
 800498e:	d5fb      	bpl.n	8004988 <_printf_i+0xb8>
 8004990:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004994:	2d00      	cmp	r5, #0
 8004996:	da03      	bge.n	80049a0 <_printf_i+0xd0>
 8004998:	232d      	movs	r3, #45	@ 0x2d
 800499a:	426d      	negs	r5, r5
 800499c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049a0:	4859      	ldr	r0, [pc, #356]	@ (8004b08 <_printf_i+0x238>)
 80049a2:	230a      	movs	r3, #10
 80049a4:	e011      	b.n	80049ca <_printf_i+0xfa>
 80049a6:	6821      	ldr	r1, [r4, #0]
 80049a8:	6833      	ldr	r3, [r6, #0]
 80049aa:	0608      	lsls	r0, r1, #24
 80049ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80049b0:	d402      	bmi.n	80049b8 <_printf_i+0xe8>
 80049b2:	0649      	lsls	r1, r1, #25
 80049b4:	bf48      	it	mi
 80049b6:	b2ad      	uxthmi	r5, r5
 80049b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80049ba:	4853      	ldr	r0, [pc, #332]	@ (8004b08 <_printf_i+0x238>)
 80049bc:	6033      	str	r3, [r6, #0]
 80049be:	bf14      	ite	ne
 80049c0:	230a      	movne	r3, #10
 80049c2:	2308      	moveq	r3, #8
 80049c4:	2100      	movs	r1, #0
 80049c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049ca:	6866      	ldr	r6, [r4, #4]
 80049cc:	60a6      	str	r6, [r4, #8]
 80049ce:	2e00      	cmp	r6, #0
 80049d0:	bfa2      	ittt	ge
 80049d2:	6821      	ldrge	r1, [r4, #0]
 80049d4:	f021 0104 	bicge.w	r1, r1, #4
 80049d8:	6021      	strge	r1, [r4, #0]
 80049da:	b90d      	cbnz	r5, 80049e0 <_printf_i+0x110>
 80049dc:	2e00      	cmp	r6, #0
 80049de:	d04b      	beq.n	8004a78 <_printf_i+0x1a8>
 80049e0:	4616      	mov	r6, r2
 80049e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80049e6:	fb03 5711 	mls	r7, r3, r1, r5
 80049ea:	5dc7      	ldrb	r7, [r0, r7]
 80049ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049f0:	462f      	mov	r7, r5
 80049f2:	42bb      	cmp	r3, r7
 80049f4:	460d      	mov	r5, r1
 80049f6:	d9f4      	bls.n	80049e2 <_printf_i+0x112>
 80049f8:	2b08      	cmp	r3, #8
 80049fa:	d10b      	bne.n	8004a14 <_printf_i+0x144>
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	07df      	lsls	r7, r3, #31
 8004a00:	d508      	bpl.n	8004a14 <_printf_i+0x144>
 8004a02:	6923      	ldr	r3, [r4, #16]
 8004a04:	6861      	ldr	r1, [r4, #4]
 8004a06:	4299      	cmp	r1, r3
 8004a08:	bfde      	ittt	le
 8004a0a:	2330      	movle	r3, #48	@ 0x30
 8004a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a14:	1b92      	subs	r2, r2, r6
 8004a16:	6122      	str	r2, [r4, #16]
 8004a18:	f8cd a000 	str.w	sl, [sp]
 8004a1c:	464b      	mov	r3, r9
 8004a1e:	aa03      	add	r2, sp, #12
 8004a20:	4621      	mov	r1, r4
 8004a22:	4640      	mov	r0, r8
 8004a24:	f7ff fee6 	bl	80047f4 <_printf_common>
 8004a28:	3001      	adds	r0, #1
 8004a2a:	d14a      	bne.n	8004ac2 <_printf_i+0x1f2>
 8004a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a30:	b004      	add	sp, #16
 8004a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	f043 0320 	orr.w	r3, r3, #32
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	4833      	ldr	r0, [pc, #204]	@ (8004b0c <_printf_i+0x23c>)
 8004a40:	2778      	movs	r7, #120	@ 0x78
 8004a42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a46:	6823      	ldr	r3, [r4, #0]
 8004a48:	6831      	ldr	r1, [r6, #0]
 8004a4a:	061f      	lsls	r7, r3, #24
 8004a4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a50:	d402      	bmi.n	8004a58 <_printf_i+0x188>
 8004a52:	065f      	lsls	r7, r3, #25
 8004a54:	bf48      	it	mi
 8004a56:	b2ad      	uxthmi	r5, r5
 8004a58:	6031      	str	r1, [r6, #0]
 8004a5a:	07d9      	lsls	r1, r3, #31
 8004a5c:	bf44      	itt	mi
 8004a5e:	f043 0320 	orrmi.w	r3, r3, #32
 8004a62:	6023      	strmi	r3, [r4, #0]
 8004a64:	b11d      	cbz	r5, 8004a6e <_printf_i+0x19e>
 8004a66:	2310      	movs	r3, #16
 8004a68:	e7ac      	b.n	80049c4 <_printf_i+0xf4>
 8004a6a:	4827      	ldr	r0, [pc, #156]	@ (8004b08 <_printf_i+0x238>)
 8004a6c:	e7e9      	b.n	8004a42 <_printf_i+0x172>
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	f023 0320 	bic.w	r3, r3, #32
 8004a74:	6023      	str	r3, [r4, #0]
 8004a76:	e7f6      	b.n	8004a66 <_printf_i+0x196>
 8004a78:	4616      	mov	r6, r2
 8004a7a:	e7bd      	b.n	80049f8 <_printf_i+0x128>
 8004a7c:	6833      	ldr	r3, [r6, #0]
 8004a7e:	6825      	ldr	r5, [r4, #0]
 8004a80:	6961      	ldr	r1, [r4, #20]
 8004a82:	1d18      	adds	r0, r3, #4
 8004a84:	6030      	str	r0, [r6, #0]
 8004a86:	062e      	lsls	r6, r5, #24
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	d501      	bpl.n	8004a90 <_printf_i+0x1c0>
 8004a8c:	6019      	str	r1, [r3, #0]
 8004a8e:	e002      	b.n	8004a96 <_printf_i+0x1c6>
 8004a90:	0668      	lsls	r0, r5, #25
 8004a92:	d5fb      	bpl.n	8004a8c <_printf_i+0x1bc>
 8004a94:	8019      	strh	r1, [r3, #0]
 8004a96:	2300      	movs	r3, #0
 8004a98:	6123      	str	r3, [r4, #16]
 8004a9a:	4616      	mov	r6, r2
 8004a9c:	e7bc      	b.n	8004a18 <_printf_i+0x148>
 8004a9e:	6833      	ldr	r3, [r6, #0]
 8004aa0:	1d1a      	adds	r2, r3, #4
 8004aa2:	6032      	str	r2, [r6, #0]
 8004aa4:	681e      	ldr	r6, [r3, #0]
 8004aa6:	6862      	ldr	r2, [r4, #4]
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	4630      	mov	r0, r6
 8004aac:	f7fb fb90 	bl	80001d0 <memchr>
 8004ab0:	b108      	cbz	r0, 8004ab6 <_printf_i+0x1e6>
 8004ab2:	1b80      	subs	r0, r0, r6
 8004ab4:	6060      	str	r0, [r4, #4]
 8004ab6:	6863      	ldr	r3, [r4, #4]
 8004ab8:	6123      	str	r3, [r4, #16]
 8004aba:	2300      	movs	r3, #0
 8004abc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ac0:	e7aa      	b.n	8004a18 <_printf_i+0x148>
 8004ac2:	6923      	ldr	r3, [r4, #16]
 8004ac4:	4632      	mov	r2, r6
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	4640      	mov	r0, r8
 8004aca:	47d0      	blx	sl
 8004acc:	3001      	adds	r0, #1
 8004ace:	d0ad      	beq.n	8004a2c <_printf_i+0x15c>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	079b      	lsls	r3, r3, #30
 8004ad4:	d413      	bmi.n	8004afe <_printf_i+0x22e>
 8004ad6:	68e0      	ldr	r0, [r4, #12]
 8004ad8:	9b03      	ldr	r3, [sp, #12]
 8004ada:	4298      	cmp	r0, r3
 8004adc:	bfb8      	it	lt
 8004ade:	4618      	movlt	r0, r3
 8004ae0:	e7a6      	b.n	8004a30 <_printf_i+0x160>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	4640      	mov	r0, r8
 8004aea:	47d0      	blx	sl
 8004aec:	3001      	adds	r0, #1
 8004aee:	d09d      	beq.n	8004a2c <_printf_i+0x15c>
 8004af0:	3501      	adds	r5, #1
 8004af2:	68e3      	ldr	r3, [r4, #12]
 8004af4:	9903      	ldr	r1, [sp, #12]
 8004af6:	1a5b      	subs	r3, r3, r1
 8004af8:	42ab      	cmp	r3, r5
 8004afa:	dcf2      	bgt.n	8004ae2 <_printf_i+0x212>
 8004afc:	e7eb      	b.n	8004ad6 <_printf_i+0x206>
 8004afe:	2500      	movs	r5, #0
 8004b00:	f104 0619 	add.w	r6, r4, #25
 8004b04:	e7f5      	b.n	8004af2 <_printf_i+0x222>
 8004b06:	bf00      	nop
 8004b08:	0800761a 	.word	0x0800761a
 8004b0c:	0800762b 	.word	0x0800762b

08004b10 <std>:
 8004b10:	2300      	movs	r3, #0
 8004b12:	b510      	push	{r4, lr}
 8004b14:	4604      	mov	r4, r0
 8004b16:	e9c0 3300 	strd	r3, r3, [r0]
 8004b1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b1e:	6083      	str	r3, [r0, #8]
 8004b20:	8181      	strh	r1, [r0, #12]
 8004b22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b24:	81c2      	strh	r2, [r0, #14]
 8004b26:	6183      	str	r3, [r0, #24]
 8004b28:	4619      	mov	r1, r3
 8004b2a:	2208      	movs	r2, #8
 8004b2c:	305c      	adds	r0, #92	@ 0x5c
 8004b2e:	f000 f926 	bl	8004d7e <memset>
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <std+0x58>)
 8004b34:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b36:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <std+0x5c>)
 8004b38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <std+0x60>)
 8004b3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b74 <std+0x64>)
 8004b40:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b42:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <std+0x68>)
 8004b44:	6224      	str	r4, [r4, #32]
 8004b46:	429c      	cmp	r4, r3
 8004b48:	d006      	beq.n	8004b58 <std+0x48>
 8004b4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b4e:	4294      	cmp	r4, r2
 8004b50:	d002      	beq.n	8004b58 <std+0x48>
 8004b52:	33d0      	adds	r3, #208	@ 0xd0
 8004b54:	429c      	cmp	r4, r3
 8004b56:	d105      	bne.n	8004b64 <std+0x54>
 8004b58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	f000 b98a 	b.w	8004e78 <__retarget_lock_init_recursive>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	bf00      	nop
 8004b68:	08004cf9 	.word	0x08004cf9
 8004b6c:	08004d1b 	.word	0x08004d1b
 8004b70:	08004d53 	.word	0x08004d53
 8004b74:	08004d77 	.word	0x08004d77
 8004b78:	200006fc 	.word	0x200006fc

08004b7c <stdio_exit_handler>:
 8004b7c:	4a02      	ldr	r2, [pc, #8]	@ (8004b88 <stdio_exit_handler+0xc>)
 8004b7e:	4903      	ldr	r1, [pc, #12]	@ (8004b8c <stdio_exit_handler+0x10>)
 8004b80:	4803      	ldr	r0, [pc, #12]	@ (8004b90 <stdio_exit_handler+0x14>)
 8004b82:	f000 b869 	b.w	8004c58 <_fwalk_sglue>
 8004b86:	bf00      	nop
 8004b88:	2000001c 	.word	0x2000001c
 8004b8c:	08006a79 	.word	0x08006a79
 8004b90:	2000002c 	.word	0x2000002c

08004b94 <cleanup_stdio>:
 8004b94:	6841      	ldr	r1, [r0, #4]
 8004b96:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <cleanup_stdio+0x34>)
 8004b98:	4299      	cmp	r1, r3
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	d001      	beq.n	8004ba4 <cleanup_stdio+0x10>
 8004ba0:	f001 ff6a 	bl	8006a78 <_fflush_r>
 8004ba4:	68a1      	ldr	r1, [r4, #8]
 8004ba6:	4b09      	ldr	r3, [pc, #36]	@ (8004bcc <cleanup_stdio+0x38>)
 8004ba8:	4299      	cmp	r1, r3
 8004baa:	d002      	beq.n	8004bb2 <cleanup_stdio+0x1e>
 8004bac:	4620      	mov	r0, r4
 8004bae:	f001 ff63 	bl	8006a78 <_fflush_r>
 8004bb2:	68e1      	ldr	r1, [r4, #12]
 8004bb4:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <cleanup_stdio+0x3c>)
 8004bb6:	4299      	cmp	r1, r3
 8004bb8:	d004      	beq.n	8004bc4 <cleanup_stdio+0x30>
 8004bba:	4620      	mov	r0, r4
 8004bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc0:	f001 bf5a 	b.w	8006a78 <_fflush_r>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	bf00      	nop
 8004bc8:	200006fc 	.word	0x200006fc
 8004bcc:	20000764 	.word	0x20000764
 8004bd0:	200007cc 	.word	0x200007cc

08004bd4 <global_stdio_init.part.0>:
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <global_stdio_init.part.0+0x30>)
 8004bd8:	4c0b      	ldr	r4, [pc, #44]	@ (8004c08 <global_stdio_init.part.0+0x34>)
 8004bda:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <global_stdio_init.part.0+0x38>)
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	4620      	mov	r0, r4
 8004be0:	2200      	movs	r2, #0
 8004be2:	2104      	movs	r1, #4
 8004be4:	f7ff ff94 	bl	8004b10 <std>
 8004be8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004bec:	2201      	movs	r2, #1
 8004bee:	2109      	movs	r1, #9
 8004bf0:	f7ff ff8e 	bl	8004b10 <std>
 8004bf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bfe:	2112      	movs	r1, #18
 8004c00:	f7ff bf86 	b.w	8004b10 <std>
 8004c04:	20000834 	.word	0x20000834
 8004c08:	200006fc 	.word	0x200006fc
 8004c0c:	08004b7d 	.word	0x08004b7d

08004c10 <__sfp_lock_acquire>:
 8004c10:	4801      	ldr	r0, [pc, #4]	@ (8004c18 <__sfp_lock_acquire+0x8>)
 8004c12:	f000 b932 	b.w	8004e7a <__retarget_lock_acquire_recursive>
 8004c16:	bf00      	nop
 8004c18:	2000083d 	.word	0x2000083d

08004c1c <__sfp_lock_release>:
 8004c1c:	4801      	ldr	r0, [pc, #4]	@ (8004c24 <__sfp_lock_release+0x8>)
 8004c1e:	f000 b92d 	b.w	8004e7c <__retarget_lock_release_recursive>
 8004c22:	bf00      	nop
 8004c24:	2000083d 	.word	0x2000083d

08004c28 <__sinit>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	f7ff fff0 	bl	8004c10 <__sfp_lock_acquire>
 8004c30:	6a23      	ldr	r3, [r4, #32]
 8004c32:	b11b      	cbz	r3, 8004c3c <__sinit+0x14>
 8004c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c38:	f7ff bff0 	b.w	8004c1c <__sfp_lock_release>
 8004c3c:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <__sinit+0x28>)
 8004c3e:	6223      	str	r3, [r4, #32]
 8004c40:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <__sinit+0x2c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f5      	bne.n	8004c34 <__sinit+0xc>
 8004c48:	f7ff ffc4 	bl	8004bd4 <global_stdio_init.part.0>
 8004c4c:	e7f2      	b.n	8004c34 <__sinit+0xc>
 8004c4e:	bf00      	nop
 8004c50:	08004b95 	.word	0x08004b95
 8004c54:	20000834 	.word	0x20000834

08004c58 <_fwalk_sglue>:
 8004c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c5c:	4607      	mov	r7, r0
 8004c5e:	4688      	mov	r8, r1
 8004c60:	4614      	mov	r4, r2
 8004c62:	2600      	movs	r6, #0
 8004c64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c68:	f1b9 0901 	subs.w	r9, r9, #1
 8004c6c:	d505      	bpl.n	8004c7a <_fwalk_sglue+0x22>
 8004c6e:	6824      	ldr	r4, [r4, #0]
 8004c70:	2c00      	cmp	r4, #0
 8004c72:	d1f7      	bne.n	8004c64 <_fwalk_sglue+0xc>
 8004c74:	4630      	mov	r0, r6
 8004c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7a:	89ab      	ldrh	r3, [r5, #12]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d907      	bls.n	8004c90 <_fwalk_sglue+0x38>
 8004c80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c84:	3301      	adds	r3, #1
 8004c86:	d003      	beq.n	8004c90 <_fwalk_sglue+0x38>
 8004c88:	4629      	mov	r1, r5
 8004c8a:	4638      	mov	r0, r7
 8004c8c:	47c0      	blx	r8
 8004c8e:	4306      	orrs	r6, r0
 8004c90:	3568      	adds	r5, #104	@ 0x68
 8004c92:	e7e9      	b.n	8004c68 <_fwalk_sglue+0x10>

08004c94 <iprintf>:
 8004c94:	b40f      	push	{r0, r1, r2, r3}
 8004c96:	b507      	push	{r0, r1, r2, lr}
 8004c98:	4906      	ldr	r1, [pc, #24]	@ (8004cb4 <iprintf+0x20>)
 8004c9a:	ab04      	add	r3, sp, #16
 8004c9c:	6808      	ldr	r0, [r1, #0]
 8004c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ca2:	6881      	ldr	r1, [r0, #8]
 8004ca4:	9301      	str	r3, [sp, #4]
 8004ca6:	f001 fd4b 	bl	8006740 <_vfiprintf_r>
 8004caa:	b003      	add	sp, #12
 8004cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cb0:	b004      	add	sp, #16
 8004cb2:	4770      	bx	lr
 8004cb4:	20000028 	.word	0x20000028

08004cb8 <siprintf>:
 8004cb8:	b40e      	push	{r1, r2, r3}
 8004cba:	b500      	push	{lr}
 8004cbc:	b09c      	sub	sp, #112	@ 0x70
 8004cbe:	ab1d      	add	r3, sp, #116	@ 0x74
 8004cc0:	9002      	str	r0, [sp, #8]
 8004cc2:	9006      	str	r0, [sp, #24]
 8004cc4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004cc8:	4809      	ldr	r0, [pc, #36]	@ (8004cf0 <siprintf+0x38>)
 8004cca:	9107      	str	r1, [sp, #28]
 8004ccc:	9104      	str	r1, [sp, #16]
 8004cce:	4909      	ldr	r1, [pc, #36]	@ (8004cf4 <siprintf+0x3c>)
 8004cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cd4:	9105      	str	r1, [sp, #20]
 8004cd6:	6800      	ldr	r0, [r0, #0]
 8004cd8:	9301      	str	r3, [sp, #4]
 8004cda:	a902      	add	r1, sp, #8
 8004cdc:	f001 fc0a 	bl	80064f4 <_svfiprintf_r>
 8004ce0:	9b02      	ldr	r3, [sp, #8]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	b01c      	add	sp, #112	@ 0x70
 8004ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cec:	b003      	add	sp, #12
 8004cee:	4770      	bx	lr
 8004cf0:	20000028 	.word	0x20000028
 8004cf4:	ffff0208 	.word	0xffff0208

08004cf8 <__sread>:
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	460c      	mov	r4, r1
 8004cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d00:	f000 f86c 	bl	8004ddc <_read_r>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	bfab      	itete	ge
 8004d08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d0a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d0c:	181b      	addge	r3, r3, r0
 8004d0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d12:	bfac      	ite	ge
 8004d14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d16:	81a3      	strhlt	r3, [r4, #12]
 8004d18:	bd10      	pop	{r4, pc}

08004d1a <__swrite>:
 8004d1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d1e:	461f      	mov	r7, r3
 8004d20:	898b      	ldrh	r3, [r1, #12]
 8004d22:	05db      	lsls	r3, r3, #23
 8004d24:	4605      	mov	r5, r0
 8004d26:	460c      	mov	r4, r1
 8004d28:	4616      	mov	r6, r2
 8004d2a:	d505      	bpl.n	8004d38 <__swrite+0x1e>
 8004d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d30:	2302      	movs	r3, #2
 8004d32:	2200      	movs	r2, #0
 8004d34:	f000 f840 	bl	8004db8 <_lseek_r>
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d42:	81a3      	strh	r3, [r4, #12]
 8004d44:	4632      	mov	r2, r6
 8004d46:	463b      	mov	r3, r7
 8004d48:	4628      	mov	r0, r5
 8004d4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d4e:	f000 b857 	b.w	8004e00 <_write_r>

08004d52 <__sseek>:
 8004d52:	b510      	push	{r4, lr}
 8004d54:	460c      	mov	r4, r1
 8004d56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d5a:	f000 f82d 	bl	8004db8 <_lseek_r>
 8004d5e:	1c43      	adds	r3, r0, #1
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	bf15      	itete	ne
 8004d64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d6e:	81a3      	strheq	r3, [r4, #12]
 8004d70:	bf18      	it	ne
 8004d72:	81a3      	strhne	r3, [r4, #12]
 8004d74:	bd10      	pop	{r4, pc}

08004d76 <__sclose>:
 8004d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d7a:	f000 b80d 	b.w	8004d98 <_close_r>

08004d7e <memset>:
 8004d7e:	4402      	add	r2, r0
 8004d80:	4603      	mov	r3, r0
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d100      	bne.n	8004d88 <memset+0xa>
 8004d86:	4770      	bx	lr
 8004d88:	f803 1b01 	strb.w	r1, [r3], #1
 8004d8c:	e7f9      	b.n	8004d82 <memset+0x4>
	...

08004d90 <_localeconv_r>:
 8004d90:	4800      	ldr	r0, [pc, #0]	@ (8004d94 <_localeconv_r+0x4>)
 8004d92:	4770      	bx	lr
 8004d94:	20000168 	.word	0x20000168

08004d98 <_close_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d06      	ldr	r5, [pc, #24]	@ (8004db4 <_close_r+0x1c>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	602b      	str	r3, [r5, #0]
 8004da4:	f7fd f93c 	bl	8002020 <_close>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_close_r+0x1a>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_close_r+0x1a>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000838 	.word	0x20000838

08004db8 <_lseek_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	@ (8004dd8 <_lseek_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fd f951 	bl	800206e <_lseek>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_lseek_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_lseek_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20000838 	.word	0x20000838

08004ddc <_read_r>:
 8004ddc:	b538      	push	{r3, r4, r5, lr}
 8004dde:	4d07      	ldr	r5, [pc, #28]	@ (8004dfc <_read_r+0x20>)
 8004de0:	4604      	mov	r4, r0
 8004de2:	4608      	mov	r0, r1
 8004de4:	4611      	mov	r1, r2
 8004de6:	2200      	movs	r2, #0
 8004de8:	602a      	str	r2, [r5, #0]
 8004dea:	461a      	mov	r2, r3
 8004dec:	f7fd f8df 	bl	8001fae <_read>
 8004df0:	1c43      	adds	r3, r0, #1
 8004df2:	d102      	bne.n	8004dfa <_read_r+0x1e>
 8004df4:	682b      	ldr	r3, [r5, #0]
 8004df6:	b103      	cbz	r3, 8004dfa <_read_r+0x1e>
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	bd38      	pop	{r3, r4, r5, pc}
 8004dfc:	20000838 	.word	0x20000838

08004e00 <_write_r>:
 8004e00:	b538      	push	{r3, r4, r5, lr}
 8004e02:	4d07      	ldr	r5, [pc, #28]	@ (8004e20 <_write_r+0x20>)
 8004e04:	4604      	mov	r4, r0
 8004e06:	4608      	mov	r0, r1
 8004e08:	4611      	mov	r1, r2
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	602a      	str	r2, [r5, #0]
 8004e0e:	461a      	mov	r2, r3
 8004e10:	f7fd f8ea 	bl	8001fe8 <_write>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	d102      	bne.n	8004e1e <_write_r+0x1e>
 8004e18:	682b      	ldr	r3, [r5, #0]
 8004e1a:	b103      	cbz	r3, 8004e1e <_write_r+0x1e>
 8004e1c:	6023      	str	r3, [r4, #0]
 8004e1e:	bd38      	pop	{r3, r4, r5, pc}
 8004e20:	20000838 	.word	0x20000838

08004e24 <__errno>:
 8004e24:	4b01      	ldr	r3, [pc, #4]	@ (8004e2c <__errno+0x8>)
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	20000028 	.word	0x20000028

08004e30 <__libc_init_array>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	4d0d      	ldr	r5, [pc, #52]	@ (8004e68 <__libc_init_array+0x38>)
 8004e34:	4c0d      	ldr	r4, [pc, #52]	@ (8004e6c <__libc_init_array+0x3c>)
 8004e36:	1b64      	subs	r4, r4, r5
 8004e38:	10a4      	asrs	r4, r4, #2
 8004e3a:	2600      	movs	r6, #0
 8004e3c:	42a6      	cmp	r6, r4
 8004e3e:	d109      	bne.n	8004e54 <__libc_init_array+0x24>
 8004e40:	4d0b      	ldr	r5, [pc, #44]	@ (8004e70 <__libc_init_array+0x40>)
 8004e42:	4c0c      	ldr	r4, [pc, #48]	@ (8004e74 <__libc_init_array+0x44>)
 8004e44:	f002 f868 	bl	8006f18 <_init>
 8004e48:	1b64      	subs	r4, r4, r5
 8004e4a:	10a4      	asrs	r4, r4, #2
 8004e4c:	2600      	movs	r6, #0
 8004e4e:	42a6      	cmp	r6, r4
 8004e50:	d105      	bne.n	8004e5e <__libc_init_array+0x2e>
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e58:	4798      	blx	r3
 8004e5a:	3601      	adds	r6, #1
 8004e5c:	e7ee      	b.n	8004e3c <__libc_init_array+0xc>
 8004e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e62:	4798      	blx	r3
 8004e64:	3601      	adds	r6, #1
 8004e66:	e7f2      	b.n	8004e4e <__libc_init_array+0x1e>
 8004e68:	08007980 	.word	0x08007980
 8004e6c:	08007980 	.word	0x08007980
 8004e70:	08007980 	.word	0x08007980
 8004e74:	08007984 	.word	0x08007984

08004e78 <__retarget_lock_init_recursive>:
 8004e78:	4770      	bx	lr

08004e7a <__retarget_lock_acquire_recursive>:
 8004e7a:	4770      	bx	lr

08004e7c <__retarget_lock_release_recursive>:
 8004e7c:	4770      	bx	lr

08004e7e <memcpy>:
 8004e7e:	440a      	add	r2, r1
 8004e80:	4291      	cmp	r1, r2
 8004e82:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e86:	d100      	bne.n	8004e8a <memcpy+0xc>
 8004e88:	4770      	bx	lr
 8004e8a:	b510      	push	{r4, lr}
 8004e8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e94:	4291      	cmp	r1, r2
 8004e96:	d1f9      	bne.n	8004e8c <memcpy+0xe>
 8004e98:	bd10      	pop	{r4, pc}

08004e9a <quorem>:
 8004e9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9e:	6903      	ldr	r3, [r0, #16]
 8004ea0:	690c      	ldr	r4, [r1, #16]
 8004ea2:	42a3      	cmp	r3, r4
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	db7e      	blt.n	8004fa6 <quorem+0x10c>
 8004ea8:	3c01      	subs	r4, #1
 8004eaa:	f101 0814 	add.w	r8, r1, #20
 8004eae:	00a3      	lsls	r3, r4, #2
 8004eb0:	f100 0514 	add.w	r5, r0, #20
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004eba:	9301      	str	r3, [sp, #4]
 8004ebc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ec0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ecc:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ed0:	d32e      	bcc.n	8004f30 <quorem+0x96>
 8004ed2:	f04f 0a00 	mov.w	sl, #0
 8004ed6:	46c4      	mov	ip, r8
 8004ed8:	46ae      	mov	lr, r5
 8004eda:	46d3      	mov	fp, sl
 8004edc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ee0:	b298      	uxth	r0, r3
 8004ee2:	fb06 a000 	mla	r0, r6, r0, sl
 8004ee6:	0c02      	lsrs	r2, r0, #16
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	fb06 2303 	mla	r3, r6, r3, r2
 8004eee:	f8de 2000 	ldr.w	r2, [lr]
 8004ef2:	b280      	uxth	r0, r0
 8004ef4:	b292      	uxth	r2, r2
 8004ef6:	1a12      	subs	r2, r2, r0
 8004ef8:	445a      	add	r2, fp
 8004efa:	f8de 0000 	ldr.w	r0, [lr]
 8004efe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004f08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004f0c:	b292      	uxth	r2, r2
 8004f0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004f12:	45e1      	cmp	r9, ip
 8004f14:	f84e 2b04 	str.w	r2, [lr], #4
 8004f18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004f1c:	d2de      	bcs.n	8004edc <quorem+0x42>
 8004f1e:	9b00      	ldr	r3, [sp, #0]
 8004f20:	58eb      	ldr	r3, [r5, r3]
 8004f22:	b92b      	cbnz	r3, 8004f30 <quorem+0x96>
 8004f24:	9b01      	ldr	r3, [sp, #4]
 8004f26:	3b04      	subs	r3, #4
 8004f28:	429d      	cmp	r5, r3
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	d32f      	bcc.n	8004f8e <quorem+0xf4>
 8004f2e:	613c      	str	r4, [r7, #16]
 8004f30:	4638      	mov	r0, r7
 8004f32:	f001 f97b 	bl	800622c <__mcmp>
 8004f36:	2800      	cmp	r0, #0
 8004f38:	db25      	blt.n	8004f86 <quorem+0xec>
 8004f3a:	4629      	mov	r1, r5
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f42:	f8d1 c000 	ldr.w	ip, [r1]
 8004f46:	fa1f fe82 	uxth.w	lr, r2
 8004f4a:	fa1f f38c 	uxth.w	r3, ip
 8004f4e:	eba3 030e 	sub.w	r3, r3, lr
 8004f52:	4403      	add	r3, r0
 8004f54:	0c12      	lsrs	r2, r2, #16
 8004f56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f64:	45c1      	cmp	r9, r8
 8004f66:	f841 3b04 	str.w	r3, [r1], #4
 8004f6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f6e:	d2e6      	bcs.n	8004f3e <quorem+0xa4>
 8004f70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f78:	b922      	cbnz	r2, 8004f84 <quorem+0xea>
 8004f7a:	3b04      	subs	r3, #4
 8004f7c:	429d      	cmp	r5, r3
 8004f7e:	461a      	mov	r2, r3
 8004f80:	d30b      	bcc.n	8004f9a <quorem+0x100>
 8004f82:	613c      	str	r4, [r7, #16]
 8004f84:	3601      	adds	r6, #1
 8004f86:	4630      	mov	r0, r6
 8004f88:	b003      	add	sp, #12
 8004f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f8e:	6812      	ldr	r2, [r2, #0]
 8004f90:	3b04      	subs	r3, #4
 8004f92:	2a00      	cmp	r2, #0
 8004f94:	d1cb      	bne.n	8004f2e <quorem+0x94>
 8004f96:	3c01      	subs	r4, #1
 8004f98:	e7c6      	b.n	8004f28 <quorem+0x8e>
 8004f9a:	6812      	ldr	r2, [r2, #0]
 8004f9c:	3b04      	subs	r3, #4
 8004f9e:	2a00      	cmp	r2, #0
 8004fa0:	d1ef      	bne.n	8004f82 <quorem+0xe8>
 8004fa2:	3c01      	subs	r4, #1
 8004fa4:	e7ea      	b.n	8004f7c <quorem+0xe2>
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	e7ee      	b.n	8004f88 <quorem+0xee>
 8004faa:	0000      	movs	r0, r0
 8004fac:	0000      	movs	r0, r0
	...

08004fb0 <_dtoa_r>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	69c7      	ldr	r7, [r0, #28]
 8004fb6:	b099      	sub	sp, #100	@ 0x64
 8004fb8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004fbc:	ec55 4b10 	vmov	r4, r5, d0
 8004fc0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004fc2:	9109      	str	r1, [sp, #36]	@ 0x24
 8004fc4:	4683      	mov	fp, r0
 8004fc6:	920e      	str	r2, [sp, #56]	@ 0x38
 8004fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004fca:	b97f      	cbnz	r7, 8004fec <_dtoa_r+0x3c>
 8004fcc:	2010      	movs	r0, #16
 8004fce:	f000 fdfd 	bl	8005bcc <malloc>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	f8cb 001c 	str.w	r0, [fp, #28]
 8004fd8:	b920      	cbnz	r0, 8004fe4 <_dtoa_r+0x34>
 8004fda:	4ba7      	ldr	r3, [pc, #668]	@ (8005278 <_dtoa_r+0x2c8>)
 8004fdc:	21ef      	movs	r1, #239	@ 0xef
 8004fde:	48a7      	ldr	r0, [pc, #668]	@ (800527c <_dtoa_r+0x2cc>)
 8004fe0:	f001 fe30 	bl	8006c44 <__assert_func>
 8004fe4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004fe8:	6007      	str	r7, [r0, #0]
 8004fea:	60c7      	str	r7, [r0, #12]
 8004fec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ff0:	6819      	ldr	r1, [r3, #0]
 8004ff2:	b159      	cbz	r1, 800500c <_dtoa_r+0x5c>
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	604a      	str	r2, [r1, #4]
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	4093      	lsls	r3, r2
 8004ffc:	608b      	str	r3, [r1, #8]
 8004ffe:	4658      	mov	r0, fp
 8005000:	f000 feda 	bl	8005db8 <_Bfree>
 8005004:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	1e2b      	subs	r3, r5, #0
 800500e:	bfb9      	ittee	lt
 8005010:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005014:	9303      	strlt	r3, [sp, #12]
 8005016:	2300      	movge	r3, #0
 8005018:	6033      	strge	r3, [r6, #0]
 800501a:	9f03      	ldr	r7, [sp, #12]
 800501c:	4b98      	ldr	r3, [pc, #608]	@ (8005280 <_dtoa_r+0x2d0>)
 800501e:	bfbc      	itt	lt
 8005020:	2201      	movlt	r2, #1
 8005022:	6032      	strlt	r2, [r6, #0]
 8005024:	43bb      	bics	r3, r7
 8005026:	d112      	bne.n	800504e <_dtoa_r+0x9e>
 8005028:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800502a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800502e:	6013      	str	r3, [r2, #0]
 8005030:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005034:	4323      	orrs	r3, r4
 8005036:	f000 854d 	beq.w	8005ad4 <_dtoa_r+0xb24>
 800503a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800503c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005294 <_dtoa_r+0x2e4>
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 854f 	beq.w	8005ae4 <_dtoa_r+0xb34>
 8005046:	f10a 0303 	add.w	r3, sl, #3
 800504a:	f000 bd49 	b.w	8005ae0 <_dtoa_r+0xb30>
 800504e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005052:	2200      	movs	r2, #0
 8005054:	ec51 0b17 	vmov	r0, r1, d7
 8005058:	2300      	movs	r3, #0
 800505a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800505e:	f7fb fd33 	bl	8000ac8 <__aeabi_dcmpeq>
 8005062:	4680      	mov	r8, r0
 8005064:	b158      	cbz	r0, 800507e <_dtoa_r+0xce>
 8005066:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005068:	2301      	movs	r3, #1
 800506a:	6013      	str	r3, [r2, #0]
 800506c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800506e:	b113      	cbz	r3, 8005076 <_dtoa_r+0xc6>
 8005070:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005072:	4b84      	ldr	r3, [pc, #528]	@ (8005284 <_dtoa_r+0x2d4>)
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005298 <_dtoa_r+0x2e8>
 800507a:	f000 bd33 	b.w	8005ae4 <_dtoa_r+0xb34>
 800507e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005082:	aa16      	add	r2, sp, #88	@ 0x58
 8005084:	a917      	add	r1, sp, #92	@ 0x5c
 8005086:	4658      	mov	r0, fp
 8005088:	f001 f980 	bl	800638c <__d2b>
 800508c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005090:	4681      	mov	r9, r0
 8005092:	2e00      	cmp	r6, #0
 8005094:	d077      	beq.n	8005186 <_dtoa_r+0x1d6>
 8005096:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005098:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800509c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80050a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80050ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80050b0:	4619      	mov	r1, r3
 80050b2:	2200      	movs	r2, #0
 80050b4:	4b74      	ldr	r3, [pc, #464]	@ (8005288 <_dtoa_r+0x2d8>)
 80050b6:	f7fb f8e7 	bl	8000288 <__aeabi_dsub>
 80050ba:	a369      	add	r3, pc, #420	@ (adr r3, 8005260 <_dtoa_r+0x2b0>)
 80050bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c0:	f7fb fa9a 	bl	80005f8 <__aeabi_dmul>
 80050c4:	a368      	add	r3, pc, #416	@ (adr r3, 8005268 <_dtoa_r+0x2b8>)
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	f7fb f8df 	bl	800028c <__adddf3>
 80050ce:	4604      	mov	r4, r0
 80050d0:	4630      	mov	r0, r6
 80050d2:	460d      	mov	r5, r1
 80050d4:	f7fb fa26 	bl	8000524 <__aeabi_i2d>
 80050d8:	a365      	add	r3, pc, #404	@ (adr r3, 8005270 <_dtoa_r+0x2c0>)
 80050da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050de:	f7fb fa8b 	bl	80005f8 <__aeabi_dmul>
 80050e2:	4602      	mov	r2, r0
 80050e4:	460b      	mov	r3, r1
 80050e6:	4620      	mov	r0, r4
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb f8cf 	bl	800028c <__adddf3>
 80050ee:	4604      	mov	r4, r0
 80050f0:	460d      	mov	r5, r1
 80050f2:	f7fb fd31 	bl	8000b58 <__aeabi_d2iz>
 80050f6:	2200      	movs	r2, #0
 80050f8:	4607      	mov	r7, r0
 80050fa:	2300      	movs	r3, #0
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f7fb fcec 	bl	8000adc <__aeabi_dcmplt>
 8005104:	b140      	cbz	r0, 8005118 <_dtoa_r+0x168>
 8005106:	4638      	mov	r0, r7
 8005108:	f7fb fa0c 	bl	8000524 <__aeabi_i2d>
 800510c:	4622      	mov	r2, r4
 800510e:	462b      	mov	r3, r5
 8005110:	f7fb fcda 	bl	8000ac8 <__aeabi_dcmpeq>
 8005114:	b900      	cbnz	r0, 8005118 <_dtoa_r+0x168>
 8005116:	3f01      	subs	r7, #1
 8005118:	2f16      	cmp	r7, #22
 800511a:	d851      	bhi.n	80051c0 <_dtoa_r+0x210>
 800511c:	4b5b      	ldr	r3, [pc, #364]	@ (800528c <_dtoa_r+0x2dc>)
 800511e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005126:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800512a:	f7fb fcd7 	bl	8000adc <__aeabi_dcmplt>
 800512e:	2800      	cmp	r0, #0
 8005130:	d048      	beq.n	80051c4 <_dtoa_r+0x214>
 8005132:	3f01      	subs	r7, #1
 8005134:	2300      	movs	r3, #0
 8005136:	9312      	str	r3, [sp, #72]	@ 0x48
 8005138:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800513a:	1b9b      	subs	r3, r3, r6
 800513c:	1e5a      	subs	r2, r3, #1
 800513e:	bf44      	itt	mi
 8005140:	f1c3 0801 	rsbmi	r8, r3, #1
 8005144:	2300      	movmi	r3, #0
 8005146:	9208      	str	r2, [sp, #32]
 8005148:	bf54      	ite	pl
 800514a:	f04f 0800 	movpl.w	r8, #0
 800514e:	9308      	strmi	r3, [sp, #32]
 8005150:	2f00      	cmp	r7, #0
 8005152:	db39      	blt.n	80051c8 <_dtoa_r+0x218>
 8005154:	9b08      	ldr	r3, [sp, #32]
 8005156:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005158:	443b      	add	r3, r7
 800515a:	9308      	str	r3, [sp, #32]
 800515c:	2300      	movs	r3, #0
 800515e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005162:	2b09      	cmp	r3, #9
 8005164:	d864      	bhi.n	8005230 <_dtoa_r+0x280>
 8005166:	2b05      	cmp	r3, #5
 8005168:	bfc4      	itt	gt
 800516a:	3b04      	subgt	r3, #4
 800516c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800516e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005170:	f1a3 0302 	sub.w	r3, r3, #2
 8005174:	bfcc      	ite	gt
 8005176:	2400      	movgt	r4, #0
 8005178:	2401      	movle	r4, #1
 800517a:	2b03      	cmp	r3, #3
 800517c:	d863      	bhi.n	8005246 <_dtoa_r+0x296>
 800517e:	e8df f003 	tbb	[pc, r3]
 8005182:	372a      	.short	0x372a
 8005184:	5535      	.short	0x5535
 8005186:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800518a:	441e      	add	r6, r3
 800518c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005190:	2b20      	cmp	r3, #32
 8005192:	bfc1      	itttt	gt
 8005194:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005198:	409f      	lslgt	r7, r3
 800519a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800519e:	fa24 f303 	lsrgt.w	r3, r4, r3
 80051a2:	bfd6      	itet	le
 80051a4:	f1c3 0320 	rsble	r3, r3, #32
 80051a8:	ea47 0003 	orrgt.w	r0, r7, r3
 80051ac:	fa04 f003 	lslle.w	r0, r4, r3
 80051b0:	f7fb f9a8 	bl	8000504 <__aeabi_ui2d>
 80051b4:	2201      	movs	r2, #1
 80051b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80051ba:	3e01      	subs	r6, #1
 80051bc:	9214      	str	r2, [sp, #80]	@ 0x50
 80051be:	e777      	b.n	80050b0 <_dtoa_r+0x100>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e7b8      	b.n	8005136 <_dtoa_r+0x186>
 80051c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80051c6:	e7b7      	b.n	8005138 <_dtoa_r+0x188>
 80051c8:	427b      	negs	r3, r7
 80051ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80051cc:	2300      	movs	r3, #0
 80051ce:	eba8 0807 	sub.w	r8, r8, r7
 80051d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80051d4:	e7c4      	b.n	8005160 <_dtoa_r+0x1b0>
 80051d6:	2300      	movs	r3, #0
 80051d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051dc:	2b00      	cmp	r3, #0
 80051de:	dc35      	bgt.n	800524c <_dtoa_r+0x29c>
 80051e0:	2301      	movs	r3, #1
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	9307      	str	r3, [sp, #28]
 80051e6:	461a      	mov	r2, r3
 80051e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80051ea:	e00b      	b.n	8005204 <_dtoa_r+0x254>
 80051ec:	2301      	movs	r3, #1
 80051ee:	e7f3      	b.n	80051d8 <_dtoa_r+0x228>
 80051f0:	2300      	movs	r3, #0
 80051f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051f6:	18fb      	adds	r3, r7, r3
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	3301      	adds	r3, #1
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	9307      	str	r3, [sp, #28]
 8005200:	bfb8      	it	lt
 8005202:	2301      	movlt	r3, #1
 8005204:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005208:	2100      	movs	r1, #0
 800520a:	2204      	movs	r2, #4
 800520c:	f102 0514 	add.w	r5, r2, #20
 8005210:	429d      	cmp	r5, r3
 8005212:	d91f      	bls.n	8005254 <_dtoa_r+0x2a4>
 8005214:	6041      	str	r1, [r0, #4]
 8005216:	4658      	mov	r0, fp
 8005218:	f000 fd8e 	bl	8005d38 <_Balloc>
 800521c:	4682      	mov	sl, r0
 800521e:	2800      	cmp	r0, #0
 8005220:	d13c      	bne.n	800529c <_dtoa_r+0x2ec>
 8005222:	4b1b      	ldr	r3, [pc, #108]	@ (8005290 <_dtoa_r+0x2e0>)
 8005224:	4602      	mov	r2, r0
 8005226:	f240 11af 	movw	r1, #431	@ 0x1af
 800522a:	e6d8      	b.n	8004fde <_dtoa_r+0x2e>
 800522c:	2301      	movs	r3, #1
 800522e:	e7e0      	b.n	80051f2 <_dtoa_r+0x242>
 8005230:	2401      	movs	r4, #1
 8005232:	2300      	movs	r3, #0
 8005234:	9309      	str	r3, [sp, #36]	@ 0x24
 8005236:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005238:	f04f 33ff 	mov.w	r3, #4294967295
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	9307      	str	r3, [sp, #28]
 8005240:	2200      	movs	r2, #0
 8005242:	2312      	movs	r3, #18
 8005244:	e7d0      	b.n	80051e8 <_dtoa_r+0x238>
 8005246:	2301      	movs	r3, #1
 8005248:	930b      	str	r3, [sp, #44]	@ 0x2c
 800524a:	e7f5      	b.n	8005238 <_dtoa_r+0x288>
 800524c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	9307      	str	r3, [sp, #28]
 8005252:	e7d7      	b.n	8005204 <_dtoa_r+0x254>
 8005254:	3101      	adds	r1, #1
 8005256:	0052      	lsls	r2, r2, #1
 8005258:	e7d8      	b.n	800520c <_dtoa_r+0x25c>
 800525a:	bf00      	nop
 800525c:	f3af 8000 	nop.w
 8005260:	636f4361 	.word	0x636f4361
 8005264:	3fd287a7 	.word	0x3fd287a7
 8005268:	8b60c8b3 	.word	0x8b60c8b3
 800526c:	3fc68a28 	.word	0x3fc68a28
 8005270:	509f79fb 	.word	0x509f79fb
 8005274:	3fd34413 	.word	0x3fd34413
 8005278:	08007649 	.word	0x08007649
 800527c:	08007660 	.word	0x08007660
 8005280:	7ff00000 	.word	0x7ff00000
 8005284:	08007619 	.word	0x08007619
 8005288:	3ff80000 	.word	0x3ff80000
 800528c:	08007758 	.word	0x08007758
 8005290:	080076b8 	.word	0x080076b8
 8005294:	08007645 	.word	0x08007645
 8005298:	08007618 	.word	0x08007618
 800529c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80052a0:	6018      	str	r0, [r3, #0]
 80052a2:	9b07      	ldr	r3, [sp, #28]
 80052a4:	2b0e      	cmp	r3, #14
 80052a6:	f200 80a4 	bhi.w	80053f2 <_dtoa_r+0x442>
 80052aa:	2c00      	cmp	r4, #0
 80052ac:	f000 80a1 	beq.w	80053f2 <_dtoa_r+0x442>
 80052b0:	2f00      	cmp	r7, #0
 80052b2:	dd33      	ble.n	800531c <_dtoa_r+0x36c>
 80052b4:	4bad      	ldr	r3, [pc, #692]	@ (800556c <_dtoa_r+0x5bc>)
 80052b6:	f007 020f 	and.w	r2, r7, #15
 80052ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052be:	ed93 7b00 	vldr	d7, [r3]
 80052c2:	05f8      	lsls	r0, r7, #23
 80052c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80052c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052cc:	d516      	bpl.n	80052fc <_dtoa_r+0x34c>
 80052ce:	4ba8      	ldr	r3, [pc, #672]	@ (8005570 <_dtoa_r+0x5c0>)
 80052d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052d8:	f7fb fab8 	bl	800084c <__aeabi_ddiv>
 80052dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052e0:	f004 040f 	and.w	r4, r4, #15
 80052e4:	2603      	movs	r6, #3
 80052e6:	4da2      	ldr	r5, [pc, #648]	@ (8005570 <_dtoa_r+0x5c0>)
 80052e8:	b954      	cbnz	r4, 8005300 <_dtoa_r+0x350>
 80052ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052f2:	f7fb faab 	bl	800084c <__aeabi_ddiv>
 80052f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052fa:	e028      	b.n	800534e <_dtoa_r+0x39e>
 80052fc:	2602      	movs	r6, #2
 80052fe:	e7f2      	b.n	80052e6 <_dtoa_r+0x336>
 8005300:	07e1      	lsls	r1, r4, #31
 8005302:	d508      	bpl.n	8005316 <_dtoa_r+0x366>
 8005304:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005308:	e9d5 2300 	ldrd	r2, r3, [r5]
 800530c:	f7fb f974 	bl	80005f8 <__aeabi_dmul>
 8005310:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005314:	3601      	adds	r6, #1
 8005316:	1064      	asrs	r4, r4, #1
 8005318:	3508      	adds	r5, #8
 800531a:	e7e5      	b.n	80052e8 <_dtoa_r+0x338>
 800531c:	f000 80d2 	beq.w	80054c4 <_dtoa_r+0x514>
 8005320:	427c      	negs	r4, r7
 8005322:	4b92      	ldr	r3, [pc, #584]	@ (800556c <_dtoa_r+0x5bc>)
 8005324:	4d92      	ldr	r5, [pc, #584]	@ (8005570 <_dtoa_r+0x5c0>)
 8005326:	f004 020f 	and.w	r2, r4, #15
 800532a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800532e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005332:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005336:	f7fb f95f 	bl	80005f8 <__aeabi_dmul>
 800533a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800533e:	1124      	asrs	r4, r4, #4
 8005340:	2300      	movs	r3, #0
 8005342:	2602      	movs	r6, #2
 8005344:	2c00      	cmp	r4, #0
 8005346:	f040 80b2 	bne.w	80054ae <_dtoa_r+0x4fe>
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1d3      	bne.n	80052f6 <_dtoa_r+0x346>
 800534e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005350:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 80b7 	beq.w	80054c8 <_dtoa_r+0x518>
 800535a:	4b86      	ldr	r3, [pc, #536]	@ (8005574 <_dtoa_r+0x5c4>)
 800535c:	2200      	movs	r2, #0
 800535e:	4620      	mov	r0, r4
 8005360:	4629      	mov	r1, r5
 8005362:	f7fb fbbb 	bl	8000adc <__aeabi_dcmplt>
 8005366:	2800      	cmp	r0, #0
 8005368:	f000 80ae 	beq.w	80054c8 <_dtoa_r+0x518>
 800536c:	9b07      	ldr	r3, [sp, #28]
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 80aa 	beq.w	80054c8 <_dtoa_r+0x518>
 8005374:	9b00      	ldr	r3, [sp, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	dd37      	ble.n	80053ea <_dtoa_r+0x43a>
 800537a:	1e7b      	subs	r3, r7, #1
 800537c:	9304      	str	r3, [sp, #16]
 800537e:	4620      	mov	r0, r4
 8005380:	4b7d      	ldr	r3, [pc, #500]	@ (8005578 <_dtoa_r+0x5c8>)
 8005382:	2200      	movs	r2, #0
 8005384:	4629      	mov	r1, r5
 8005386:	f7fb f937 	bl	80005f8 <__aeabi_dmul>
 800538a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800538e:	9c00      	ldr	r4, [sp, #0]
 8005390:	3601      	adds	r6, #1
 8005392:	4630      	mov	r0, r6
 8005394:	f7fb f8c6 	bl	8000524 <__aeabi_i2d>
 8005398:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800539c:	f7fb f92c 	bl	80005f8 <__aeabi_dmul>
 80053a0:	4b76      	ldr	r3, [pc, #472]	@ (800557c <_dtoa_r+0x5cc>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	f7fa ff72 	bl	800028c <__adddf3>
 80053a8:	4605      	mov	r5, r0
 80053aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80053ae:	2c00      	cmp	r4, #0
 80053b0:	f040 808d 	bne.w	80054ce <_dtoa_r+0x51e>
 80053b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053b8:	4b71      	ldr	r3, [pc, #452]	@ (8005580 <_dtoa_r+0x5d0>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	f7fa ff64 	bl	8000288 <__aeabi_dsub>
 80053c0:	4602      	mov	r2, r0
 80053c2:	460b      	mov	r3, r1
 80053c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80053c8:	462a      	mov	r2, r5
 80053ca:	4633      	mov	r3, r6
 80053cc:	f7fb fba4 	bl	8000b18 <__aeabi_dcmpgt>
 80053d0:	2800      	cmp	r0, #0
 80053d2:	f040 828b 	bne.w	80058ec <_dtoa_r+0x93c>
 80053d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053da:	462a      	mov	r2, r5
 80053dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053e0:	f7fb fb7c 	bl	8000adc <__aeabi_dcmplt>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	f040 8128 	bne.w	800563a <_dtoa_r+0x68a>
 80053ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80053ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80053f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f2c0 815a 	blt.w	80056ae <_dtoa_r+0x6fe>
 80053fa:	2f0e      	cmp	r7, #14
 80053fc:	f300 8157 	bgt.w	80056ae <_dtoa_r+0x6fe>
 8005400:	4b5a      	ldr	r3, [pc, #360]	@ (800556c <_dtoa_r+0x5bc>)
 8005402:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005406:	ed93 7b00 	vldr	d7, [r3]
 800540a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800540c:	2b00      	cmp	r3, #0
 800540e:	ed8d 7b00 	vstr	d7, [sp]
 8005412:	da03      	bge.n	800541c <_dtoa_r+0x46c>
 8005414:	9b07      	ldr	r3, [sp, #28]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f340 8101 	ble.w	800561e <_dtoa_r+0x66e>
 800541c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005420:	4656      	mov	r6, sl
 8005422:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005426:	4620      	mov	r0, r4
 8005428:	4629      	mov	r1, r5
 800542a:	f7fb fa0f 	bl	800084c <__aeabi_ddiv>
 800542e:	f7fb fb93 	bl	8000b58 <__aeabi_d2iz>
 8005432:	4680      	mov	r8, r0
 8005434:	f7fb f876 	bl	8000524 <__aeabi_i2d>
 8005438:	e9dd 2300 	ldrd	r2, r3, [sp]
 800543c:	f7fb f8dc 	bl	80005f8 <__aeabi_dmul>
 8005440:	4602      	mov	r2, r0
 8005442:	460b      	mov	r3, r1
 8005444:	4620      	mov	r0, r4
 8005446:	4629      	mov	r1, r5
 8005448:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800544c:	f7fa ff1c 	bl	8000288 <__aeabi_dsub>
 8005450:	f806 4b01 	strb.w	r4, [r6], #1
 8005454:	9d07      	ldr	r5, [sp, #28]
 8005456:	eba6 040a 	sub.w	r4, r6, sl
 800545a:	42a5      	cmp	r5, r4
 800545c:	4602      	mov	r2, r0
 800545e:	460b      	mov	r3, r1
 8005460:	f040 8117 	bne.w	8005692 <_dtoa_r+0x6e2>
 8005464:	f7fa ff12 	bl	800028c <__adddf3>
 8005468:	e9dd 2300 	ldrd	r2, r3, [sp]
 800546c:	4604      	mov	r4, r0
 800546e:	460d      	mov	r5, r1
 8005470:	f7fb fb52 	bl	8000b18 <__aeabi_dcmpgt>
 8005474:	2800      	cmp	r0, #0
 8005476:	f040 80f9 	bne.w	800566c <_dtoa_r+0x6bc>
 800547a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800547e:	4620      	mov	r0, r4
 8005480:	4629      	mov	r1, r5
 8005482:	f7fb fb21 	bl	8000ac8 <__aeabi_dcmpeq>
 8005486:	b118      	cbz	r0, 8005490 <_dtoa_r+0x4e0>
 8005488:	f018 0f01 	tst.w	r8, #1
 800548c:	f040 80ee 	bne.w	800566c <_dtoa_r+0x6bc>
 8005490:	4649      	mov	r1, r9
 8005492:	4658      	mov	r0, fp
 8005494:	f000 fc90 	bl	8005db8 <_Bfree>
 8005498:	2300      	movs	r3, #0
 800549a:	7033      	strb	r3, [r6, #0]
 800549c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800549e:	3701      	adds	r7, #1
 80054a0:	601f      	str	r7, [r3, #0]
 80054a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 831d 	beq.w	8005ae4 <_dtoa_r+0xb34>
 80054aa:	601e      	str	r6, [r3, #0]
 80054ac:	e31a      	b.n	8005ae4 <_dtoa_r+0xb34>
 80054ae:	07e2      	lsls	r2, r4, #31
 80054b0:	d505      	bpl.n	80054be <_dtoa_r+0x50e>
 80054b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054b6:	f7fb f89f 	bl	80005f8 <__aeabi_dmul>
 80054ba:	3601      	adds	r6, #1
 80054bc:	2301      	movs	r3, #1
 80054be:	1064      	asrs	r4, r4, #1
 80054c0:	3508      	adds	r5, #8
 80054c2:	e73f      	b.n	8005344 <_dtoa_r+0x394>
 80054c4:	2602      	movs	r6, #2
 80054c6:	e742      	b.n	800534e <_dtoa_r+0x39e>
 80054c8:	9c07      	ldr	r4, [sp, #28]
 80054ca:	9704      	str	r7, [sp, #16]
 80054cc:	e761      	b.n	8005392 <_dtoa_r+0x3e2>
 80054ce:	4b27      	ldr	r3, [pc, #156]	@ (800556c <_dtoa_r+0x5bc>)
 80054d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80054d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054da:	4454      	add	r4, sl
 80054dc:	2900      	cmp	r1, #0
 80054de:	d053      	beq.n	8005588 <_dtoa_r+0x5d8>
 80054e0:	4928      	ldr	r1, [pc, #160]	@ (8005584 <_dtoa_r+0x5d4>)
 80054e2:	2000      	movs	r0, #0
 80054e4:	f7fb f9b2 	bl	800084c <__aeabi_ddiv>
 80054e8:	4633      	mov	r3, r6
 80054ea:	462a      	mov	r2, r5
 80054ec:	f7fa fecc 	bl	8000288 <__aeabi_dsub>
 80054f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80054f4:	4656      	mov	r6, sl
 80054f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054fa:	f7fb fb2d 	bl	8000b58 <__aeabi_d2iz>
 80054fe:	4605      	mov	r5, r0
 8005500:	f7fb f810 	bl	8000524 <__aeabi_i2d>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800550c:	f7fa febc 	bl	8000288 <__aeabi_dsub>
 8005510:	3530      	adds	r5, #48	@ 0x30
 8005512:	4602      	mov	r2, r0
 8005514:	460b      	mov	r3, r1
 8005516:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800551a:	f806 5b01 	strb.w	r5, [r6], #1
 800551e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005522:	f7fb fadb 	bl	8000adc <__aeabi_dcmplt>
 8005526:	2800      	cmp	r0, #0
 8005528:	d171      	bne.n	800560e <_dtoa_r+0x65e>
 800552a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800552e:	4911      	ldr	r1, [pc, #68]	@ (8005574 <_dtoa_r+0x5c4>)
 8005530:	2000      	movs	r0, #0
 8005532:	f7fa fea9 	bl	8000288 <__aeabi_dsub>
 8005536:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800553a:	f7fb facf 	bl	8000adc <__aeabi_dcmplt>
 800553e:	2800      	cmp	r0, #0
 8005540:	f040 8095 	bne.w	800566e <_dtoa_r+0x6be>
 8005544:	42a6      	cmp	r6, r4
 8005546:	f43f af50 	beq.w	80053ea <_dtoa_r+0x43a>
 800554a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800554e:	4b0a      	ldr	r3, [pc, #40]	@ (8005578 <_dtoa_r+0x5c8>)
 8005550:	2200      	movs	r2, #0
 8005552:	f7fb f851 	bl	80005f8 <__aeabi_dmul>
 8005556:	4b08      	ldr	r3, [pc, #32]	@ (8005578 <_dtoa_r+0x5c8>)
 8005558:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800555c:	2200      	movs	r2, #0
 800555e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005562:	f7fb f849 	bl	80005f8 <__aeabi_dmul>
 8005566:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800556a:	e7c4      	b.n	80054f6 <_dtoa_r+0x546>
 800556c:	08007758 	.word	0x08007758
 8005570:	08007730 	.word	0x08007730
 8005574:	3ff00000 	.word	0x3ff00000
 8005578:	40240000 	.word	0x40240000
 800557c:	401c0000 	.word	0x401c0000
 8005580:	40140000 	.word	0x40140000
 8005584:	3fe00000 	.word	0x3fe00000
 8005588:	4631      	mov	r1, r6
 800558a:	4628      	mov	r0, r5
 800558c:	f7fb f834 	bl	80005f8 <__aeabi_dmul>
 8005590:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005594:	9415      	str	r4, [sp, #84]	@ 0x54
 8005596:	4656      	mov	r6, sl
 8005598:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800559c:	f7fb fadc 	bl	8000b58 <__aeabi_d2iz>
 80055a0:	4605      	mov	r5, r0
 80055a2:	f7fa ffbf 	bl	8000524 <__aeabi_i2d>
 80055a6:	4602      	mov	r2, r0
 80055a8:	460b      	mov	r3, r1
 80055aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055ae:	f7fa fe6b 	bl	8000288 <__aeabi_dsub>
 80055b2:	3530      	adds	r5, #48	@ 0x30
 80055b4:	f806 5b01 	strb.w	r5, [r6], #1
 80055b8:	4602      	mov	r2, r0
 80055ba:	460b      	mov	r3, r1
 80055bc:	42a6      	cmp	r6, r4
 80055be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055c2:	f04f 0200 	mov.w	r2, #0
 80055c6:	d124      	bne.n	8005612 <_dtoa_r+0x662>
 80055c8:	4bac      	ldr	r3, [pc, #688]	@ (800587c <_dtoa_r+0x8cc>)
 80055ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055ce:	f7fa fe5d 	bl	800028c <__adddf3>
 80055d2:	4602      	mov	r2, r0
 80055d4:	460b      	mov	r3, r1
 80055d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055da:	f7fb fa9d 	bl	8000b18 <__aeabi_dcmpgt>
 80055de:	2800      	cmp	r0, #0
 80055e0:	d145      	bne.n	800566e <_dtoa_r+0x6be>
 80055e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055e6:	49a5      	ldr	r1, [pc, #660]	@ (800587c <_dtoa_r+0x8cc>)
 80055e8:	2000      	movs	r0, #0
 80055ea:	f7fa fe4d 	bl	8000288 <__aeabi_dsub>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f6:	f7fb fa71 	bl	8000adc <__aeabi_dcmplt>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	f43f aef5 	beq.w	80053ea <_dtoa_r+0x43a>
 8005600:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005602:	1e73      	subs	r3, r6, #1
 8005604:	9315      	str	r3, [sp, #84]	@ 0x54
 8005606:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800560a:	2b30      	cmp	r3, #48	@ 0x30
 800560c:	d0f8      	beq.n	8005600 <_dtoa_r+0x650>
 800560e:	9f04      	ldr	r7, [sp, #16]
 8005610:	e73e      	b.n	8005490 <_dtoa_r+0x4e0>
 8005612:	4b9b      	ldr	r3, [pc, #620]	@ (8005880 <_dtoa_r+0x8d0>)
 8005614:	f7fa fff0 	bl	80005f8 <__aeabi_dmul>
 8005618:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800561c:	e7bc      	b.n	8005598 <_dtoa_r+0x5e8>
 800561e:	d10c      	bne.n	800563a <_dtoa_r+0x68a>
 8005620:	4b98      	ldr	r3, [pc, #608]	@ (8005884 <_dtoa_r+0x8d4>)
 8005622:	2200      	movs	r2, #0
 8005624:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005628:	f7fa ffe6 	bl	80005f8 <__aeabi_dmul>
 800562c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005630:	f7fb fa68 	bl	8000b04 <__aeabi_dcmpge>
 8005634:	2800      	cmp	r0, #0
 8005636:	f000 8157 	beq.w	80058e8 <_dtoa_r+0x938>
 800563a:	2400      	movs	r4, #0
 800563c:	4625      	mov	r5, r4
 800563e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005640:	43db      	mvns	r3, r3
 8005642:	9304      	str	r3, [sp, #16]
 8005644:	4656      	mov	r6, sl
 8005646:	2700      	movs	r7, #0
 8005648:	4621      	mov	r1, r4
 800564a:	4658      	mov	r0, fp
 800564c:	f000 fbb4 	bl	8005db8 <_Bfree>
 8005650:	2d00      	cmp	r5, #0
 8005652:	d0dc      	beq.n	800560e <_dtoa_r+0x65e>
 8005654:	b12f      	cbz	r7, 8005662 <_dtoa_r+0x6b2>
 8005656:	42af      	cmp	r7, r5
 8005658:	d003      	beq.n	8005662 <_dtoa_r+0x6b2>
 800565a:	4639      	mov	r1, r7
 800565c:	4658      	mov	r0, fp
 800565e:	f000 fbab 	bl	8005db8 <_Bfree>
 8005662:	4629      	mov	r1, r5
 8005664:	4658      	mov	r0, fp
 8005666:	f000 fba7 	bl	8005db8 <_Bfree>
 800566a:	e7d0      	b.n	800560e <_dtoa_r+0x65e>
 800566c:	9704      	str	r7, [sp, #16]
 800566e:	4633      	mov	r3, r6
 8005670:	461e      	mov	r6, r3
 8005672:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005676:	2a39      	cmp	r2, #57	@ 0x39
 8005678:	d107      	bne.n	800568a <_dtoa_r+0x6da>
 800567a:	459a      	cmp	sl, r3
 800567c:	d1f8      	bne.n	8005670 <_dtoa_r+0x6c0>
 800567e:	9a04      	ldr	r2, [sp, #16]
 8005680:	3201      	adds	r2, #1
 8005682:	9204      	str	r2, [sp, #16]
 8005684:	2230      	movs	r2, #48	@ 0x30
 8005686:	f88a 2000 	strb.w	r2, [sl]
 800568a:	781a      	ldrb	r2, [r3, #0]
 800568c:	3201      	adds	r2, #1
 800568e:	701a      	strb	r2, [r3, #0]
 8005690:	e7bd      	b.n	800560e <_dtoa_r+0x65e>
 8005692:	4b7b      	ldr	r3, [pc, #492]	@ (8005880 <_dtoa_r+0x8d0>)
 8005694:	2200      	movs	r2, #0
 8005696:	f7fa ffaf 	bl	80005f8 <__aeabi_dmul>
 800569a:	2200      	movs	r2, #0
 800569c:	2300      	movs	r3, #0
 800569e:	4604      	mov	r4, r0
 80056a0:	460d      	mov	r5, r1
 80056a2:	f7fb fa11 	bl	8000ac8 <__aeabi_dcmpeq>
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f43f aebb 	beq.w	8005422 <_dtoa_r+0x472>
 80056ac:	e6f0      	b.n	8005490 <_dtoa_r+0x4e0>
 80056ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80056b0:	2a00      	cmp	r2, #0
 80056b2:	f000 80db 	beq.w	800586c <_dtoa_r+0x8bc>
 80056b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056b8:	2a01      	cmp	r2, #1
 80056ba:	f300 80bf 	bgt.w	800583c <_dtoa_r+0x88c>
 80056be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80056c0:	2a00      	cmp	r2, #0
 80056c2:	f000 80b7 	beq.w	8005834 <_dtoa_r+0x884>
 80056c6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80056ca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80056cc:	4646      	mov	r6, r8
 80056ce:	9a08      	ldr	r2, [sp, #32]
 80056d0:	2101      	movs	r1, #1
 80056d2:	441a      	add	r2, r3
 80056d4:	4658      	mov	r0, fp
 80056d6:	4498      	add	r8, r3
 80056d8:	9208      	str	r2, [sp, #32]
 80056da:	f000 fc21 	bl	8005f20 <__i2b>
 80056de:	4605      	mov	r5, r0
 80056e0:	b15e      	cbz	r6, 80056fa <_dtoa_r+0x74a>
 80056e2:	9b08      	ldr	r3, [sp, #32]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	dd08      	ble.n	80056fa <_dtoa_r+0x74a>
 80056e8:	42b3      	cmp	r3, r6
 80056ea:	9a08      	ldr	r2, [sp, #32]
 80056ec:	bfa8      	it	ge
 80056ee:	4633      	movge	r3, r6
 80056f0:	eba8 0803 	sub.w	r8, r8, r3
 80056f4:	1af6      	subs	r6, r6, r3
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	9308      	str	r3, [sp, #32]
 80056fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056fc:	b1f3      	cbz	r3, 800573c <_dtoa_r+0x78c>
 80056fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 80b7 	beq.w	8005874 <_dtoa_r+0x8c4>
 8005706:	b18c      	cbz	r4, 800572c <_dtoa_r+0x77c>
 8005708:	4629      	mov	r1, r5
 800570a:	4622      	mov	r2, r4
 800570c:	4658      	mov	r0, fp
 800570e:	f000 fcc7 	bl	80060a0 <__pow5mult>
 8005712:	464a      	mov	r2, r9
 8005714:	4601      	mov	r1, r0
 8005716:	4605      	mov	r5, r0
 8005718:	4658      	mov	r0, fp
 800571a:	f000 fc17 	bl	8005f4c <__multiply>
 800571e:	4649      	mov	r1, r9
 8005720:	9004      	str	r0, [sp, #16]
 8005722:	4658      	mov	r0, fp
 8005724:	f000 fb48 	bl	8005db8 <_Bfree>
 8005728:	9b04      	ldr	r3, [sp, #16]
 800572a:	4699      	mov	r9, r3
 800572c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800572e:	1b1a      	subs	r2, r3, r4
 8005730:	d004      	beq.n	800573c <_dtoa_r+0x78c>
 8005732:	4649      	mov	r1, r9
 8005734:	4658      	mov	r0, fp
 8005736:	f000 fcb3 	bl	80060a0 <__pow5mult>
 800573a:	4681      	mov	r9, r0
 800573c:	2101      	movs	r1, #1
 800573e:	4658      	mov	r0, fp
 8005740:	f000 fbee 	bl	8005f20 <__i2b>
 8005744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005746:	4604      	mov	r4, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 81cf 	beq.w	8005aec <_dtoa_r+0xb3c>
 800574e:	461a      	mov	r2, r3
 8005750:	4601      	mov	r1, r0
 8005752:	4658      	mov	r0, fp
 8005754:	f000 fca4 	bl	80060a0 <__pow5mult>
 8005758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800575a:	2b01      	cmp	r3, #1
 800575c:	4604      	mov	r4, r0
 800575e:	f300 8095 	bgt.w	800588c <_dtoa_r+0x8dc>
 8005762:	9b02      	ldr	r3, [sp, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	f040 8087 	bne.w	8005878 <_dtoa_r+0x8c8>
 800576a:	9b03      	ldr	r3, [sp, #12]
 800576c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005770:	2b00      	cmp	r3, #0
 8005772:	f040 8089 	bne.w	8005888 <_dtoa_r+0x8d8>
 8005776:	9b03      	ldr	r3, [sp, #12]
 8005778:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800577c:	0d1b      	lsrs	r3, r3, #20
 800577e:	051b      	lsls	r3, r3, #20
 8005780:	b12b      	cbz	r3, 800578e <_dtoa_r+0x7de>
 8005782:	9b08      	ldr	r3, [sp, #32]
 8005784:	3301      	adds	r3, #1
 8005786:	9308      	str	r3, [sp, #32]
 8005788:	f108 0801 	add.w	r8, r8, #1
 800578c:	2301      	movs	r3, #1
 800578e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 81b0 	beq.w	8005af8 <_dtoa_r+0xb48>
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800579e:	6918      	ldr	r0, [r3, #16]
 80057a0:	f000 fb72 	bl	8005e88 <__hi0bits>
 80057a4:	f1c0 0020 	rsb	r0, r0, #32
 80057a8:	9b08      	ldr	r3, [sp, #32]
 80057aa:	4418      	add	r0, r3
 80057ac:	f010 001f 	ands.w	r0, r0, #31
 80057b0:	d077      	beq.n	80058a2 <_dtoa_r+0x8f2>
 80057b2:	f1c0 0320 	rsb	r3, r0, #32
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	dd6b      	ble.n	8005892 <_dtoa_r+0x8e2>
 80057ba:	9b08      	ldr	r3, [sp, #32]
 80057bc:	f1c0 001c 	rsb	r0, r0, #28
 80057c0:	4403      	add	r3, r0
 80057c2:	4480      	add	r8, r0
 80057c4:	4406      	add	r6, r0
 80057c6:	9308      	str	r3, [sp, #32]
 80057c8:	f1b8 0f00 	cmp.w	r8, #0
 80057cc:	dd05      	ble.n	80057da <_dtoa_r+0x82a>
 80057ce:	4649      	mov	r1, r9
 80057d0:	4642      	mov	r2, r8
 80057d2:	4658      	mov	r0, fp
 80057d4:	f000 fcbe 	bl	8006154 <__lshift>
 80057d8:	4681      	mov	r9, r0
 80057da:	9b08      	ldr	r3, [sp, #32]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	dd05      	ble.n	80057ec <_dtoa_r+0x83c>
 80057e0:	4621      	mov	r1, r4
 80057e2:	461a      	mov	r2, r3
 80057e4:	4658      	mov	r0, fp
 80057e6:	f000 fcb5 	bl	8006154 <__lshift>
 80057ea:	4604      	mov	r4, r0
 80057ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d059      	beq.n	80058a6 <_dtoa_r+0x8f6>
 80057f2:	4621      	mov	r1, r4
 80057f4:	4648      	mov	r0, r9
 80057f6:	f000 fd19 	bl	800622c <__mcmp>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	da53      	bge.n	80058a6 <_dtoa_r+0x8f6>
 80057fe:	1e7b      	subs	r3, r7, #1
 8005800:	9304      	str	r3, [sp, #16]
 8005802:	4649      	mov	r1, r9
 8005804:	2300      	movs	r3, #0
 8005806:	220a      	movs	r2, #10
 8005808:	4658      	mov	r0, fp
 800580a:	f000 faf7 	bl	8005dfc <__multadd>
 800580e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005810:	4681      	mov	r9, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 8172 	beq.w	8005afc <_dtoa_r+0xb4c>
 8005818:	2300      	movs	r3, #0
 800581a:	4629      	mov	r1, r5
 800581c:	220a      	movs	r2, #10
 800581e:	4658      	mov	r0, fp
 8005820:	f000 faec 	bl	8005dfc <__multadd>
 8005824:	9b00      	ldr	r3, [sp, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	4605      	mov	r5, r0
 800582a:	dc67      	bgt.n	80058fc <_dtoa_r+0x94c>
 800582c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800582e:	2b02      	cmp	r3, #2
 8005830:	dc41      	bgt.n	80058b6 <_dtoa_r+0x906>
 8005832:	e063      	b.n	80058fc <_dtoa_r+0x94c>
 8005834:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005836:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800583a:	e746      	b.n	80056ca <_dtoa_r+0x71a>
 800583c:	9b07      	ldr	r3, [sp, #28]
 800583e:	1e5c      	subs	r4, r3, #1
 8005840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005842:	42a3      	cmp	r3, r4
 8005844:	bfbf      	itttt	lt
 8005846:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005848:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800584a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800584c:	1ae3      	sublt	r3, r4, r3
 800584e:	bfb4      	ite	lt
 8005850:	18d2      	addlt	r2, r2, r3
 8005852:	1b1c      	subge	r4, r3, r4
 8005854:	9b07      	ldr	r3, [sp, #28]
 8005856:	bfbc      	itt	lt
 8005858:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800585a:	2400      	movlt	r4, #0
 800585c:	2b00      	cmp	r3, #0
 800585e:	bfb5      	itete	lt
 8005860:	eba8 0603 	sublt.w	r6, r8, r3
 8005864:	9b07      	ldrge	r3, [sp, #28]
 8005866:	2300      	movlt	r3, #0
 8005868:	4646      	movge	r6, r8
 800586a:	e730      	b.n	80056ce <_dtoa_r+0x71e>
 800586c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800586e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005870:	4646      	mov	r6, r8
 8005872:	e735      	b.n	80056e0 <_dtoa_r+0x730>
 8005874:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005876:	e75c      	b.n	8005732 <_dtoa_r+0x782>
 8005878:	2300      	movs	r3, #0
 800587a:	e788      	b.n	800578e <_dtoa_r+0x7de>
 800587c:	3fe00000 	.word	0x3fe00000
 8005880:	40240000 	.word	0x40240000
 8005884:	40140000 	.word	0x40140000
 8005888:	9b02      	ldr	r3, [sp, #8]
 800588a:	e780      	b.n	800578e <_dtoa_r+0x7de>
 800588c:	2300      	movs	r3, #0
 800588e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005890:	e782      	b.n	8005798 <_dtoa_r+0x7e8>
 8005892:	d099      	beq.n	80057c8 <_dtoa_r+0x818>
 8005894:	9a08      	ldr	r2, [sp, #32]
 8005896:	331c      	adds	r3, #28
 8005898:	441a      	add	r2, r3
 800589a:	4498      	add	r8, r3
 800589c:	441e      	add	r6, r3
 800589e:	9208      	str	r2, [sp, #32]
 80058a0:	e792      	b.n	80057c8 <_dtoa_r+0x818>
 80058a2:	4603      	mov	r3, r0
 80058a4:	e7f6      	b.n	8005894 <_dtoa_r+0x8e4>
 80058a6:	9b07      	ldr	r3, [sp, #28]
 80058a8:	9704      	str	r7, [sp, #16]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	dc20      	bgt.n	80058f0 <_dtoa_r+0x940>
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	dd1e      	ble.n	80058f4 <_dtoa_r+0x944>
 80058b6:	9b00      	ldr	r3, [sp, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f47f aec0 	bne.w	800563e <_dtoa_r+0x68e>
 80058be:	4621      	mov	r1, r4
 80058c0:	2205      	movs	r2, #5
 80058c2:	4658      	mov	r0, fp
 80058c4:	f000 fa9a 	bl	8005dfc <__multadd>
 80058c8:	4601      	mov	r1, r0
 80058ca:	4604      	mov	r4, r0
 80058cc:	4648      	mov	r0, r9
 80058ce:	f000 fcad 	bl	800622c <__mcmp>
 80058d2:	2800      	cmp	r0, #0
 80058d4:	f77f aeb3 	ble.w	800563e <_dtoa_r+0x68e>
 80058d8:	4656      	mov	r6, sl
 80058da:	2331      	movs	r3, #49	@ 0x31
 80058dc:	f806 3b01 	strb.w	r3, [r6], #1
 80058e0:	9b04      	ldr	r3, [sp, #16]
 80058e2:	3301      	adds	r3, #1
 80058e4:	9304      	str	r3, [sp, #16]
 80058e6:	e6ae      	b.n	8005646 <_dtoa_r+0x696>
 80058e8:	9c07      	ldr	r4, [sp, #28]
 80058ea:	9704      	str	r7, [sp, #16]
 80058ec:	4625      	mov	r5, r4
 80058ee:	e7f3      	b.n	80058d8 <_dtoa_r+0x928>
 80058f0:	9b07      	ldr	r3, [sp, #28]
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8104 	beq.w	8005b04 <_dtoa_r+0xb54>
 80058fc:	2e00      	cmp	r6, #0
 80058fe:	dd05      	ble.n	800590c <_dtoa_r+0x95c>
 8005900:	4629      	mov	r1, r5
 8005902:	4632      	mov	r2, r6
 8005904:	4658      	mov	r0, fp
 8005906:	f000 fc25 	bl	8006154 <__lshift>
 800590a:	4605      	mov	r5, r0
 800590c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800590e:	2b00      	cmp	r3, #0
 8005910:	d05a      	beq.n	80059c8 <_dtoa_r+0xa18>
 8005912:	6869      	ldr	r1, [r5, #4]
 8005914:	4658      	mov	r0, fp
 8005916:	f000 fa0f 	bl	8005d38 <_Balloc>
 800591a:	4606      	mov	r6, r0
 800591c:	b928      	cbnz	r0, 800592a <_dtoa_r+0x97a>
 800591e:	4b84      	ldr	r3, [pc, #528]	@ (8005b30 <_dtoa_r+0xb80>)
 8005920:	4602      	mov	r2, r0
 8005922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005926:	f7ff bb5a 	b.w	8004fde <_dtoa_r+0x2e>
 800592a:	692a      	ldr	r2, [r5, #16]
 800592c:	3202      	adds	r2, #2
 800592e:	0092      	lsls	r2, r2, #2
 8005930:	f105 010c 	add.w	r1, r5, #12
 8005934:	300c      	adds	r0, #12
 8005936:	f7ff faa2 	bl	8004e7e <memcpy>
 800593a:	2201      	movs	r2, #1
 800593c:	4631      	mov	r1, r6
 800593e:	4658      	mov	r0, fp
 8005940:	f000 fc08 	bl	8006154 <__lshift>
 8005944:	f10a 0301 	add.w	r3, sl, #1
 8005948:	9307      	str	r3, [sp, #28]
 800594a:	9b00      	ldr	r3, [sp, #0]
 800594c:	4453      	add	r3, sl
 800594e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005950:	9b02      	ldr	r3, [sp, #8]
 8005952:	f003 0301 	and.w	r3, r3, #1
 8005956:	462f      	mov	r7, r5
 8005958:	930a      	str	r3, [sp, #40]	@ 0x28
 800595a:	4605      	mov	r5, r0
 800595c:	9b07      	ldr	r3, [sp, #28]
 800595e:	4621      	mov	r1, r4
 8005960:	3b01      	subs	r3, #1
 8005962:	4648      	mov	r0, r9
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	f7ff fa98 	bl	8004e9a <quorem>
 800596a:	4639      	mov	r1, r7
 800596c:	9002      	str	r0, [sp, #8]
 800596e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005972:	4648      	mov	r0, r9
 8005974:	f000 fc5a 	bl	800622c <__mcmp>
 8005978:	462a      	mov	r2, r5
 800597a:	9008      	str	r0, [sp, #32]
 800597c:	4621      	mov	r1, r4
 800597e:	4658      	mov	r0, fp
 8005980:	f000 fc70 	bl	8006264 <__mdiff>
 8005984:	68c2      	ldr	r2, [r0, #12]
 8005986:	4606      	mov	r6, r0
 8005988:	bb02      	cbnz	r2, 80059cc <_dtoa_r+0xa1c>
 800598a:	4601      	mov	r1, r0
 800598c:	4648      	mov	r0, r9
 800598e:	f000 fc4d 	bl	800622c <__mcmp>
 8005992:	4602      	mov	r2, r0
 8005994:	4631      	mov	r1, r6
 8005996:	4658      	mov	r0, fp
 8005998:	920e      	str	r2, [sp, #56]	@ 0x38
 800599a:	f000 fa0d 	bl	8005db8 <_Bfree>
 800599e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059a2:	9e07      	ldr	r6, [sp, #28]
 80059a4:	ea43 0102 	orr.w	r1, r3, r2
 80059a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059aa:	4319      	orrs	r1, r3
 80059ac:	d110      	bne.n	80059d0 <_dtoa_r+0xa20>
 80059ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059b2:	d029      	beq.n	8005a08 <_dtoa_r+0xa58>
 80059b4:	9b08      	ldr	r3, [sp, #32]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	dd02      	ble.n	80059c0 <_dtoa_r+0xa10>
 80059ba:	9b02      	ldr	r3, [sp, #8]
 80059bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80059c0:	9b00      	ldr	r3, [sp, #0]
 80059c2:	f883 8000 	strb.w	r8, [r3]
 80059c6:	e63f      	b.n	8005648 <_dtoa_r+0x698>
 80059c8:	4628      	mov	r0, r5
 80059ca:	e7bb      	b.n	8005944 <_dtoa_r+0x994>
 80059cc:	2201      	movs	r2, #1
 80059ce:	e7e1      	b.n	8005994 <_dtoa_r+0x9e4>
 80059d0:	9b08      	ldr	r3, [sp, #32]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	db04      	blt.n	80059e0 <_dtoa_r+0xa30>
 80059d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80059d8:	430b      	orrs	r3, r1
 80059da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059dc:	430b      	orrs	r3, r1
 80059de:	d120      	bne.n	8005a22 <_dtoa_r+0xa72>
 80059e0:	2a00      	cmp	r2, #0
 80059e2:	dded      	ble.n	80059c0 <_dtoa_r+0xa10>
 80059e4:	4649      	mov	r1, r9
 80059e6:	2201      	movs	r2, #1
 80059e8:	4658      	mov	r0, fp
 80059ea:	f000 fbb3 	bl	8006154 <__lshift>
 80059ee:	4621      	mov	r1, r4
 80059f0:	4681      	mov	r9, r0
 80059f2:	f000 fc1b 	bl	800622c <__mcmp>
 80059f6:	2800      	cmp	r0, #0
 80059f8:	dc03      	bgt.n	8005a02 <_dtoa_r+0xa52>
 80059fa:	d1e1      	bne.n	80059c0 <_dtoa_r+0xa10>
 80059fc:	f018 0f01 	tst.w	r8, #1
 8005a00:	d0de      	beq.n	80059c0 <_dtoa_r+0xa10>
 8005a02:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a06:	d1d8      	bne.n	80059ba <_dtoa_r+0xa0a>
 8005a08:	9a00      	ldr	r2, [sp, #0]
 8005a0a:	2339      	movs	r3, #57	@ 0x39
 8005a0c:	7013      	strb	r3, [r2, #0]
 8005a0e:	4633      	mov	r3, r6
 8005a10:	461e      	mov	r6, r3
 8005a12:	3b01      	subs	r3, #1
 8005a14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005a18:	2a39      	cmp	r2, #57	@ 0x39
 8005a1a:	d052      	beq.n	8005ac2 <_dtoa_r+0xb12>
 8005a1c:	3201      	adds	r2, #1
 8005a1e:	701a      	strb	r2, [r3, #0]
 8005a20:	e612      	b.n	8005648 <_dtoa_r+0x698>
 8005a22:	2a00      	cmp	r2, #0
 8005a24:	dd07      	ble.n	8005a36 <_dtoa_r+0xa86>
 8005a26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a2a:	d0ed      	beq.n	8005a08 <_dtoa_r+0xa58>
 8005a2c:	9a00      	ldr	r2, [sp, #0]
 8005a2e:	f108 0301 	add.w	r3, r8, #1
 8005a32:	7013      	strb	r3, [r2, #0]
 8005a34:	e608      	b.n	8005648 <_dtoa_r+0x698>
 8005a36:	9b07      	ldr	r3, [sp, #28]
 8005a38:	9a07      	ldr	r2, [sp, #28]
 8005a3a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005a3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d028      	beq.n	8005a96 <_dtoa_r+0xae6>
 8005a44:	4649      	mov	r1, r9
 8005a46:	2300      	movs	r3, #0
 8005a48:	220a      	movs	r2, #10
 8005a4a:	4658      	mov	r0, fp
 8005a4c:	f000 f9d6 	bl	8005dfc <__multadd>
 8005a50:	42af      	cmp	r7, r5
 8005a52:	4681      	mov	r9, r0
 8005a54:	f04f 0300 	mov.w	r3, #0
 8005a58:	f04f 020a 	mov.w	r2, #10
 8005a5c:	4639      	mov	r1, r7
 8005a5e:	4658      	mov	r0, fp
 8005a60:	d107      	bne.n	8005a72 <_dtoa_r+0xac2>
 8005a62:	f000 f9cb 	bl	8005dfc <__multadd>
 8005a66:	4607      	mov	r7, r0
 8005a68:	4605      	mov	r5, r0
 8005a6a:	9b07      	ldr	r3, [sp, #28]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	9307      	str	r3, [sp, #28]
 8005a70:	e774      	b.n	800595c <_dtoa_r+0x9ac>
 8005a72:	f000 f9c3 	bl	8005dfc <__multadd>
 8005a76:	4629      	mov	r1, r5
 8005a78:	4607      	mov	r7, r0
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	220a      	movs	r2, #10
 8005a7e:	4658      	mov	r0, fp
 8005a80:	f000 f9bc 	bl	8005dfc <__multadd>
 8005a84:	4605      	mov	r5, r0
 8005a86:	e7f0      	b.n	8005a6a <_dtoa_r+0xaba>
 8005a88:	9b00      	ldr	r3, [sp, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	bfcc      	ite	gt
 8005a8e:	461e      	movgt	r6, r3
 8005a90:	2601      	movle	r6, #1
 8005a92:	4456      	add	r6, sl
 8005a94:	2700      	movs	r7, #0
 8005a96:	4649      	mov	r1, r9
 8005a98:	2201      	movs	r2, #1
 8005a9a:	4658      	mov	r0, fp
 8005a9c:	f000 fb5a 	bl	8006154 <__lshift>
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	4681      	mov	r9, r0
 8005aa4:	f000 fbc2 	bl	800622c <__mcmp>
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	dcb0      	bgt.n	8005a0e <_dtoa_r+0xa5e>
 8005aac:	d102      	bne.n	8005ab4 <_dtoa_r+0xb04>
 8005aae:	f018 0f01 	tst.w	r8, #1
 8005ab2:	d1ac      	bne.n	8005a0e <_dtoa_r+0xa5e>
 8005ab4:	4633      	mov	r3, r6
 8005ab6:	461e      	mov	r6, r3
 8005ab8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005abc:	2a30      	cmp	r2, #48	@ 0x30
 8005abe:	d0fa      	beq.n	8005ab6 <_dtoa_r+0xb06>
 8005ac0:	e5c2      	b.n	8005648 <_dtoa_r+0x698>
 8005ac2:	459a      	cmp	sl, r3
 8005ac4:	d1a4      	bne.n	8005a10 <_dtoa_r+0xa60>
 8005ac6:	9b04      	ldr	r3, [sp, #16]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	9304      	str	r3, [sp, #16]
 8005acc:	2331      	movs	r3, #49	@ 0x31
 8005ace:	f88a 3000 	strb.w	r3, [sl]
 8005ad2:	e5b9      	b.n	8005648 <_dtoa_r+0x698>
 8005ad4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ad6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005b34 <_dtoa_r+0xb84>
 8005ada:	b11b      	cbz	r3, 8005ae4 <_dtoa_r+0xb34>
 8005adc:	f10a 0308 	add.w	r3, sl, #8
 8005ae0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005ae2:	6013      	str	r3, [r2, #0]
 8005ae4:	4650      	mov	r0, sl
 8005ae6:	b019      	add	sp, #100	@ 0x64
 8005ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	f77f ae37 	ble.w	8005762 <_dtoa_r+0x7b2>
 8005af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005af6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005af8:	2001      	movs	r0, #1
 8005afa:	e655      	b.n	80057a8 <_dtoa_r+0x7f8>
 8005afc:	9b00      	ldr	r3, [sp, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f77f aed6 	ble.w	80058b0 <_dtoa_r+0x900>
 8005b04:	4656      	mov	r6, sl
 8005b06:	4621      	mov	r1, r4
 8005b08:	4648      	mov	r0, r9
 8005b0a:	f7ff f9c6 	bl	8004e9a <quorem>
 8005b0e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005b12:	f806 8b01 	strb.w	r8, [r6], #1
 8005b16:	9b00      	ldr	r3, [sp, #0]
 8005b18:	eba6 020a 	sub.w	r2, r6, sl
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	ddb3      	ble.n	8005a88 <_dtoa_r+0xad8>
 8005b20:	4649      	mov	r1, r9
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	4658      	mov	r0, fp
 8005b28:	f000 f968 	bl	8005dfc <__multadd>
 8005b2c:	4681      	mov	r9, r0
 8005b2e:	e7ea      	b.n	8005b06 <_dtoa_r+0xb56>
 8005b30:	080076b8 	.word	0x080076b8
 8005b34:	0800763c 	.word	0x0800763c

08005b38 <_free_r>:
 8005b38:	b538      	push	{r3, r4, r5, lr}
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	2900      	cmp	r1, #0
 8005b3e:	d041      	beq.n	8005bc4 <_free_r+0x8c>
 8005b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b44:	1f0c      	subs	r4, r1, #4
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	bfb8      	it	lt
 8005b4a:	18e4      	addlt	r4, r4, r3
 8005b4c:	f000 f8e8 	bl	8005d20 <__malloc_lock>
 8005b50:	4a1d      	ldr	r2, [pc, #116]	@ (8005bc8 <_free_r+0x90>)
 8005b52:	6813      	ldr	r3, [r2, #0]
 8005b54:	b933      	cbnz	r3, 8005b64 <_free_r+0x2c>
 8005b56:	6063      	str	r3, [r4, #4]
 8005b58:	6014      	str	r4, [r2, #0]
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b60:	f000 b8e4 	b.w	8005d2c <__malloc_unlock>
 8005b64:	42a3      	cmp	r3, r4
 8005b66:	d908      	bls.n	8005b7a <_free_r+0x42>
 8005b68:	6820      	ldr	r0, [r4, #0]
 8005b6a:	1821      	adds	r1, r4, r0
 8005b6c:	428b      	cmp	r3, r1
 8005b6e:	bf01      	itttt	eq
 8005b70:	6819      	ldreq	r1, [r3, #0]
 8005b72:	685b      	ldreq	r3, [r3, #4]
 8005b74:	1809      	addeq	r1, r1, r0
 8005b76:	6021      	streq	r1, [r4, #0]
 8005b78:	e7ed      	b.n	8005b56 <_free_r+0x1e>
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	b10b      	cbz	r3, 8005b84 <_free_r+0x4c>
 8005b80:	42a3      	cmp	r3, r4
 8005b82:	d9fa      	bls.n	8005b7a <_free_r+0x42>
 8005b84:	6811      	ldr	r1, [r2, #0]
 8005b86:	1850      	adds	r0, r2, r1
 8005b88:	42a0      	cmp	r0, r4
 8005b8a:	d10b      	bne.n	8005ba4 <_free_r+0x6c>
 8005b8c:	6820      	ldr	r0, [r4, #0]
 8005b8e:	4401      	add	r1, r0
 8005b90:	1850      	adds	r0, r2, r1
 8005b92:	4283      	cmp	r3, r0
 8005b94:	6011      	str	r1, [r2, #0]
 8005b96:	d1e0      	bne.n	8005b5a <_free_r+0x22>
 8005b98:	6818      	ldr	r0, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	6053      	str	r3, [r2, #4]
 8005b9e:	4408      	add	r0, r1
 8005ba0:	6010      	str	r0, [r2, #0]
 8005ba2:	e7da      	b.n	8005b5a <_free_r+0x22>
 8005ba4:	d902      	bls.n	8005bac <_free_r+0x74>
 8005ba6:	230c      	movs	r3, #12
 8005ba8:	602b      	str	r3, [r5, #0]
 8005baa:	e7d6      	b.n	8005b5a <_free_r+0x22>
 8005bac:	6820      	ldr	r0, [r4, #0]
 8005bae:	1821      	adds	r1, r4, r0
 8005bb0:	428b      	cmp	r3, r1
 8005bb2:	bf04      	itt	eq
 8005bb4:	6819      	ldreq	r1, [r3, #0]
 8005bb6:	685b      	ldreq	r3, [r3, #4]
 8005bb8:	6063      	str	r3, [r4, #4]
 8005bba:	bf04      	itt	eq
 8005bbc:	1809      	addeq	r1, r1, r0
 8005bbe:	6021      	streq	r1, [r4, #0]
 8005bc0:	6054      	str	r4, [r2, #4]
 8005bc2:	e7ca      	b.n	8005b5a <_free_r+0x22>
 8005bc4:	bd38      	pop	{r3, r4, r5, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20000844 	.word	0x20000844

08005bcc <malloc>:
 8005bcc:	4b02      	ldr	r3, [pc, #8]	@ (8005bd8 <malloc+0xc>)
 8005bce:	4601      	mov	r1, r0
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	f000 b825 	b.w	8005c20 <_malloc_r>
 8005bd6:	bf00      	nop
 8005bd8:	20000028 	.word	0x20000028

08005bdc <sbrk_aligned>:
 8005bdc:	b570      	push	{r4, r5, r6, lr}
 8005bde:	4e0f      	ldr	r6, [pc, #60]	@ (8005c1c <sbrk_aligned+0x40>)
 8005be0:	460c      	mov	r4, r1
 8005be2:	6831      	ldr	r1, [r6, #0]
 8005be4:	4605      	mov	r5, r0
 8005be6:	b911      	cbnz	r1, 8005bee <sbrk_aligned+0x12>
 8005be8:	f001 f81c 	bl	8006c24 <_sbrk_r>
 8005bec:	6030      	str	r0, [r6, #0]
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f001 f817 	bl	8006c24 <_sbrk_r>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d103      	bne.n	8005c02 <sbrk_aligned+0x26>
 8005bfa:	f04f 34ff 	mov.w	r4, #4294967295
 8005bfe:	4620      	mov	r0, r4
 8005c00:	bd70      	pop	{r4, r5, r6, pc}
 8005c02:	1cc4      	adds	r4, r0, #3
 8005c04:	f024 0403 	bic.w	r4, r4, #3
 8005c08:	42a0      	cmp	r0, r4
 8005c0a:	d0f8      	beq.n	8005bfe <sbrk_aligned+0x22>
 8005c0c:	1a21      	subs	r1, r4, r0
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f001 f808 	bl	8006c24 <_sbrk_r>
 8005c14:	3001      	adds	r0, #1
 8005c16:	d1f2      	bne.n	8005bfe <sbrk_aligned+0x22>
 8005c18:	e7ef      	b.n	8005bfa <sbrk_aligned+0x1e>
 8005c1a:	bf00      	nop
 8005c1c:	20000840 	.word	0x20000840

08005c20 <_malloc_r>:
 8005c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c24:	1ccd      	adds	r5, r1, #3
 8005c26:	f025 0503 	bic.w	r5, r5, #3
 8005c2a:	3508      	adds	r5, #8
 8005c2c:	2d0c      	cmp	r5, #12
 8005c2e:	bf38      	it	cc
 8005c30:	250c      	movcc	r5, #12
 8005c32:	2d00      	cmp	r5, #0
 8005c34:	4606      	mov	r6, r0
 8005c36:	db01      	blt.n	8005c3c <_malloc_r+0x1c>
 8005c38:	42a9      	cmp	r1, r5
 8005c3a:	d904      	bls.n	8005c46 <_malloc_r+0x26>
 8005c3c:	230c      	movs	r3, #12
 8005c3e:	6033      	str	r3, [r6, #0]
 8005c40:	2000      	movs	r0, #0
 8005c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d1c <_malloc_r+0xfc>
 8005c4a:	f000 f869 	bl	8005d20 <__malloc_lock>
 8005c4e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c52:	461c      	mov	r4, r3
 8005c54:	bb44      	cbnz	r4, 8005ca8 <_malloc_r+0x88>
 8005c56:	4629      	mov	r1, r5
 8005c58:	4630      	mov	r0, r6
 8005c5a:	f7ff ffbf 	bl	8005bdc <sbrk_aligned>
 8005c5e:	1c43      	adds	r3, r0, #1
 8005c60:	4604      	mov	r4, r0
 8005c62:	d158      	bne.n	8005d16 <_malloc_r+0xf6>
 8005c64:	f8d8 4000 	ldr.w	r4, [r8]
 8005c68:	4627      	mov	r7, r4
 8005c6a:	2f00      	cmp	r7, #0
 8005c6c:	d143      	bne.n	8005cf6 <_malloc_r+0xd6>
 8005c6e:	2c00      	cmp	r4, #0
 8005c70:	d04b      	beq.n	8005d0a <_malloc_r+0xea>
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	4639      	mov	r1, r7
 8005c76:	4630      	mov	r0, r6
 8005c78:	eb04 0903 	add.w	r9, r4, r3
 8005c7c:	f000 ffd2 	bl	8006c24 <_sbrk_r>
 8005c80:	4581      	cmp	r9, r0
 8005c82:	d142      	bne.n	8005d0a <_malloc_r+0xea>
 8005c84:	6821      	ldr	r1, [r4, #0]
 8005c86:	1a6d      	subs	r5, r5, r1
 8005c88:	4629      	mov	r1, r5
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f7ff ffa6 	bl	8005bdc <sbrk_aligned>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d03a      	beq.n	8005d0a <_malloc_r+0xea>
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	442b      	add	r3, r5
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	bb62      	cbnz	r2, 8005cfc <_malloc_r+0xdc>
 8005ca2:	f8c8 7000 	str.w	r7, [r8]
 8005ca6:	e00f      	b.n	8005cc8 <_malloc_r+0xa8>
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	1b52      	subs	r2, r2, r5
 8005cac:	d420      	bmi.n	8005cf0 <_malloc_r+0xd0>
 8005cae:	2a0b      	cmp	r2, #11
 8005cb0:	d917      	bls.n	8005ce2 <_malloc_r+0xc2>
 8005cb2:	1961      	adds	r1, r4, r5
 8005cb4:	42a3      	cmp	r3, r4
 8005cb6:	6025      	str	r5, [r4, #0]
 8005cb8:	bf18      	it	ne
 8005cba:	6059      	strne	r1, [r3, #4]
 8005cbc:	6863      	ldr	r3, [r4, #4]
 8005cbe:	bf08      	it	eq
 8005cc0:	f8c8 1000 	streq.w	r1, [r8]
 8005cc4:	5162      	str	r2, [r4, r5]
 8005cc6:	604b      	str	r3, [r1, #4]
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f000 f82f 	bl	8005d2c <__malloc_unlock>
 8005cce:	f104 000b 	add.w	r0, r4, #11
 8005cd2:	1d23      	adds	r3, r4, #4
 8005cd4:	f020 0007 	bic.w	r0, r0, #7
 8005cd8:	1ac2      	subs	r2, r0, r3
 8005cda:	bf1c      	itt	ne
 8005cdc:	1a1b      	subne	r3, r3, r0
 8005cde:	50a3      	strne	r3, [r4, r2]
 8005ce0:	e7af      	b.n	8005c42 <_malloc_r+0x22>
 8005ce2:	6862      	ldr	r2, [r4, #4]
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	bf0c      	ite	eq
 8005ce8:	f8c8 2000 	streq.w	r2, [r8]
 8005cec:	605a      	strne	r2, [r3, #4]
 8005cee:	e7eb      	b.n	8005cc8 <_malloc_r+0xa8>
 8005cf0:	4623      	mov	r3, r4
 8005cf2:	6864      	ldr	r4, [r4, #4]
 8005cf4:	e7ae      	b.n	8005c54 <_malloc_r+0x34>
 8005cf6:	463c      	mov	r4, r7
 8005cf8:	687f      	ldr	r7, [r7, #4]
 8005cfa:	e7b6      	b.n	8005c6a <_malloc_r+0x4a>
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	d1fb      	bne.n	8005cfc <_malloc_r+0xdc>
 8005d04:	2300      	movs	r3, #0
 8005d06:	6053      	str	r3, [r2, #4]
 8005d08:	e7de      	b.n	8005cc8 <_malloc_r+0xa8>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	6033      	str	r3, [r6, #0]
 8005d0e:	4630      	mov	r0, r6
 8005d10:	f000 f80c 	bl	8005d2c <__malloc_unlock>
 8005d14:	e794      	b.n	8005c40 <_malloc_r+0x20>
 8005d16:	6005      	str	r5, [r0, #0]
 8005d18:	e7d6      	b.n	8005cc8 <_malloc_r+0xa8>
 8005d1a:	bf00      	nop
 8005d1c:	20000844 	.word	0x20000844

08005d20 <__malloc_lock>:
 8005d20:	4801      	ldr	r0, [pc, #4]	@ (8005d28 <__malloc_lock+0x8>)
 8005d22:	f7ff b8aa 	b.w	8004e7a <__retarget_lock_acquire_recursive>
 8005d26:	bf00      	nop
 8005d28:	2000083c 	.word	0x2000083c

08005d2c <__malloc_unlock>:
 8005d2c:	4801      	ldr	r0, [pc, #4]	@ (8005d34 <__malloc_unlock+0x8>)
 8005d2e:	f7ff b8a5 	b.w	8004e7c <__retarget_lock_release_recursive>
 8005d32:	bf00      	nop
 8005d34:	2000083c 	.word	0x2000083c

08005d38 <_Balloc>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	69c6      	ldr	r6, [r0, #28]
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	460d      	mov	r5, r1
 8005d40:	b976      	cbnz	r6, 8005d60 <_Balloc+0x28>
 8005d42:	2010      	movs	r0, #16
 8005d44:	f7ff ff42 	bl	8005bcc <malloc>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	61e0      	str	r0, [r4, #28]
 8005d4c:	b920      	cbnz	r0, 8005d58 <_Balloc+0x20>
 8005d4e:	4b18      	ldr	r3, [pc, #96]	@ (8005db0 <_Balloc+0x78>)
 8005d50:	4818      	ldr	r0, [pc, #96]	@ (8005db4 <_Balloc+0x7c>)
 8005d52:	216b      	movs	r1, #107	@ 0x6b
 8005d54:	f000 ff76 	bl	8006c44 <__assert_func>
 8005d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d5c:	6006      	str	r6, [r0, #0]
 8005d5e:	60c6      	str	r6, [r0, #12]
 8005d60:	69e6      	ldr	r6, [r4, #28]
 8005d62:	68f3      	ldr	r3, [r6, #12]
 8005d64:	b183      	cbz	r3, 8005d88 <_Balloc+0x50>
 8005d66:	69e3      	ldr	r3, [r4, #28]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d6e:	b9b8      	cbnz	r0, 8005da0 <_Balloc+0x68>
 8005d70:	2101      	movs	r1, #1
 8005d72:	fa01 f605 	lsl.w	r6, r1, r5
 8005d76:	1d72      	adds	r2, r6, #5
 8005d78:	0092      	lsls	r2, r2, #2
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	f000 ff80 	bl	8006c80 <_calloc_r>
 8005d80:	b160      	cbz	r0, 8005d9c <_Balloc+0x64>
 8005d82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d86:	e00e      	b.n	8005da6 <_Balloc+0x6e>
 8005d88:	2221      	movs	r2, #33	@ 0x21
 8005d8a:	2104      	movs	r1, #4
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f000 ff77 	bl	8006c80 <_calloc_r>
 8005d92:	69e3      	ldr	r3, [r4, #28]
 8005d94:	60f0      	str	r0, [r6, #12]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e4      	bne.n	8005d66 <_Balloc+0x2e>
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	6802      	ldr	r2, [r0, #0]
 8005da2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005da6:	2300      	movs	r3, #0
 8005da8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005dac:	e7f7      	b.n	8005d9e <_Balloc+0x66>
 8005dae:	bf00      	nop
 8005db0:	08007649 	.word	0x08007649
 8005db4:	080076c9 	.word	0x080076c9

08005db8 <_Bfree>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	69c6      	ldr	r6, [r0, #28]
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	b976      	cbnz	r6, 8005de0 <_Bfree+0x28>
 8005dc2:	2010      	movs	r0, #16
 8005dc4:	f7ff ff02 	bl	8005bcc <malloc>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	61e8      	str	r0, [r5, #28]
 8005dcc:	b920      	cbnz	r0, 8005dd8 <_Bfree+0x20>
 8005dce:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <_Bfree+0x3c>)
 8005dd0:	4809      	ldr	r0, [pc, #36]	@ (8005df8 <_Bfree+0x40>)
 8005dd2:	218f      	movs	r1, #143	@ 0x8f
 8005dd4:	f000 ff36 	bl	8006c44 <__assert_func>
 8005dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ddc:	6006      	str	r6, [r0, #0]
 8005dde:	60c6      	str	r6, [r0, #12]
 8005de0:	b13c      	cbz	r4, 8005df2 <_Bfree+0x3a>
 8005de2:	69eb      	ldr	r3, [r5, #28]
 8005de4:	6862      	ldr	r2, [r4, #4]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dec:	6021      	str	r1, [r4, #0]
 8005dee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	08007649 	.word	0x08007649
 8005df8:	080076c9 	.word	0x080076c9

08005dfc <__multadd>:
 8005dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e00:	690d      	ldr	r5, [r1, #16]
 8005e02:	4607      	mov	r7, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	461e      	mov	r6, r3
 8005e08:	f101 0c14 	add.w	ip, r1, #20
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	f8dc 3000 	ldr.w	r3, [ip]
 8005e12:	b299      	uxth	r1, r3
 8005e14:	fb02 6101 	mla	r1, r2, r1, r6
 8005e18:	0c1e      	lsrs	r6, r3, #16
 8005e1a:	0c0b      	lsrs	r3, r1, #16
 8005e1c:	fb02 3306 	mla	r3, r2, r6, r3
 8005e20:	b289      	uxth	r1, r1
 8005e22:	3001      	adds	r0, #1
 8005e24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e28:	4285      	cmp	r5, r0
 8005e2a:	f84c 1b04 	str.w	r1, [ip], #4
 8005e2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e32:	dcec      	bgt.n	8005e0e <__multadd+0x12>
 8005e34:	b30e      	cbz	r6, 8005e7a <__multadd+0x7e>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	42ab      	cmp	r3, r5
 8005e3a:	dc19      	bgt.n	8005e70 <__multadd+0x74>
 8005e3c:	6861      	ldr	r1, [r4, #4]
 8005e3e:	4638      	mov	r0, r7
 8005e40:	3101      	adds	r1, #1
 8005e42:	f7ff ff79 	bl	8005d38 <_Balloc>
 8005e46:	4680      	mov	r8, r0
 8005e48:	b928      	cbnz	r0, 8005e56 <__multadd+0x5a>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e80 <__multadd+0x84>)
 8005e4e:	480d      	ldr	r0, [pc, #52]	@ (8005e84 <__multadd+0x88>)
 8005e50:	21ba      	movs	r1, #186	@ 0xba
 8005e52:	f000 fef7 	bl	8006c44 <__assert_func>
 8005e56:	6922      	ldr	r2, [r4, #16]
 8005e58:	3202      	adds	r2, #2
 8005e5a:	f104 010c 	add.w	r1, r4, #12
 8005e5e:	0092      	lsls	r2, r2, #2
 8005e60:	300c      	adds	r0, #12
 8005e62:	f7ff f80c 	bl	8004e7e <memcpy>
 8005e66:	4621      	mov	r1, r4
 8005e68:	4638      	mov	r0, r7
 8005e6a:	f7ff ffa5 	bl	8005db8 <_Bfree>
 8005e6e:	4644      	mov	r4, r8
 8005e70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e74:	3501      	adds	r5, #1
 8005e76:	615e      	str	r6, [r3, #20]
 8005e78:	6125      	str	r5, [r4, #16]
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e80:	080076b8 	.word	0x080076b8
 8005e84:	080076c9 	.word	0x080076c9

08005e88 <__hi0bits>:
 8005e88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	bf36      	itet	cc
 8005e90:	0403      	lslcc	r3, r0, #16
 8005e92:	2000      	movcs	r0, #0
 8005e94:	2010      	movcc	r0, #16
 8005e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e9a:	bf3c      	itt	cc
 8005e9c:	021b      	lslcc	r3, r3, #8
 8005e9e:	3008      	addcc	r0, #8
 8005ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ea4:	bf3c      	itt	cc
 8005ea6:	011b      	lslcc	r3, r3, #4
 8005ea8:	3004      	addcc	r0, #4
 8005eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eae:	bf3c      	itt	cc
 8005eb0:	009b      	lslcc	r3, r3, #2
 8005eb2:	3002      	addcc	r0, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	db05      	blt.n	8005ec4 <__hi0bits+0x3c>
 8005eb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ebc:	f100 0001 	add.w	r0, r0, #1
 8005ec0:	bf08      	it	eq
 8005ec2:	2020      	moveq	r0, #32
 8005ec4:	4770      	bx	lr

08005ec6 <__lo0bits>:
 8005ec6:	6803      	ldr	r3, [r0, #0]
 8005ec8:	4602      	mov	r2, r0
 8005eca:	f013 0007 	ands.w	r0, r3, #7
 8005ece:	d00b      	beq.n	8005ee8 <__lo0bits+0x22>
 8005ed0:	07d9      	lsls	r1, r3, #31
 8005ed2:	d421      	bmi.n	8005f18 <__lo0bits+0x52>
 8005ed4:	0798      	lsls	r0, r3, #30
 8005ed6:	bf49      	itett	mi
 8005ed8:	085b      	lsrmi	r3, r3, #1
 8005eda:	089b      	lsrpl	r3, r3, #2
 8005edc:	2001      	movmi	r0, #1
 8005ede:	6013      	strmi	r3, [r2, #0]
 8005ee0:	bf5c      	itt	pl
 8005ee2:	6013      	strpl	r3, [r2, #0]
 8005ee4:	2002      	movpl	r0, #2
 8005ee6:	4770      	bx	lr
 8005ee8:	b299      	uxth	r1, r3
 8005eea:	b909      	cbnz	r1, 8005ef0 <__lo0bits+0x2a>
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	2010      	movs	r0, #16
 8005ef0:	b2d9      	uxtb	r1, r3
 8005ef2:	b909      	cbnz	r1, 8005ef8 <__lo0bits+0x32>
 8005ef4:	3008      	adds	r0, #8
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	0719      	lsls	r1, r3, #28
 8005efa:	bf04      	itt	eq
 8005efc:	091b      	lsreq	r3, r3, #4
 8005efe:	3004      	addeq	r0, #4
 8005f00:	0799      	lsls	r1, r3, #30
 8005f02:	bf04      	itt	eq
 8005f04:	089b      	lsreq	r3, r3, #2
 8005f06:	3002      	addeq	r0, #2
 8005f08:	07d9      	lsls	r1, r3, #31
 8005f0a:	d403      	bmi.n	8005f14 <__lo0bits+0x4e>
 8005f0c:	085b      	lsrs	r3, r3, #1
 8005f0e:	f100 0001 	add.w	r0, r0, #1
 8005f12:	d003      	beq.n	8005f1c <__lo0bits+0x56>
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	4770      	bx	lr
 8005f18:	2000      	movs	r0, #0
 8005f1a:	4770      	bx	lr
 8005f1c:	2020      	movs	r0, #32
 8005f1e:	4770      	bx	lr

08005f20 <__i2b>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	460c      	mov	r4, r1
 8005f24:	2101      	movs	r1, #1
 8005f26:	f7ff ff07 	bl	8005d38 <_Balloc>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	b928      	cbnz	r0, 8005f3a <__i2b+0x1a>
 8005f2e:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <__i2b+0x24>)
 8005f30:	4805      	ldr	r0, [pc, #20]	@ (8005f48 <__i2b+0x28>)
 8005f32:	f240 1145 	movw	r1, #325	@ 0x145
 8005f36:	f000 fe85 	bl	8006c44 <__assert_func>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	6144      	str	r4, [r0, #20]
 8005f3e:	6103      	str	r3, [r0, #16]
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	bf00      	nop
 8005f44:	080076b8 	.word	0x080076b8
 8005f48:	080076c9 	.word	0x080076c9

08005f4c <__multiply>:
 8005f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f50:	4614      	mov	r4, r2
 8005f52:	690a      	ldr	r2, [r1, #16]
 8005f54:	6923      	ldr	r3, [r4, #16]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	bfa8      	it	ge
 8005f5a:	4623      	movge	r3, r4
 8005f5c:	460f      	mov	r7, r1
 8005f5e:	bfa4      	itt	ge
 8005f60:	460c      	movge	r4, r1
 8005f62:	461f      	movge	r7, r3
 8005f64:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005f68:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005f6c:	68a3      	ldr	r3, [r4, #8]
 8005f6e:	6861      	ldr	r1, [r4, #4]
 8005f70:	eb0a 0609 	add.w	r6, sl, r9
 8005f74:	42b3      	cmp	r3, r6
 8005f76:	b085      	sub	sp, #20
 8005f78:	bfb8      	it	lt
 8005f7a:	3101      	addlt	r1, #1
 8005f7c:	f7ff fedc 	bl	8005d38 <_Balloc>
 8005f80:	b930      	cbnz	r0, 8005f90 <__multiply+0x44>
 8005f82:	4602      	mov	r2, r0
 8005f84:	4b44      	ldr	r3, [pc, #272]	@ (8006098 <__multiply+0x14c>)
 8005f86:	4845      	ldr	r0, [pc, #276]	@ (800609c <__multiply+0x150>)
 8005f88:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005f8c:	f000 fe5a 	bl	8006c44 <__assert_func>
 8005f90:	f100 0514 	add.w	r5, r0, #20
 8005f94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f98:	462b      	mov	r3, r5
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	4543      	cmp	r3, r8
 8005f9e:	d321      	bcc.n	8005fe4 <__multiply+0x98>
 8005fa0:	f107 0114 	add.w	r1, r7, #20
 8005fa4:	f104 0214 	add.w	r2, r4, #20
 8005fa8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005fac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005fb0:	9302      	str	r3, [sp, #8]
 8005fb2:	1b13      	subs	r3, r2, r4
 8005fb4:	3b15      	subs	r3, #21
 8005fb6:	f023 0303 	bic.w	r3, r3, #3
 8005fba:	3304      	adds	r3, #4
 8005fbc:	f104 0715 	add.w	r7, r4, #21
 8005fc0:	42ba      	cmp	r2, r7
 8005fc2:	bf38      	it	cc
 8005fc4:	2304      	movcc	r3, #4
 8005fc6:	9301      	str	r3, [sp, #4]
 8005fc8:	9b02      	ldr	r3, [sp, #8]
 8005fca:	9103      	str	r1, [sp, #12]
 8005fcc:	428b      	cmp	r3, r1
 8005fce:	d80c      	bhi.n	8005fea <__multiply+0x9e>
 8005fd0:	2e00      	cmp	r6, #0
 8005fd2:	dd03      	ble.n	8005fdc <__multiply+0x90>
 8005fd4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d05b      	beq.n	8006094 <__multiply+0x148>
 8005fdc:	6106      	str	r6, [r0, #16]
 8005fde:	b005      	add	sp, #20
 8005fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe4:	f843 2b04 	str.w	r2, [r3], #4
 8005fe8:	e7d8      	b.n	8005f9c <__multiply+0x50>
 8005fea:	f8b1 a000 	ldrh.w	sl, [r1]
 8005fee:	f1ba 0f00 	cmp.w	sl, #0
 8005ff2:	d024      	beq.n	800603e <__multiply+0xf2>
 8005ff4:	f104 0e14 	add.w	lr, r4, #20
 8005ff8:	46a9      	mov	r9, r5
 8005ffa:	f04f 0c00 	mov.w	ip, #0
 8005ffe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006002:	f8d9 3000 	ldr.w	r3, [r9]
 8006006:	fa1f fb87 	uxth.w	fp, r7
 800600a:	b29b      	uxth	r3, r3
 800600c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006010:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006014:	f8d9 7000 	ldr.w	r7, [r9]
 8006018:	4463      	add	r3, ip
 800601a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800601e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006022:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006026:	b29b      	uxth	r3, r3
 8006028:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800602c:	4572      	cmp	r2, lr
 800602e:	f849 3b04 	str.w	r3, [r9], #4
 8006032:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006036:	d8e2      	bhi.n	8005ffe <__multiply+0xb2>
 8006038:	9b01      	ldr	r3, [sp, #4]
 800603a:	f845 c003 	str.w	ip, [r5, r3]
 800603e:	9b03      	ldr	r3, [sp, #12]
 8006040:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006044:	3104      	adds	r1, #4
 8006046:	f1b9 0f00 	cmp.w	r9, #0
 800604a:	d021      	beq.n	8006090 <__multiply+0x144>
 800604c:	682b      	ldr	r3, [r5, #0]
 800604e:	f104 0c14 	add.w	ip, r4, #20
 8006052:	46ae      	mov	lr, r5
 8006054:	f04f 0a00 	mov.w	sl, #0
 8006058:	f8bc b000 	ldrh.w	fp, [ip]
 800605c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006060:	fb09 770b 	mla	r7, r9, fp, r7
 8006064:	4457      	add	r7, sl
 8006066:	b29b      	uxth	r3, r3
 8006068:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800606c:	f84e 3b04 	str.w	r3, [lr], #4
 8006070:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006074:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006078:	f8be 3000 	ldrh.w	r3, [lr]
 800607c:	fb09 330a 	mla	r3, r9, sl, r3
 8006080:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006084:	4562      	cmp	r2, ip
 8006086:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800608a:	d8e5      	bhi.n	8006058 <__multiply+0x10c>
 800608c:	9f01      	ldr	r7, [sp, #4]
 800608e:	51eb      	str	r3, [r5, r7]
 8006090:	3504      	adds	r5, #4
 8006092:	e799      	b.n	8005fc8 <__multiply+0x7c>
 8006094:	3e01      	subs	r6, #1
 8006096:	e79b      	b.n	8005fd0 <__multiply+0x84>
 8006098:	080076b8 	.word	0x080076b8
 800609c:	080076c9 	.word	0x080076c9

080060a0 <__pow5mult>:
 80060a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060a4:	4615      	mov	r5, r2
 80060a6:	f012 0203 	ands.w	r2, r2, #3
 80060aa:	4607      	mov	r7, r0
 80060ac:	460e      	mov	r6, r1
 80060ae:	d007      	beq.n	80060c0 <__pow5mult+0x20>
 80060b0:	4c25      	ldr	r4, [pc, #148]	@ (8006148 <__pow5mult+0xa8>)
 80060b2:	3a01      	subs	r2, #1
 80060b4:	2300      	movs	r3, #0
 80060b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060ba:	f7ff fe9f 	bl	8005dfc <__multadd>
 80060be:	4606      	mov	r6, r0
 80060c0:	10ad      	asrs	r5, r5, #2
 80060c2:	d03d      	beq.n	8006140 <__pow5mult+0xa0>
 80060c4:	69fc      	ldr	r4, [r7, #28]
 80060c6:	b97c      	cbnz	r4, 80060e8 <__pow5mult+0x48>
 80060c8:	2010      	movs	r0, #16
 80060ca:	f7ff fd7f 	bl	8005bcc <malloc>
 80060ce:	4602      	mov	r2, r0
 80060d0:	61f8      	str	r0, [r7, #28]
 80060d2:	b928      	cbnz	r0, 80060e0 <__pow5mult+0x40>
 80060d4:	4b1d      	ldr	r3, [pc, #116]	@ (800614c <__pow5mult+0xac>)
 80060d6:	481e      	ldr	r0, [pc, #120]	@ (8006150 <__pow5mult+0xb0>)
 80060d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80060dc:	f000 fdb2 	bl	8006c44 <__assert_func>
 80060e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060e4:	6004      	str	r4, [r0, #0]
 80060e6:	60c4      	str	r4, [r0, #12]
 80060e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80060ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060f0:	b94c      	cbnz	r4, 8006106 <__pow5mult+0x66>
 80060f2:	f240 2171 	movw	r1, #625	@ 0x271
 80060f6:	4638      	mov	r0, r7
 80060f8:	f7ff ff12 	bl	8005f20 <__i2b>
 80060fc:	2300      	movs	r3, #0
 80060fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006102:	4604      	mov	r4, r0
 8006104:	6003      	str	r3, [r0, #0]
 8006106:	f04f 0900 	mov.w	r9, #0
 800610a:	07eb      	lsls	r3, r5, #31
 800610c:	d50a      	bpl.n	8006124 <__pow5mult+0x84>
 800610e:	4631      	mov	r1, r6
 8006110:	4622      	mov	r2, r4
 8006112:	4638      	mov	r0, r7
 8006114:	f7ff ff1a 	bl	8005f4c <__multiply>
 8006118:	4631      	mov	r1, r6
 800611a:	4680      	mov	r8, r0
 800611c:	4638      	mov	r0, r7
 800611e:	f7ff fe4b 	bl	8005db8 <_Bfree>
 8006122:	4646      	mov	r6, r8
 8006124:	106d      	asrs	r5, r5, #1
 8006126:	d00b      	beq.n	8006140 <__pow5mult+0xa0>
 8006128:	6820      	ldr	r0, [r4, #0]
 800612a:	b938      	cbnz	r0, 800613c <__pow5mult+0x9c>
 800612c:	4622      	mov	r2, r4
 800612e:	4621      	mov	r1, r4
 8006130:	4638      	mov	r0, r7
 8006132:	f7ff ff0b 	bl	8005f4c <__multiply>
 8006136:	6020      	str	r0, [r4, #0]
 8006138:	f8c0 9000 	str.w	r9, [r0]
 800613c:	4604      	mov	r4, r0
 800613e:	e7e4      	b.n	800610a <__pow5mult+0x6a>
 8006140:	4630      	mov	r0, r6
 8006142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006146:	bf00      	nop
 8006148:	08007724 	.word	0x08007724
 800614c:	08007649 	.word	0x08007649
 8006150:	080076c9 	.word	0x080076c9

08006154 <__lshift>:
 8006154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006158:	460c      	mov	r4, r1
 800615a:	6849      	ldr	r1, [r1, #4]
 800615c:	6923      	ldr	r3, [r4, #16]
 800615e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006162:	68a3      	ldr	r3, [r4, #8]
 8006164:	4607      	mov	r7, r0
 8006166:	4691      	mov	r9, r2
 8006168:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800616c:	f108 0601 	add.w	r6, r8, #1
 8006170:	42b3      	cmp	r3, r6
 8006172:	db0b      	blt.n	800618c <__lshift+0x38>
 8006174:	4638      	mov	r0, r7
 8006176:	f7ff fddf 	bl	8005d38 <_Balloc>
 800617a:	4605      	mov	r5, r0
 800617c:	b948      	cbnz	r0, 8006192 <__lshift+0x3e>
 800617e:	4602      	mov	r2, r0
 8006180:	4b28      	ldr	r3, [pc, #160]	@ (8006224 <__lshift+0xd0>)
 8006182:	4829      	ldr	r0, [pc, #164]	@ (8006228 <__lshift+0xd4>)
 8006184:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006188:	f000 fd5c 	bl	8006c44 <__assert_func>
 800618c:	3101      	adds	r1, #1
 800618e:	005b      	lsls	r3, r3, #1
 8006190:	e7ee      	b.n	8006170 <__lshift+0x1c>
 8006192:	2300      	movs	r3, #0
 8006194:	f100 0114 	add.w	r1, r0, #20
 8006198:	f100 0210 	add.w	r2, r0, #16
 800619c:	4618      	mov	r0, r3
 800619e:	4553      	cmp	r3, sl
 80061a0:	db33      	blt.n	800620a <__lshift+0xb6>
 80061a2:	6920      	ldr	r0, [r4, #16]
 80061a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061a8:	f104 0314 	add.w	r3, r4, #20
 80061ac:	f019 091f 	ands.w	r9, r9, #31
 80061b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80061b8:	d02b      	beq.n	8006212 <__lshift+0xbe>
 80061ba:	f1c9 0e20 	rsb	lr, r9, #32
 80061be:	468a      	mov	sl, r1
 80061c0:	2200      	movs	r2, #0
 80061c2:	6818      	ldr	r0, [r3, #0]
 80061c4:	fa00 f009 	lsl.w	r0, r0, r9
 80061c8:	4310      	orrs	r0, r2
 80061ca:	f84a 0b04 	str.w	r0, [sl], #4
 80061ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80061d2:	459c      	cmp	ip, r3
 80061d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80061d8:	d8f3      	bhi.n	80061c2 <__lshift+0x6e>
 80061da:	ebac 0304 	sub.w	r3, ip, r4
 80061de:	3b15      	subs	r3, #21
 80061e0:	f023 0303 	bic.w	r3, r3, #3
 80061e4:	3304      	adds	r3, #4
 80061e6:	f104 0015 	add.w	r0, r4, #21
 80061ea:	4584      	cmp	ip, r0
 80061ec:	bf38      	it	cc
 80061ee:	2304      	movcc	r3, #4
 80061f0:	50ca      	str	r2, [r1, r3]
 80061f2:	b10a      	cbz	r2, 80061f8 <__lshift+0xa4>
 80061f4:	f108 0602 	add.w	r6, r8, #2
 80061f8:	3e01      	subs	r6, #1
 80061fa:	4638      	mov	r0, r7
 80061fc:	612e      	str	r6, [r5, #16]
 80061fe:	4621      	mov	r1, r4
 8006200:	f7ff fdda 	bl	8005db8 <_Bfree>
 8006204:	4628      	mov	r0, r5
 8006206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800620a:	f842 0f04 	str.w	r0, [r2, #4]!
 800620e:	3301      	adds	r3, #1
 8006210:	e7c5      	b.n	800619e <__lshift+0x4a>
 8006212:	3904      	subs	r1, #4
 8006214:	f853 2b04 	ldr.w	r2, [r3], #4
 8006218:	f841 2f04 	str.w	r2, [r1, #4]!
 800621c:	459c      	cmp	ip, r3
 800621e:	d8f9      	bhi.n	8006214 <__lshift+0xc0>
 8006220:	e7ea      	b.n	80061f8 <__lshift+0xa4>
 8006222:	bf00      	nop
 8006224:	080076b8 	.word	0x080076b8
 8006228:	080076c9 	.word	0x080076c9

0800622c <__mcmp>:
 800622c:	690a      	ldr	r2, [r1, #16]
 800622e:	4603      	mov	r3, r0
 8006230:	6900      	ldr	r0, [r0, #16]
 8006232:	1a80      	subs	r0, r0, r2
 8006234:	b530      	push	{r4, r5, lr}
 8006236:	d10e      	bne.n	8006256 <__mcmp+0x2a>
 8006238:	3314      	adds	r3, #20
 800623a:	3114      	adds	r1, #20
 800623c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006240:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006244:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006248:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800624c:	4295      	cmp	r5, r2
 800624e:	d003      	beq.n	8006258 <__mcmp+0x2c>
 8006250:	d205      	bcs.n	800625e <__mcmp+0x32>
 8006252:	f04f 30ff 	mov.w	r0, #4294967295
 8006256:	bd30      	pop	{r4, r5, pc}
 8006258:	42a3      	cmp	r3, r4
 800625a:	d3f3      	bcc.n	8006244 <__mcmp+0x18>
 800625c:	e7fb      	b.n	8006256 <__mcmp+0x2a>
 800625e:	2001      	movs	r0, #1
 8006260:	e7f9      	b.n	8006256 <__mcmp+0x2a>
	...

08006264 <__mdiff>:
 8006264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006268:	4689      	mov	r9, r1
 800626a:	4606      	mov	r6, r0
 800626c:	4611      	mov	r1, r2
 800626e:	4648      	mov	r0, r9
 8006270:	4614      	mov	r4, r2
 8006272:	f7ff ffdb 	bl	800622c <__mcmp>
 8006276:	1e05      	subs	r5, r0, #0
 8006278:	d112      	bne.n	80062a0 <__mdiff+0x3c>
 800627a:	4629      	mov	r1, r5
 800627c:	4630      	mov	r0, r6
 800627e:	f7ff fd5b 	bl	8005d38 <_Balloc>
 8006282:	4602      	mov	r2, r0
 8006284:	b928      	cbnz	r0, 8006292 <__mdiff+0x2e>
 8006286:	4b3f      	ldr	r3, [pc, #252]	@ (8006384 <__mdiff+0x120>)
 8006288:	f240 2137 	movw	r1, #567	@ 0x237
 800628c:	483e      	ldr	r0, [pc, #248]	@ (8006388 <__mdiff+0x124>)
 800628e:	f000 fcd9 	bl	8006c44 <__assert_func>
 8006292:	2301      	movs	r3, #1
 8006294:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006298:	4610      	mov	r0, r2
 800629a:	b003      	add	sp, #12
 800629c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a0:	bfbc      	itt	lt
 80062a2:	464b      	movlt	r3, r9
 80062a4:	46a1      	movlt	r9, r4
 80062a6:	4630      	mov	r0, r6
 80062a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80062ac:	bfba      	itte	lt
 80062ae:	461c      	movlt	r4, r3
 80062b0:	2501      	movlt	r5, #1
 80062b2:	2500      	movge	r5, #0
 80062b4:	f7ff fd40 	bl	8005d38 <_Balloc>
 80062b8:	4602      	mov	r2, r0
 80062ba:	b918      	cbnz	r0, 80062c4 <__mdiff+0x60>
 80062bc:	4b31      	ldr	r3, [pc, #196]	@ (8006384 <__mdiff+0x120>)
 80062be:	f240 2145 	movw	r1, #581	@ 0x245
 80062c2:	e7e3      	b.n	800628c <__mdiff+0x28>
 80062c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80062c8:	6926      	ldr	r6, [r4, #16]
 80062ca:	60c5      	str	r5, [r0, #12]
 80062cc:	f109 0310 	add.w	r3, r9, #16
 80062d0:	f109 0514 	add.w	r5, r9, #20
 80062d4:	f104 0e14 	add.w	lr, r4, #20
 80062d8:	f100 0b14 	add.w	fp, r0, #20
 80062dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80062e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80062e4:	9301      	str	r3, [sp, #4]
 80062e6:	46d9      	mov	r9, fp
 80062e8:	f04f 0c00 	mov.w	ip, #0
 80062ec:	9b01      	ldr	r3, [sp, #4]
 80062ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80062f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80062f6:	9301      	str	r3, [sp, #4]
 80062f8:	fa1f f38a 	uxth.w	r3, sl
 80062fc:	4619      	mov	r1, r3
 80062fe:	b283      	uxth	r3, r0
 8006300:	1acb      	subs	r3, r1, r3
 8006302:	0c00      	lsrs	r0, r0, #16
 8006304:	4463      	add	r3, ip
 8006306:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800630a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800630e:	b29b      	uxth	r3, r3
 8006310:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006314:	4576      	cmp	r6, lr
 8006316:	f849 3b04 	str.w	r3, [r9], #4
 800631a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800631e:	d8e5      	bhi.n	80062ec <__mdiff+0x88>
 8006320:	1b33      	subs	r3, r6, r4
 8006322:	3b15      	subs	r3, #21
 8006324:	f023 0303 	bic.w	r3, r3, #3
 8006328:	3415      	adds	r4, #21
 800632a:	3304      	adds	r3, #4
 800632c:	42a6      	cmp	r6, r4
 800632e:	bf38      	it	cc
 8006330:	2304      	movcc	r3, #4
 8006332:	441d      	add	r5, r3
 8006334:	445b      	add	r3, fp
 8006336:	461e      	mov	r6, r3
 8006338:	462c      	mov	r4, r5
 800633a:	4544      	cmp	r4, r8
 800633c:	d30e      	bcc.n	800635c <__mdiff+0xf8>
 800633e:	f108 0103 	add.w	r1, r8, #3
 8006342:	1b49      	subs	r1, r1, r5
 8006344:	f021 0103 	bic.w	r1, r1, #3
 8006348:	3d03      	subs	r5, #3
 800634a:	45a8      	cmp	r8, r5
 800634c:	bf38      	it	cc
 800634e:	2100      	movcc	r1, #0
 8006350:	440b      	add	r3, r1
 8006352:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006356:	b191      	cbz	r1, 800637e <__mdiff+0x11a>
 8006358:	6117      	str	r7, [r2, #16]
 800635a:	e79d      	b.n	8006298 <__mdiff+0x34>
 800635c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006360:	46e6      	mov	lr, ip
 8006362:	0c08      	lsrs	r0, r1, #16
 8006364:	fa1c fc81 	uxtah	ip, ip, r1
 8006368:	4471      	add	r1, lr
 800636a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800636e:	b289      	uxth	r1, r1
 8006370:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006374:	f846 1b04 	str.w	r1, [r6], #4
 8006378:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800637c:	e7dd      	b.n	800633a <__mdiff+0xd6>
 800637e:	3f01      	subs	r7, #1
 8006380:	e7e7      	b.n	8006352 <__mdiff+0xee>
 8006382:	bf00      	nop
 8006384:	080076b8 	.word	0x080076b8
 8006388:	080076c9 	.word	0x080076c9

0800638c <__d2b>:
 800638c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006390:	460f      	mov	r7, r1
 8006392:	2101      	movs	r1, #1
 8006394:	ec59 8b10 	vmov	r8, r9, d0
 8006398:	4616      	mov	r6, r2
 800639a:	f7ff fccd 	bl	8005d38 <_Balloc>
 800639e:	4604      	mov	r4, r0
 80063a0:	b930      	cbnz	r0, 80063b0 <__d2b+0x24>
 80063a2:	4602      	mov	r2, r0
 80063a4:	4b23      	ldr	r3, [pc, #140]	@ (8006434 <__d2b+0xa8>)
 80063a6:	4824      	ldr	r0, [pc, #144]	@ (8006438 <__d2b+0xac>)
 80063a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80063ac:	f000 fc4a 	bl	8006c44 <__assert_func>
 80063b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063b8:	b10d      	cbz	r5, 80063be <__d2b+0x32>
 80063ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063be:	9301      	str	r3, [sp, #4]
 80063c0:	f1b8 0300 	subs.w	r3, r8, #0
 80063c4:	d023      	beq.n	800640e <__d2b+0x82>
 80063c6:	4668      	mov	r0, sp
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	f7ff fd7c 	bl	8005ec6 <__lo0bits>
 80063ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80063d2:	b1d0      	cbz	r0, 800640a <__d2b+0x7e>
 80063d4:	f1c0 0320 	rsb	r3, r0, #32
 80063d8:	fa02 f303 	lsl.w	r3, r2, r3
 80063dc:	430b      	orrs	r3, r1
 80063de:	40c2      	lsrs	r2, r0
 80063e0:	6163      	str	r3, [r4, #20]
 80063e2:	9201      	str	r2, [sp, #4]
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	61a3      	str	r3, [r4, #24]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	bf0c      	ite	eq
 80063ec:	2201      	moveq	r2, #1
 80063ee:	2202      	movne	r2, #2
 80063f0:	6122      	str	r2, [r4, #16]
 80063f2:	b1a5      	cbz	r5, 800641e <__d2b+0x92>
 80063f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80063f8:	4405      	add	r5, r0
 80063fa:	603d      	str	r5, [r7, #0]
 80063fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006400:	6030      	str	r0, [r6, #0]
 8006402:	4620      	mov	r0, r4
 8006404:	b003      	add	sp, #12
 8006406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800640a:	6161      	str	r1, [r4, #20]
 800640c:	e7ea      	b.n	80063e4 <__d2b+0x58>
 800640e:	a801      	add	r0, sp, #4
 8006410:	f7ff fd59 	bl	8005ec6 <__lo0bits>
 8006414:	9b01      	ldr	r3, [sp, #4]
 8006416:	6163      	str	r3, [r4, #20]
 8006418:	3020      	adds	r0, #32
 800641a:	2201      	movs	r2, #1
 800641c:	e7e8      	b.n	80063f0 <__d2b+0x64>
 800641e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006422:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006426:	6038      	str	r0, [r7, #0]
 8006428:	6918      	ldr	r0, [r3, #16]
 800642a:	f7ff fd2d 	bl	8005e88 <__hi0bits>
 800642e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006432:	e7e5      	b.n	8006400 <__d2b+0x74>
 8006434:	080076b8 	.word	0x080076b8
 8006438:	080076c9 	.word	0x080076c9

0800643c <__ssputs_r>:
 800643c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006440:	688e      	ldr	r6, [r1, #8]
 8006442:	461f      	mov	r7, r3
 8006444:	42be      	cmp	r6, r7
 8006446:	680b      	ldr	r3, [r1, #0]
 8006448:	4682      	mov	sl, r0
 800644a:	460c      	mov	r4, r1
 800644c:	4690      	mov	r8, r2
 800644e:	d82d      	bhi.n	80064ac <__ssputs_r+0x70>
 8006450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006454:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006458:	d026      	beq.n	80064a8 <__ssputs_r+0x6c>
 800645a:	6965      	ldr	r5, [r4, #20]
 800645c:	6909      	ldr	r1, [r1, #16]
 800645e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006462:	eba3 0901 	sub.w	r9, r3, r1
 8006466:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800646a:	1c7b      	adds	r3, r7, #1
 800646c:	444b      	add	r3, r9
 800646e:	106d      	asrs	r5, r5, #1
 8006470:	429d      	cmp	r5, r3
 8006472:	bf38      	it	cc
 8006474:	461d      	movcc	r5, r3
 8006476:	0553      	lsls	r3, r2, #21
 8006478:	d527      	bpl.n	80064ca <__ssputs_r+0x8e>
 800647a:	4629      	mov	r1, r5
 800647c:	f7ff fbd0 	bl	8005c20 <_malloc_r>
 8006480:	4606      	mov	r6, r0
 8006482:	b360      	cbz	r0, 80064de <__ssputs_r+0xa2>
 8006484:	6921      	ldr	r1, [r4, #16]
 8006486:	464a      	mov	r2, r9
 8006488:	f7fe fcf9 	bl	8004e7e <memcpy>
 800648c:	89a3      	ldrh	r3, [r4, #12]
 800648e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006496:	81a3      	strh	r3, [r4, #12]
 8006498:	6126      	str	r6, [r4, #16]
 800649a:	6165      	str	r5, [r4, #20]
 800649c:	444e      	add	r6, r9
 800649e:	eba5 0509 	sub.w	r5, r5, r9
 80064a2:	6026      	str	r6, [r4, #0]
 80064a4:	60a5      	str	r5, [r4, #8]
 80064a6:	463e      	mov	r6, r7
 80064a8:	42be      	cmp	r6, r7
 80064aa:	d900      	bls.n	80064ae <__ssputs_r+0x72>
 80064ac:	463e      	mov	r6, r7
 80064ae:	6820      	ldr	r0, [r4, #0]
 80064b0:	4632      	mov	r2, r6
 80064b2:	4641      	mov	r1, r8
 80064b4:	f000 fb9c 	bl	8006bf0 <memmove>
 80064b8:	68a3      	ldr	r3, [r4, #8]
 80064ba:	1b9b      	subs	r3, r3, r6
 80064bc:	60a3      	str	r3, [r4, #8]
 80064be:	6823      	ldr	r3, [r4, #0]
 80064c0:	4433      	add	r3, r6
 80064c2:	6023      	str	r3, [r4, #0]
 80064c4:	2000      	movs	r0, #0
 80064c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ca:	462a      	mov	r2, r5
 80064cc:	f000 fbfe 	bl	8006ccc <_realloc_r>
 80064d0:	4606      	mov	r6, r0
 80064d2:	2800      	cmp	r0, #0
 80064d4:	d1e0      	bne.n	8006498 <__ssputs_r+0x5c>
 80064d6:	6921      	ldr	r1, [r4, #16]
 80064d8:	4650      	mov	r0, sl
 80064da:	f7ff fb2d 	bl	8005b38 <_free_r>
 80064de:	230c      	movs	r3, #12
 80064e0:	f8ca 3000 	str.w	r3, [sl]
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ea:	81a3      	strh	r3, [r4, #12]
 80064ec:	f04f 30ff 	mov.w	r0, #4294967295
 80064f0:	e7e9      	b.n	80064c6 <__ssputs_r+0x8a>
	...

080064f4 <_svfiprintf_r>:
 80064f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f8:	4698      	mov	r8, r3
 80064fa:	898b      	ldrh	r3, [r1, #12]
 80064fc:	061b      	lsls	r3, r3, #24
 80064fe:	b09d      	sub	sp, #116	@ 0x74
 8006500:	4607      	mov	r7, r0
 8006502:	460d      	mov	r5, r1
 8006504:	4614      	mov	r4, r2
 8006506:	d510      	bpl.n	800652a <_svfiprintf_r+0x36>
 8006508:	690b      	ldr	r3, [r1, #16]
 800650a:	b973      	cbnz	r3, 800652a <_svfiprintf_r+0x36>
 800650c:	2140      	movs	r1, #64	@ 0x40
 800650e:	f7ff fb87 	bl	8005c20 <_malloc_r>
 8006512:	6028      	str	r0, [r5, #0]
 8006514:	6128      	str	r0, [r5, #16]
 8006516:	b930      	cbnz	r0, 8006526 <_svfiprintf_r+0x32>
 8006518:	230c      	movs	r3, #12
 800651a:	603b      	str	r3, [r7, #0]
 800651c:	f04f 30ff 	mov.w	r0, #4294967295
 8006520:	b01d      	add	sp, #116	@ 0x74
 8006522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006526:	2340      	movs	r3, #64	@ 0x40
 8006528:	616b      	str	r3, [r5, #20]
 800652a:	2300      	movs	r3, #0
 800652c:	9309      	str	r3, [sp, #36]	@ 0x24
 800652e:	2320      	movs	r3, #32
 8006530:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006534:	f8cd 800c 	str.w	r8, [sp, #12]
 8006538:	2330      	movs	r3, #48	@ 0x30
 800653a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066d8 <_svfiprintf_r+0x1e4>
 800653e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006542:	f04f 0901 	mov.w	r9, #1
 8006546:	4623      	mov	r3, r4
 8006548:	469a      	mov	sl, r3
 800654a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800654e:	b10a      	cbz	r2, 8006554 <_svfiprintf_r+0x60>
 8006550:	2a25      	cmp	r2, #37	@ 0x25
 8006552:	d1f9      	bne.n	8006548 <_svfiprintf_r+0x54>
 8006554:	ebba 0b04 	subs.w	fp, sl, r4
 8006558:	d00b      	beq.n	8006572 <_svfiprintf_r+0x7e>
 800655a:	465b      	mov	r3, fp
 800655c:	4622      	mov	r2, r4
 800655e:	4629      	mov	r1, r5
 8006560:	4638      	mov	r0, r7
 8006562:	f7ff ff6b 	bl	800643c <__ssputs_r>
 8006566:	3001      	adds	r0, #1
 8006568:	f000 80a7 	beq.w	80066ba <_svfiprintf_r+0x1c6>
 800656c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800656e:	445a      	add	r2, fp
 8006570:	9209      	str	r2, [sp, #36]	@ 0x24
 8006572:	f89a 3000 	ldrb.w	r3, [sl]
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 809f 	beq.w	80066ba <_svfiprintf_r+0x1c6>
 800657c:	2300      	movs	r3, #0
 800657e:	f04f 32ff 	mov.w	r2, #4294967295
 8006582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006586:	f10a 0a01 	add.w	sl, sl, #1
 800658a:	9304      	str	r3, [sp, #16]
 800658c:	9307      	str	r3, [sp, #28]
 800658e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006592:	931a      	str	r3, [sp, #104]	@ 0x68
 8006594:	4654      	mov	r4, sl
 8006596:	2205      	movs	r2, #5
 8006598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800659c:	484e      	ldr	r0, [pc, #312]	@ (80066d8 <_svfiprintf_r+0x1e4>)
 800659e:	f7f9 fe17 	bl	80001d0 <memchr>
 80065a2:	9a04      	ldr	r2, [sp, #16]
 80065a4:	b9d8      	cbnz	r0, 80065de <_svfiprintf_r+0xea>
 80065a6:	06d0      	lsls	r0, r2, #27
 80065a8:	bf44      	itt	mi
 80065aa:	2320      	movmi	r3, #32
 80065ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065b0:	0711      	lsls	r1, r2, #28
 80065b2:	bf44      	itt	mi
 80065b4:	232b      	movmi	r3, #43	@ 0x2b
 80065b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065ba:	f89a 3000 	ldrb.w	r3, [sl]
 80065be:	2b2a      	cmp	r3, #42	@ 0x2a
 80065c0:	d015      	beq.n	80065ee <_svfiprintf_r+0xfa>
 80065c2:	9a07      	ldr	r2, [sp, #28]
 80065c4:	4654      	mov	r4, sl
 80065c6:	2000      	movs	r0, #0
 80065c8:	f04f 0c0a 	mov.w	ip, #10
 80065cc:	4621      	mov	r1, r4
 80065ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065d2:	3b30      	subs	r3, #48	@ 0x30
 80065d4:	2b09      	cmp	r3, #9
 80065d6:	d94b      	bls.n	8006670 <_svfiprintf_r+0x17c>
 80065d8:	b1b0      	cbz	r0, 8006608 <_svfiprintf_r+0x114>
 80065da:	9207      	str	r2, [sp, #28]
 80065dc:	e014      	b.n	8006608 <_svfiprintf_r+0x114>
 80065de:	eba0 0308 	sub.w	r3, r0, r8
 80065e2:	fa09 f303 	lsl.w	r3, r9, r3
 80065e6:	4313      	orrs	r3, r2
 80065e8:	9304      	str	r3, [sp, #16]
 80065ea:	46a2      	mov	sl, r4
 80065ec:	e7d2      	b.n	8006594 <_svfiprintf_r+0xa0>
 80065ee:	9b03      	ldr	r3, [sp, #12]
 80065f0:	1d19      	adds	r1, r3, #4
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	9103      	str	r1, [sp, #12]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	bfbb      	ittet	lt
 80065fa:	425b      	neglt	r3, r3
 80065fc:	f042 0202 	orrlt.w	r2, r2, #2
 8006600:	9307      	strge	r3, [sp, #28]
 8006602:	9307      	strlt	r3, [sp, #28]
 8006604:	bfb8      	it	lt
 8006606:	9204      	strlt	r2, [sp, #16]
 8006608:	7823      	ldrb	r3, [r4, #0]
 800660a:	2b2e      	cmp	r3, #46	@ 0x2e
 800660c:	d10a      	bne.n	8006624 <_svfiprintf_r+0x130>
 800660e:	7863      	ldrb	r3, [r4, #1]
 8006610:	2b2a      	cmp	r3, #42	@ 0x2a
 8006612:	d132      	bne.n	800667a <_svfiprintf_r+0x186>
 8006614:	9b03      	ldr	r3, [sp, #12]
 8006616:	1d1a      	adds	r2, r3, #4
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	9203      	str	r2, [sp, #12]
 800661c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006620:	3402      	adds	r4, #2
 8006622:	9305      	str	r3, [sp, #20]
 8006624:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066e8 <_svfiprintf_r+0x1f4>
 8006628:	7821      	ldrb	r1, [r4, #0]
 800662a:	2203      	movs	r2, #3
 800662c:	4650      	mov	r0, sl
 800662e:	f7f9 fdcf 	bl	80001d0 <memchr>
 8006632:	b138      	cbz	r0, 8006644 <_svfiprintf_r+0x150>
 8006634:	9b04      	ldr	r3, [sp, #16]
 8006636:	eba0 000a 	sub.w	r0, r0, sl
 800663a:	2240      	movs	r2, #64	@ 0x40
 800663c:	4082      	lsls	r2, r0
 800663e:	4313      	orrs	r3, r2
 8006640:	3401      	adds	r4, #1
 8006642:	9304      	str	r3, [sp, #16]
 8006644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006648:	4824      	ldr	r0, [pc, #144]	@ (80066dc <_svfiprintf_r+0x1e8>)
 800664a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800664e:	2206      	movs	r2, #6
 8006650:	f7f9 fdbe 	bl	80001d0 <memchr>
 8006654:	2800      	cmp	r0, #0
 8006656:	d036      	beq.n	80066c6 <_svfiprintf_r+0x1d2>
 8006658:	4b21      	ldr	r3, [pc, #132]	@ (80066e0 <_svfiprintf_r+0x1ec>)
 800665a:	bb1b      	cbnz	r3, 80066a4 <_svfiprintf_r+0x1b0>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	3307      	adds	r3, #7
 8006660:	f023 0307 	bic.w	r3, r3, #7
 8006664:	3308      	adds	r3, #8
 8006666:	9303      	str	r3, [sp, #12]
 8006668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800666a:	4433      	add	r3, r6
 800666c:	9309      	str	r3, [sp, #36]	@ 0x24
 800666e:	e76a      	b.n	8006546 <_svfiprintf_r+0x52>
 8006670:	fb0c 3202 	mla	r2, ip, r2, r3
 8006674:	460c      	mov	r4, r1
 8006676:	2001      	movs	r0, #1
 8006678:	e7a8      	b.n	80065cc <_svfiprintf_r+0xd8>
 800667a:	2300      	movs	r3, #0
 800667c:	3401      	adds	r4, #1
 800667e:	9305      	str	r3, [sp, #20]
 8006680:	4619      	mov	r1, r3
 8006682:	f04f 0c0a 	mov.w	ip, #10
 8006686:	4620      	mov	r0, r4
 8006688:	f810 2b01 	ldrb.w	r2, [r0], #1
 800668c:	3a30      	subs	r2, #48	@ 0x30
 800668e:	2a09      	cmp	r2, #9
 8006690:	d903      	bls.n	800669a <_svfiprintf_r+0x1a6>
 8006692:	2b00      	cmp	r3, #0
 8006694:	d0c6      	beq.n	8006624 <_svfiprintf_r+0x130>
 8006696:	9105      	str	r1, [sp, #20]
 8006698:	e7c4      	b.n	8006624 <_svfiprintf_r+0x130>
 800669a:	fb0c 2101 	mla	r1, ip, r1, r2
 800669e:	4604      	mov	r4, r0
 80066a0:	2301      	movs	r3, #1
 80066a2:	e7f0      	b.n	8006686 <_svfiprintf_r+0x192>
 80066a4:	ab03      	add	r3, sp, #12
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	462a      	mov	r2, r5
 80066aa:	4b0e      	ldr	r3, [pc, #56]	@ (80066e4 <_svfiprintf_r+0x1f0>)
 80066ac:	a904      	add	r1, sp, #16
 80066ae:	4638      	mov	r0, r7
 80066b0:	f7fd fe76 	bl	80043a0 <_printf_float>
 80066b4:	1c42      	adds	r2, r0, #1
 80066b6:	4606      	mov	r6, r0
 80066b8:	d1d6      	bne.n	8006668 <_svfiprintf_r+0x174>
 80066ba:	89ab      	ldrh	r3, [r5, #12]
 80066bc:	065b      	lsls	r3, r3, #25
 80066be:	f53f af2d 	bmi.w	800651c <_svfiprintf_r+0x28>
 80066c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066c4:	e72c      	b.n	8006520 <_svfiprintf_r+0x2c>
 80066c6:	ab03      	add	r3, sp, #12
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	462a      	mov	r2, r5
 80066cc:	4b05      	ldr	r3, [pc, #20]	@ (80066e4 <_svfiprintf_r+0x1f0>)
 80066ce:	a904      	add	r1, sp, #16
 80066d0:	4638      	mov	r0, r7
 80066d2:	f7fe f8fd 	bl	80048d0 <_printf_i>
 80066d6:	e7ed      	b.n	80066b4 <_svfiprintf_r+0x1c0>
 80066d8:	08007820 	.word	0x08007820
 80066dc:	0800782a 	.word	0x0800782a
 80066e0:	080043a1 	.word	0x080043a1
 80066e4:	0800643d 	.word	0x0800643d
 80066e8:	08007826 	.word	0x08007826

080066ec <__sfputc_r>:
 80066ec:	6893      	ldr	r3, [r2, #8]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	b410      	push	{r4}
 80066f4:	6093      	str	r3, [r2, #8]
 80066f6:	da08      	bge.n	800670a <__sfputc_r+0x1e>
 80066f8:	6994      	ldr	r4, [r2, #24]
 80066fa:	42a3      	cmp	r3, r4
 80066fc:	db01      	blt.n	8006702 <__sfputc_r+0x16>
 80066fe:	290a      	cmp	r1, #10
 8006700:	d103      	bne.n	800670a <__sfputc_r+0x1e>
 8006702:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006706:	f000 b9df 	b.w	8006ac8 <__swbuf_r>
 800670a:	6813      	ldr	r3, [r2, #0]
 800670c:	1c58      	adds	r0, r3, #1
 800670e:	6010      	str	r0, [r2, #0]
 8006710:	7019      	strb	r1, [r3, #0]
 8006712:	4608      	mov	r0, r1
 8006714:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006718:	4770      	bx	lr

0800671a <__sfputs_r>:
 800671a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671c:	4606      	mov	r6, r0
 800671e:	460f      	mov	r7, r1
 8006720:	4614      	mov	r4, r2
 8006722:	18d5      	adds	r5, r2, r3
 8006724:	42ac      	cmp	r4, r5
 8006726:	d101      	bne.n	800672c <__sfputs_r+0x12>
 8006728:	2000      	movs	r0, #0
 800672a:	e007      	b.n	800673c <__sfputs_r+0x22>
 800672c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006730:	463a      	mov	r2, r7
 8006732:	4630      	mov	r0, r6
 8006734:	f7ff ffda 	bl	80066ec <__sfputc_r>
 8006738:	1c43      	adds	r3, r0, #1
 800673a:	d1f3      	bne.n	8006724 <__sfputs_r+0xa>
 800673c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006740 <_vfiprintf_r>:
 8006740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006744:	460d      	mov	r5, r1
 8006746:	b09d      	sub	sp, #116	@ 0x74
 8006748:	4614      	mov	r4, r2
 800674a:	4698      	mov	r8, r3
 800674c:	4606      	mov	r6, r0
 800674e:	b118      	cbz	r0, 8006758 <_vfiprintf_r+0x18>
 8006750:	6a03      	ldr	r3, [r0, #32]
 8006752:	b90b      	cbnz	r3, 8006758 <_vfiprintf_r+0x18>
 8006754:	f7fe fa68 	bl	8004c28 <__sinit>
 8006758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800675a:	07d9      	lsls	r1, r3, #31
 800675c:	d405      	bmi.n	800676a <_vfiprintf_r+0x2a>
 800675e:	89ab      	ldrh	r3, [r5, #12]
 8006760:	059a      	lsls	r2, r3, #22
 8006762:	d402      	bmi.n	800676a <_vfiprintf_r+0x2a>
 8006764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006766:	f7fe fb88 	bl	8004e7a <__retarget_lock_acquire_recursive>
 800676a:	89ab      	ldrh	r3, [r5, #12]
 800676c:	071b      	lsls	r3, r3, #28
 800676e:	d501      	bpl.n	8006774 <_vfiprintf_r+0x34>
 8006770:	692b      	ldr	r3, [r5, #16]
 8006772:	b99b      	cbnz	r3, 800679c <_vfiprintf_r+0x5c>
 8006774:	4629      	mov	r1, r5
 8006776:	4630      	mov	r0, r6
 8006778:	f000 f9e4 	bl	8006b44 <__swsetup_r>
 800677c:	b170      	cbz	r0, 800679c <_vfiprintf_r+0x5c>
 800677e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006780:	07dc      	lsls	r4, r3, #31
 8006782:	d504      	bpl.n	800678e <_vfiprintf_r+0x4e>
 8006784:	f04f 30ff 	mov.w	r0, #4294967295
 8006788:	b01d      	add	sp, #116	@ 0x74
 800678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800678e:	89ab      	ldrh	r3, [r5, #12]
 8006790:	0598      	lsls	r0, r3, #22
 8006792:	d4f7      	bmi.n	8006784 <_vfiprintf_r+0x44>
 8006794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006796:	f7fe fb71 	bl	8004e7c <__retarget_lock_release_recursive>
 800679a:	e7f3      	b.n	8006784 <_vfiprintf_r+0x44>
 800679c:	2300      	movs	r3, #0
 800679e:	9309      	str	r3, [sp, #36]	@ 0x24
 80067a0:	2320      	movs	r3, #32
 80067a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80067aa:	2330      	movs	r3, #48	@ 0x30
 80067ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800695c <_vfiprintf_r+0x21c>
 80067b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067b4:	f04f 0901 	mov.w	r9, #1
 80067b8:	4623      	mov	r3, r4
 80067ba:	469a      	mov	sl, r3
 80067bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067c0:	b10a      	cbz	r2, 80067c6 <_vfiprintf_r+0x86>
 80067c2:	2a25      	cmp	r2, #37	@ 0x25
 80067c4:	d1f9      	bne.n	80067ba <_vfiprintf_r+0x7a>
 80067c6:	ebba 0b04 	subs.w	fp, sl, r4
 80067ca:	d00b      	beq.n	80067e4 <_vfiprintf_r+0xa4>
 80067cc:	465b      	mov	r3, fp
 80067ce:	4622      	mov	r2, r4
 80067d0:	4629      	mov	r1, r5
 80067d2:	4630      	mov	r0, r6
 80067d4:	f7ff ffa1 	bl	800671a <__sfputs_r>
 80067d8:	3001      	adds	r0, #1
 80067da:	f000 80a7 	beq.w	800692c <_vfiprintf_r+0x1ec>
 80067de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067e0:	445a      	add	r2, fp
 80067e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80067e4:	f89a 3000 	ldrb.w	r3, [sl]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 809f 	beq.w	800692c <_vfiprintf_r+0x1ec>
 80067ee:	2300      	movs	r3, #0
 80067f0:	f04f 32ff 	mov.w	r2, #4294967295
 80067f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067f8:	f10a 0a01 	add.w	sl, sl, #1
 80067fc:	9304      	str	r3, [sp, #16]
 80067fe:	9307      	str	r3, [sp, #28]
 8006800:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006804:	931a      	str	r3, [sp, #104]	@ 0x68
 8006806:	4654      	mov	r4, sl
 8006808:	2205      	movs	r2, #5
 800680a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800680e:	4853      	ldr	r0, [pc, #332]	@ (800695c <_vfiprintf_r+0x21c>)
 8006810:	f7f9 fcde 	bl	80001d0 <memchr>
 8006814:	9a04      	ldr	r2, [sp, #16]
 8006816:	b9d8      	cbnz	r0, 8006850 <_vfiprintf_r+0x110>
 8006818:	06d1      	lsls	r1, r2, #27
 800681a:	bf44      	itt	mi
 800681c:	2320      	movmi	r3, #32
 800681e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006822:	0713      	lsls	r3, r2, #28
 8006824:	bf44      	itt	mi
 8006826:	232b      	movmi	r3, #43	@ 0x2b
 8006828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800682c:	f89a 3000 	ldrb.w	r3, [sl]
 8006830:	2b2a      	cmp	r3, #42	@ 0x2a
 8006832:	d015      	beq.n	8006860 <_vfiprintf_r+0x120>
 8006834:	9a07      	ldr	r2, [sp, #28]
 8006836:	4654      	mov	r4, sl
 8006838:	2000      	movs	r0, #0
 800683a:	f04f 0c0a 	mov.w	ip, #10
 800683e:	4621      	mov	r1, r4
 8006840:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006844:	3b30      	subs	r3, #48	@ 0x30
 8006846:	2b09      	cmp	r3, #9
 8006848:	d94b      	bls.n	80068e2 <_vfiprintf_r+0x1a2>
 800684a:	b1b0      	cbz	r0, 800687a <_vfiprintf_r+0x13a>
 800684c:	9207      	str	r2, [sp, #28]
 800684e:	e014      	b.n	800687a <_vfiprintf_r+0x13a>
 8006850:	eba0 0308 	sub.w	r3, r0, r8
 8006854:	fa09 f303 	lsl.w	r3, r9, r3
 8006858:	4313      	orrs	r3, r2
 800685a:	9304      	str	r3, [sp, #16]
 800685c:	46a2      	mov	sl, r4
 800685e:	e7d2      	b.n	8006806 <_vfiprintf_r+0xc6>
 8006860:	9b03      	ldr	r3, [sp, #12]
 8006862:	1d19      	adds	r1, r3, #4
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	9103      	str	r1, [sp, #12]
 8006868:	2b00      	cmp	r3, #0
 800686a:	bfbb      	ittet	lt
 800686c:	425b      	neglt	r3, r3
 800686e:	f042 0202 	orrlt.w	r2, r2, #2
 8006872:	9307      	strge	r3, [sp, #28]
 8006874:	9307      	strlt	r3, [sp, #28]
 8006876:	bfb8      	it	lt
 8006878:	9204      	strlt	r2, [sp, #16]
 800687a:	7823      	ldrb	r3, [r4, #0]
 800687c:	2b2e      	cmp	r3, #46	@ 0x2e
 800687e:	d10a      	bne.n	8006896 <_vfiprintf_r+0x156>
 8006880:	7863      	ldrb	r3, [r4, #1]
 8006882:	2b2a      	cmp	r3, #42	@ 0x2a
 8006884:	d132      	bne.n	80068ec <_vfiprintf_r+0x1ac>
 8006886:	9b03      	ldr	r3, [sp, #12]
 8006888:	1d1a      	adds	r2, r3, #4
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	9203      	str	r2, [sp, #12]
 800688e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006892:	3402      	adds	r4, #2
 8006894:	9305      	str	r3, [sp, #20]
 8006896:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800696c <_vfiprintf_r+0x22c>
 800689a:	7821      	ldrb	r1, [r4, #0]
 800689c:	2203      	movs	r2, #3
 800689e:	4650      	mov	r0, sl
 80068a0:	f7f9 fc96 	bl	80001d0 <memchr>
 80068a4:	b138      	cbz	r0, 80068b6 <_vfiprintf_r+0x176>
 80068a6:	9b04      	ldr	r3, [sp, #16]
 80068a8:	eba0 000a 	sub.w	r0, r0, sl
 80068ac:	2240      	movs	r2, #64	@ 0x40
 80068ae:	4082      	lsls	r2, r0
 80068b0:	4313      	orrs	r3, r2
 80068b2:	3401      	adds	r4, #1
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ba:	4829      	ldr	r0, [pc, #164]	@ (8006960 <_vfiprintf_r+0x220>)
 80068bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068c0:	2206      	movs	r2, #6
 80068c2:	f7f9 fc85 	bl	80001d0 <memchr>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	d03f      	beq.n	800694a <_vfiprintf_r+0x20a>
 80068ca:	4b26      	ldr	r3, [pc, #152]	@ (8006964 <_vfiprintf_r+0x224>)
 80068cc:	bb1b      	cbnz	r3, 8006916 <_vfiprintf_r+0x1d6>
 80068ce:	9b03      	ldr	r3, [sp, #12]
 80068d0:	3307      	adds	r3, #7
 80068d2:	f023 0307 	bic.w	r3, r3, #7
 80068d6:	3308      	adds	r3, #8
 80068d8:	9303      	str	r3, [sp, #12]
 80068da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068dc:	443b      	add	r3, r7
 80068de:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e0:	e76a      	b.n	80067b8 <_vfiprintf_r+0x78>
 80068e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80068e6:	460c      	mov	r4, r1
 80068e8:	2001      	movs	r0, #1
 80068ea:	e7a8      	b.n	800683e <_vfiprintf_r+0xfe>
 80068ec:	2300      	movs	r3, #0
 80068ee:	3401      	adds	r4, #1
 80068f0:	9305      	str	r3, [sp, #20]
 80068f2:	4619      	mov	r1, r3
 80068f4:	f04f 0c0a 	mov.w	ip, #10
 80068f8:	4620      	mov	r0, r4
 80068fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068fe:	3a30      	subs	r2, #48	@ 0x30
 8006900:	2a09      	cmp	r2, #9
 8006902:	d903      	bls.n	800690c <_vfiprintf_r+0x1cc>
 8006904:	2b00      	cmp	r3, #0
 8006906:	d0c6      	beq.n	8006896 <_vfiprintf_r+0x156>
 8006908:	9105      	str	r1, [sp, #20]
 800690a:	e7c4      	b.n	8006896 <_vfiprintf_r+0x156>
 800690c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006910:	4604      	mov	r4, r0
 8006912:	2301      	movs	r3, #1
 8006914:	e7f0      	b.n	80068f8 <_vfiprintf_r+0x1b8>
 8006916:	ab03      	add	r3, sp, #12
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	462a      	mov	r2, r5
 800691c:	4b12      	ldr	r3, [pc, #72]	@ (8006968 <_vfiprintf_r+0x228>)
 800691e:	a904      	add	r1, sp, #16
 8006920:	4630      	mov	r0, r6
 8006922:	f7fd fd3d 	bl	80043a0 <_printf_float>
 8006926:	4607      	mov	r7, r0
 8006928:	1c78      	adds	r0, r7, #1
 800692a:	d1d6      	bne.n	80068da <_vfiprintf_r+0x19a>
 800692c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800692e:	07d9      	lsls	r1, r3, #31
 8006930:	d405      	bmi.n	800693e <_vfiprintf_r+0x1fe>
 8006932:	89ab      	ldrh	r3, [r5, #12]
 8006934:	059a      	lsls	r2, r3, #22
 8006936:	d402      	bmi.n	800693e <_vfiprintf_r+0x1fe>
 8006938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800693a:	f7fe fa9f 	bl	8004e7c <__retarget_lock_release_recursive>
 800693e:	89ab      	ldrh	r3, [r5, #12]
 8006940:	065b      	lsls	r3, r3, #25
 8006942:	f53f af1f 	bmi.w	8006784 <_vfiprintf_r+0x44>
 8006946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006948:	e71e      	b.n	8006788 <_vfiprintf_r+0x48>
 800694a:	ab03      	add	r3, sp, #12
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	462a      	mov	r2, r5
 8006950:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <_vfiprintf_r+0x228>)
 8006952:	a904      	add	r1, sp, #16
 8006954:	4630      	mov	r0, r6
 8006956:	f7fd ffbb 	bl	80048d0 <_printf_i>
 800695a:	e7e4      	b.n	8006926 <_vfiprintf_r+0x1e6>
 800695c:	08007820 	.word	0x08007820
 8006960:	0800782a 	.word	0x0800782a
 8006964:	080043a1 	.word	0x080043a1
 8006968:	0800671b 	.word	0x0800671b
 800696c:	08007826 	.word	0x08007826

08006970 <__sflush_r>:
 8006970:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006978:	0716      	lsls	r6, r2, #28
 800697a:	4605      	mov	r5, r0
 800697c:	460c      	mov	r4, r1
 800697e:	d454      	bmi.n	8006a2a <__sflush_r+0xba>
 8006980:	684b      	ldr	r3, [r1, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	dc02      	bgt.n	800698c <__sflush_r+0x1c>
 8006986:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006988:	2b00      	cmp	r3, #0
 800698a:	dd48      	ble.n	8006a1e <__sflush_r+0xae>
 800698c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800698e:	2e00      	cmp	r6, #0
 8006990:	d045      	beq.n	8006a1e <__sflush_r+0xae>
 8006992:	2300      	movs	r3, #0
 8006994:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006998:	682f      	ldr	r7, [r5, #0]
 800699a:	6a21      	ldr	r1, [r4, #32]
 800699c:	602b      	str	r3, [r5, #0]
 800699e:	d030      	beq.n	8006a02 <__sflush_r+0x92>
 80069a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069a2:	89a3      	ldrh	r3, [r4, #12]
 80069a4:	0759      	lsls	r1, r3, #29
 80069a6:	d505      	bpl.n	80069b4 <__sflush_r+0x44>
 80069a8:	6863      	ldr	r3, [r4, #4]
 80069aa:	1ad2      	subs	r2, r2, r3
 80069ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069ae:	b10b      	cbz	r3, 80069b4 <__sflush_r+0x44>
 80069b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069b2:	1ad2      	subs	r2, r2, r3
 80069b4:	2300      	movs	r3, #0
 80069b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069b8:	6a21      	ldr	r1, [r4, #32]
 80069ba:	4628      	mov	r0, r5
 80069bc:	47b0      	blx	r6
 80069be:	1c43      	adds	r3, r0, #1
 80069c0:	89a3      	ldrh	r3, [r4, #12]
 80069c2:	d106      	bne.n	80069d2 <__sflush_r+0x62>
 80069c4:	6829      	ldr	r1, [r5, #0]
 80069c6:	291d      	cmp	r1, #29
 80069c8:	d82b      	bhi.n	8006a22 <__sflush_r+0xb2>
 80069ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006a74 <__sflush_r+0x104>)
 80069cc:	410a      	asrs	r2, r1
 80069ce:	07d6      	lsls	r6, r2, #31
 80069d0:	d427      	bmi.n	8006a22 <__sflush_r+0xb2>
 80069d2:	2200      	movs	r2, #0
 80069d4:	6062      	str	r2, [r4, #4]
 80069d6:	04d9      	lsls	r1, r3, #19
 80069d8:	6922      	ldr	r2, [r4, #16]
 80069da:	6022      	str	r2, [r4, #0]
 80069dc:	d504      	bpl.n	80069e8 <__sflush_r+0x78>
 80069de:	1c42      	adds	r2, r0, #1
 80069e0:	d101      	bne.n	80069e6 <__sflush_r+0x76>
 80069e2:	682b      	ldr	r3, [r5, #0]
 80069e4:	b903      	cbnz	r3, 80069e8 <__sflush_r+0x78>
 80069e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80069e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069ea:	602f      	str	r7, [r5, #0]
 80069ec:	b1b9      	cbz	r1, 8006a1e <__sflush_r+0xae>
 80069ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069f2:	4299      	cmp	r1, r3
 80069f4:	d002      	beq.n	80069fc <__sflush_r+0x8c>
 80069f6:	4628      	mov	r0, r5
 80069f8:	f7ff f89e 	bl	8005b38 <_free_r>
 80069fc:	2300      	movs	r3, #0
 80069fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a00:	e00d      	b.n	8006a1e <__sflush_r+0xae>
 8006a02:	2301      	movs	r3, #1
 8006a04:	4628      	mov	r0, r5
 8006a06:	47b0      	blx	r6
 8006a08:	4602      	mov	r2, r0
 8006a0a:	1c50      	adds	r0, r2, #1
 8006a0c:	d1c9      	bne.n	80069a2 <__sflush_r+0x32>
 8006a0e:	682b      	ldr	r3, [r5, #0]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d0c6      	beq.n	80069a2 <__sflush_r+0x32>
 8006a14:	2b1d      	cmp	r3, #29
 8006a16:	d001      	beq.n	8006a1c <__sflush_r+0xac>
 8006a18:	2b16      	cmp	r3, #22
 8006a1a:	d11e      	bne.n	8006a5a <__sflush_r+0xea>
 8006a1c:	602f      	str	r7, [r5, #0]
 8006a1e:	2000      	movs	r0, #0
 8006a20:	e022      	b.n	8006a68 <__sflush_r+0xf8>
 8006a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a26:	b21b      	sxth	r3, r3
 8006a28:	e01b      	b.n	8006a62 <__sflush_r+0xf2>
 8006a2a:	690f      	ldr	r7, [r1, #16]
 8006a2c:	2f00      	cmp	r7, #0
 8006a2e:	d0f6      	beq.n	8006a1e <__sflush_r+0xae>
 8006a30:	0793      	lsls	r3, r2, #30
 8006a32:	680e      	ldr	r6, [r1, #0]
 8006a34:	bf08      	it	eq
 8006a36:	694b      	ldreq	r3, [r1, #20]
 8006a38:	600f      	str	r7, [r1, #0]
 8006a3a:	bf18      	it	ne
 8006a3c:	2300      	movne	r3, #0
 8006a3e:	eba6 0807 	sub.w	r8, r6, r7
 8006a42:	608b      	str	r3, [r1, #8]
 8006a44:	f1b8 0f00 	cmp.w	r8, #0
 8006a48:	dde9      	ble.n	8006a1e <__sflush_r+0xae>
 8006a4a:	6a21      	ldr	r1, [r4, #32]
 8006a4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a4e:	4643      	mov	r3, r8
 8006a50:	463a      	mov	r2, r7
 8006a52:	4628      	mov	r0, r5
 8006a54:	47b0      	blx	r6
 8006a56:	2800      	cmp	r0, #0
 8006a58:	dc08      	bgt.n	8006a6c <__sflush_r+0xfc>
 8006a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a62:	81a3      	strh	r3, [r4, #12]
 8006a64:	f04f 30ff 	mov.w	r0, #4294967295
 8006a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a6c:	4407      	add	r7, r0
 8006a6e:	eba8 0800 	sub.w	r8, r8, r0
 8006a72:	e7e7      	b.n	8006a44 <__sflush_r+0xd4>
 8006a74:	dfbffffe 	.word	0xdfbffffe

08006a78 <_fflush_r>:
 8006a78:	b538      	push	{r3, r4, r5, lr}
 8006a7a:	690b      	ldr	r3, [r1, #16]
 8006a7c:	4605      	mov	r5, r0
 8006a7e:	460c      	mov	r4, r1
 8006a80:	b913      	cbnz	r3, 8006a88 <_fflush_r+0x10>
 8006a82:	2500      	movs	r5, #0
 8006a84:	4628      	mov	r0, r5
 8006a86:	bd38      	pop	{r3, r4, r5, pc}
 8006a88:	b118      	cbz	r0, 8006a92 <_fflush_r+0x1a>
 8006a8a:	6a03      	ldr	r3, [r0, #32]
 8006a8c:	b90b      	cbnz	r3, 8006a92 <_fflush_r+0x1a>
 8006a8e:	f7fe f8cb 	bl	8004c28 <__sinit>
 8006a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0f3      	beq.n	8006a82 <_fflush_r+0xa>
 8006a9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a9c:	07d0      	lsls	r0, r2, #31
 8006a9e:	d404      	bmi.n	8006aaa <_fflush_r+0x32>
 8006aa0:	0599      	lsls	r1, r3, #22
 8006aa2:	d402      	bmi.n	8006aaa <_fflush_r+0x32>
 8006aa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aa6:	f7fe f9e8 	bl	8004e7a <__retarget_lock_acquire_recursive>
 8006aaa:	4628      	mov	r0, r5
 8006aac:	4621      	mov	r1, r4
 8006aae:	f7ff ff5f 	bl	8006970 <__sflush_r>
 8006ab2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ab4:	07da      	lsls	r2, r3, #31
 8006ab6:	4605      	mov	r5, r0
 8006ab8:	d4e4      	bmi.n	8006a84 <_fflush_r+0xc>
 8006aba:	89a3      	ldrh	r3, [r4, #12]
 8006abc:	059b      	lsls	r3, r3, #22
 8006abe:	d4e1      	bmi.n	8006a84 <_fflush_r+0xc>
 8006ac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ac2:	f7fe f9db 	bl	8004e7c <__retarget_lock_release_recursive>
 8006ac6:	e7dd      	b.n	8006a84 <_fflush_r+0xc>

08006ac8 <__swbuf_r>:
 8006ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aca:	460e      	mov	r6, r1
 8006acc:	4614      	mov	r4, r2
 8006ace:	4605      	mov	r5, r0
 8006ad0:	b118      	cbz	r0, 8006ada <__swbuf_r+0x12>
 8006ad2:	6a03      	ldr	r3, [r0, #32]
 8006ad4:	b90b      	cbnz	r3, 8006ada <__swbuf_r+0x12>
 8006ad6:	f7fe f8a7 	bl	8004c28 <__sinit>
 8006ada:	69a3      	ldr	r3, [r4, #24]
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	89a3      	ldrh	r3, [r4, #12]
 8006ae0:	071a      	lsls	r2, r3, #28
 8006ae2:	d501      	bpl.n	8006ae8 <__swbuf_r+0x20>
 8006ae4:	6923      	ldr	r3, [r4, #16]
 8006ae6:	b943      	cbnz	r3, 8006afa <__swbuf_r+0x32>
 8006ae8:	4621      	mov	r1, r4
 8006aea:	4628      	mov	r0, r5
 8006aec:	f000 f82a 	bl	8006b44 <__swsetup_r>
 8006af0:	b118      	cbz	r0, 8006afa <__swbuf_r+0x32>
 8006af2:	f04f 37ff 	mov.w	r7, #4294967295
 8006af6:	4638      	mov	r0, r7
 8006af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006afa:	6823      	ldr	r3, [r4, #0]
 8006afc:	6922      	ldr	r2, [r4, #16]
 8006afe:	1a98      	subs	r0, r3, r2
 8006b00:	6963      	ldr	r3, [r4, #20]
 8006b02:	b2f6      	uxtb	r6, r6
 8006b04:	4283      	cmp	r3, r0
 8006b06:	4637      	mov	r7, r6
 8006b08:	dc05      	bgt.n	8006b16 <__swbuf_r+0x4e>
 8006b0a:	4621      	mov	r1, r4
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	f7ff ffb3 	bl	8006a78 <_fflush_r>
 8006b12:	2800      	cmp	r0, #0
 8006b14:	d1ed      	bne.n	8006af2 <__swbuf_r+0x2a>
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	60a3      	str	r3, [r4, #8]
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	6022      	str	r2, [r4, #0]
 8006b22:	701e      	strb	r6, [r3, #0]
 8006b24:	6962      	ldr	r2, [r4, #20]
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d004      	beq.n	8006b36 <__swbuf_r+0x6e>
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	07db      	lsls	r3, r3, #31
 8006b30:	d5e1      	bpl.n	8006af6 <__swbuf_r+0x2e>
 8006b32:	2e0a      	cmp	r6, #10
 8006b34:	d1df      	bne.n	8006af6 <__swbuf_r+0x2e>
 8006b36:	4621      	mov	r1, r4
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f7ff ff9d 	bl	8006a78 <_fflush_r>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	d0d9      	beq.n	8006af6 <__swbuf_r+0x2e>
 8006b42:	e7d6      	b.n	8006af2 <__swbuf_r+0x2a>

08006b44 <__swsetup_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	4b29      	ldr	r3, [pc, #164]	@ (8006bec <__swsetup_r+0xa8>)
 8006b48:	4605      	mov	r5, r0
 8006b4a:	6818      	ldr	r0, [r3, #0]
 8006b4c:	460c      	mov	r4, r1
 8006b4e:	b118      	cbz	r0, 8006b58 <__swsetup_r+0x14>
 8006b50:	6a03      	ldr	r3, [r0, #32]
 8006b52:	b90b      	cbnz	r3, 8006b58 <__swsetup_r+0x14>
 8006b54:	f7fe f868 	bl	8004c28 <__sinit>
 8006b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b5c:	0719      	lsls	r1, r3, #28
 8006b5e:	d422      	bmi.n	8006ba6 <__swsetup_r+0x62>
 8006b60:	06da      	lsls	r2, r3, #27
 8006b62:	d407      	bmi.n	8006b74 <__swsetup_r+0x30>
 8006b64:	2209      	movs	r2, #9
 8006b66:	602a      	str	r2, [r5, #0]
 8006b68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b6c:	81a3      	strh	r3, [r4, #12]
 8006b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b72:	e033      	b.n	8006bdc <__swsetup_r+0x98>
 8006b74:	0758      	lsls	r0, r3, #29
 8006b76:	d512      	bpl.n	8006b9e <__swsetup_r+0x5a>
 8006b78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b7a:	b141      	cbz	r1, 8006b8e <__swsetup_r+0x4a>
 8006b7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b80:	4299      	cmp	r1, r3
 8006b82:	d002      	beq.n	8006b8a <__swsetup_r+0x46>
 8006b84:	4628      	mov	r0, r5
 8006b86:	f7fe ffd7 	bl	8005b38 <_free_r>
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b8e:	89a3      	ldrh	r3, [r4, #12]
 8006b90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b94:	81a3      	strh	r3, [r4, #12]
 8006b96:	2300      	movs	r3, #0
 8006b98:	6063      	str	r3, [r4, #4]
 8006b9a:	6923      	ldr	r3, [r4, #16]
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	89a3      	ldrh	r3, [r4, #12]
 8006ba0:	f043 0308 	orr.w	r3, r3, #8
 8006ba4:	81a3      	strh	r3, [r4, #12]
 8006ba6:	6923      	ldr	r3, [r4, #16]
 8006ba8:	b94b      	cbnz	r3, 8006bbe <__swsetup_r+0x7a>
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bb4:	d003      	beq.n	8006bbe <__swsetup_r+0x7a>
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	4628      	mov	r0, r5
 8006bba:	f000 f8fb 	bl	8006db4 <__smakebuf_r>
 8006bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bc2:	f013 0201 	ands.w	r2, r3, #1
 8006bc6:	d00a      	beq.n	8006bde <__swsetup_r+0x9a>
 8006bc8:	2200      	movs	r2, #0
 8006bca:	60a2      	str	r2, [r4, #8]
 8006bcc:	6962      	ldr	r2, [r4, #20]
 8006bce:	4252      	negs	r2, r2
 8006bd0:	61a2      	str	r2, [r4, #24]
 8006bd2:	6922      	ldr	r2, [r4, #16]
 8006bd4:	b942      	cbnz	r2, 8006be8 <__swsetup_r+0xa4>
 8006bd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006bda:	d1c5      	bne.n	8006b68 <__swsetup_r+0x24>
 8006bdc:	bd38      	pop	{r3, r4, r5, pc}
 8006bde:	0799      	lsls	r1, r3, #30
 8006be0:	bf58      	it	pl
 8006be2:	6962      	ldrpl	r2, [r4, #20]
 8006be4:	60a2      	str	r2, [r4, #8]
 8006be6:	e7f4      	b.n	8006bd2 <__swsetup_r+0x8e>
 8006be8:	2000      	movs	r0, #0
 8006bea:	e7f7      	b.n	8006bdc <__swsetup_r+0x98>
 8006bec:	20000028 	.word	0x20000028

08006bf0 <memmove>:
 8006bf0:	4288      	cmp	r0, r1
 8006bf2:	b510      	push	{r4, lr}
 8006bf4:	eb01 0402 	add.w	r4, r1, r2
 8006bf8:	d902      	bls.n	8006c00 <memmove+0x10>
 8006bfa:	4284      	cmp	r4, r0
 8006bfc:	4623      	mov	r3, r4
 8006bfe:	d807      	bhi.n	8006c10 <memmove+0x20>
 8006c00:	1e43      	subs	r3, r0, #1
 8006c02:	42a1      	cmp	r1, r4
 8006c04:	d008      	beq.n	8006c18 <memmove+0x28>
 8006c06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c0e:	e7f8      	b.n	8006c02 <memmove+0x12>
 8006c10:	4402      	add	r2, r0
 8006c12:	4601      	mov	r1, r0
 8006c14:	428a      	cmp	r2, r1
 8006c16:	d100      	bne.n	8006c1a <memmove+0x2a>
 8006c18:	bd10      	pop	{r4, pc}
 8006c1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c22:	e7f7      	b.n	8006c14 <memmove+0x24>

08006c24 <_sbrk_r>:
 8006c24:	b538      	push	{r3, r4, r5, lr}
 8006c26:	4d06      	ldr	r5, [pc, #24]	@ (8006c40 <_sbrk_r+0x1c>)
 8006c28:	2300      	movs	r3, #0
 8006c2a:	4604      	mov	r4, r0
 8006c2c:	4608      	mov	r0, r1
 8006c2e:	602b      	str	r3, [r5, #0]
 8006c30:	f7fb fa38 	bl	80020a4 <_sbrk>
 8006c34:	1c43      	adds	r3, r0, #1
 8006c36:	d102      	bne.n	8006c3e <_sbrk_r+0x1a>
 8006c38:	682b      	ldr	r3, [r5, #0]
 8006c3a:	b103      	cbz	r3, 8006c3e <_sbrk_r+0x1a>
 8006c3c:	6023      	str	r3, [r4, #0]
 8006c3e:	bd38      	pop	{r3, r4, r5, pc}
 8006c40:	20000838 	.word	0x20000838

08006c44 <__assert_func>:
 8006c44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c46:	4614      	mov	r4, r2
 8006c48:	461a      	mov	r2, r3
 8006c4a:	4b09      	ldr	r3, [pc, #36]	@ (8006c70 <__assert_func+0x2c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4605      	mov	r5, r0
 8006c50:	68d8      	ldr	r0, [r3, #12]
 8006c52:	b954      	cbnz	r4, 8006c6a <__assert_func+0x26>
 8006c54:	4b07      	ldr	r3, [pc, #28]	@ (8006c74 <__assert_func+0x30>)
 8006c56:	461c      	mov	r4, r3
 8006c58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c5c:	9100      	str	r1, [sp, #0]
 8006c5e:	462b      	mov	r3, r5
 8006c60:	4905      	ldr	r1, [pc, #20]	@ (8006c78 <__assert_func+0x34>)
 8006c62:	f000 f86f 	bl	8006d44 <fiprintf>
 8006c66:	f000 f903 	bl	8006e70 <abort>
 8006c6a:	4b04      	ldr	r3, [pc, #16]	@ (8006c7c <__assert_func+0x38>)
 8006c6c:	e7f4      	b.n	8006c58 <__assert_func+0x14>
 8006c6e:	bf00      	nop
 8006c70:	20000028 	.word	0x20000028
 8006c74:	08007876 	.word	0x08007876
 8006c78:	08007848 	.word	0x08007848
 8006c7c:	0800783b 	.word	0x0800783b

08006c80 <_calloc_r>:
 8006c80:	b570      	push	{r4, r5, r6, lr}
 8006c82:	fba1 5402 	umull	r5, r4, r1, r2
 8006c86:	b93c      	cbnz	r4, 8006c98 <_calloc_r+0x18>
 8006c88:	4629      	mov	r1, r5
 8006c8a:	f7fe ffc9 	bl	8005c20 <_malloc_r>
 8006c8e:	4606      	mov	r6, r0
 8006c90:	b928      	cbnz	r0, 8006c9e <_calloc_r+0x1e>
 8006c92:	2600      	movs	r6, #0
 8006c94:	4630      	mov	r0, r6
 8006c96:	bd70      	pop	{r4, r5, r6, pc}
 8006c98:	220c      	movs	r2, #12
 8006c9a:	6002      	str	r2, [r0, #0]
 8006c9c:	e7f9      	b.n	8006c92 <_calloc_r+0x12>
 8006c9e:	462a      	mov	r2, r5
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	f7fe f86c 	bl	8004d7e <memset>
 8006ca6:	e7f5      	b.n	8006c94 <_calloc_r+0x14>

08006ca8 <__ascii_mbtowc>:
 8006ca8:	b082      	sub	sp, #8
 8006caa:	b901      	cbnz	r1, 8006cae <__ascii_mbtowc+0x6>
 8006cac:	a901      	add	r1, sp, #4
 8006cae:	b142      	cbz	r2, 8006cc2 <__ascii_mbtowc+0x1a>
 8006cb0:	b14b      	cbz	r3, 8006cc6 <__ascii_mbtowc+0x1e>
 8006cb2:	7813      	ldrb	r3, [r2, #0]
 8006cb4:	600b      	str	r3, [r1, #0]
 8006cb6:	7812      	ldrb	r2, [r2, #0]
 8006cb8:	1e10      	subs	r0, r2, #0
 8006cba:	bf18      	it	ne
 8006cbc:	2001      	movne	r0, #1
 8006cbe:	b002      	add	sp, #8
 8006cc0:	4770      	bx	lr
 8006cc2:	4610      	mov	r0, r2
 8006cc4:	e7fb      	b.n	8006cbe <__ascii_mbtowc+0x16>
 8006cc6:	f06f 0001 	mvn.w	r0, #1
 8006cca:	e7f8      	b.n	8006cbe <__ascii_mbtowc+0x16>

08006ccc <_realloc_r>:
 8006ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd0:	4680      	mov	r8, r0
 8006cd2:	4615      	mov	r5, r2
 8006cd4:	460c      	mov	r4, r1
 8006cd6:	b921      	cbnz	r1, 8006ce2 <_realloc_r+0x16>
 8006cd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cdc:	4611      	mov	r1, r2
 8006cde:	f7fe bf9f 	b.w	8005c20 <_malloc_r>
 8006ce2:	b92a      	cbnz	r2, 8006cf0 <_realloc_r+0x24>
 8006ce4:	f7fe ff28 	bl	8005b38 <_free_r>
 8006ce8:	2400      	movs	r4, #0
 8006cea:	4620      	mov	r0, r4
 8006cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cf0:	f000 f8c5 	bl	8006e7e <_malloc_usable_size_r>
 8006cf4:	4285      	cmp	r5, r0
 8006cf6:	4606      	mov	r6, r0
 8006cf8:	d802      	bhi.n	8006d00 <_realloc_r+0x34>
 8006cfa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006cfe:	d8f4      	bhi.n	8006cea <_realloc_r+0x1e>
 8006d00:	4629      	mov	r1, r5
 8006d02:	4640      	mov	r0, r8
 8006d04:	f7fe ff8c 	bl	8005c20 <_malloc_r>
 8006d08:	4607      	mov	r7, r0
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	d0ec      	beq.n	8006ce8 <_realloc_r+0x1c>
 8006d0e:	42b5      	cmp	r5, r6
 8006d10:	462a      	mov	r2, r5
 8006d12:	4621      	mov	r1, r4
 8006d14:	bf28      	it	cs
 8006d16:	4632      	movcs	r2, r6
 8006d18:	f7fe f8b1 	bl	8004e7e <memcpy>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	4640      	mov	r0, r8
 8006d20:	f7fe ff0a 	bl	8005b38 <_free_r>
 8006d24:	463c      	mov	r4, r7
 8006d26:	e7e0      	b.n	8006cea <_realloc_r+0x1e>

08006d28 <__ascii_wctomb>:
 8006d28:	4603      	mov	r3, r0
 8006d2a:	4608      	mov	r0, r1
 8006d2c:	b141      	cbz	r1, 8006d40 <__ascii_wctomb+0x18>
 8006d2e:	2aff      	cmp	r2, #255	@ 0xff
 8006d30:	d904      	bls.n	8006d3c <__ascii_wctomb+0x14>
 8006d32:	228a      	movs	r2, #138	@ 0x8a
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3a:	4770      	bx	lr
 8006d3c:	700a      	strb	r2, [r1, #0]
 8006d3e:	2001      	movs	r0, #1
 8006d40:	4770      	bx	lr
	...

08006d44 <fiprintf>:
 8006d44:	b40e      	push	{r1, r2, r3}
 8006d46:	b503      	push	{r0, r1, lr}
 8006d48:	4601      	mov	r1, r0
 8006d4a:	ab03      	add	r3, sp, #12
 8006d4c:	4805      	ldr	r0, [pc, #20]	@ (8006d64 <fiprintf+0x20>)
 8006d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d52:	6800      	ldr	r0, [r0, #0]
 8006d54:	9301      	str	r3, [sp, #4]
 8006d56:	f7ff fcf3 	bl	8006740 <_vfiprintf_r>
 8006d5a:	b002      	add	sp, #8
 8006d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d60:	b003      	add	sp, #12
 8006d62:	4770      	bx	lr
 8006d64:	20000028 	.word	0x20000028

08006d68 <__swhatbuf_r>:
 8006d68:	b570      	push	{r4, r5, r6, lr}
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d70:	2900      	cmp	r1, #0
 8006d72:	b096      	sub	sp, #88	@ 0x58
 8006d74:	4615      	mov	r5, r2
 8006d76:	461e      	mov	r6, r3
 8006d78:	da0d      	bge.n	8006d96 <__swhatbuf_r+0x2e>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d80:	f04f 0100 	mov.w	r1, #0
 8006d84:	bf14      	ite	ne
 8006d86:	2340      	movne	r3, #64	@ 0x40
 8006d88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	6031      	str	r1, [r6, #0]
 8006d90:	602b      	str	r3, [r5, #0]
 8006d92:	b016      	add	sp, #88	@ 0x58
 8006d94:	bd70      	pop	{r4, r5, r6, pc}
 8006d96:	466a      	mov	r2, sp
 8006d98:	f000 f848 	bl	8006e2c <_fstat_r>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	dbec      	blt.n	8006d7a <__swhatbuf_r+0x12>
 8006da0:	9901      	ldr	r1, [sp, #4]
 8006da2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006da6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006daa:	4259      	negs	r1, r3
 8006dac:	4159      	adcs	r1, r3
 8006dae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006db2:	e7eb      	b.n	8006d8c <__swhatbuf_r+0x24>

08006db4 <__smakebuf_r>:
 8006db4:	898b      	ldrh	r3, [r1, #12]
 8006db6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006db8:	079d      	lsls	r5, r3, #30
 8006dba:	4606      	mov	r6, r0
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	d507      	bpl.n	8006dd0 <__smakebuf_r+0x1c>
 8006dc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	6123      	str	r3, [r4, #16]
 8006dc8:	2301      	movs	r3, #1
 8006dca:	6163      	str	r3, [r4, #20]
 8006dcc:	b003      	add	sp, #12
 8006dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd0:	ab01      	add	r3, sp, #4
 8006dd2:	466a      	mov	r2, sp
 8006dd4:	f7ff ffc8 	bl	8006d68 <__swhatbuf_r>
 8006dd8:	9f00      	ldr	r7, [sp, #0]
 8006dda:	4605      	mov	r5, r0
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4630      	mov	r0, r6
 8006de0:	f7fe ff1e 	bl	8005c20 <_malloc_r>
 8006de4:	b948      	cbnz	r0, 8006dfa <__smakebuf_r+0x46>
 8006de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dea:	059a      	lsls	r2, r3, #22
 8006dec:	d4ee      	bmi.n	8006dcc <__smakebuf_r+0x18>
 8006dee:	f023 0303 	bic.w	r3, r3, #3
 8006df2:	f043 0302 	orr.w	r3, r3, #2
 8006df6:	81a3      	strh	r3, [r4, #12]
 8006df8:	e7e2      	b.n	8006dc0 <__smakebuf_r+0xc>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	6020      	str	r0, [r4, #0]
 8006dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	9b01      	ldr	r3, [sp, #4]
 8006e06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e0a:	b15b      	cbz	r3, 8006e24 <__smakebuf_r+0x70>
 8006e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e10:	4630      	mov	r0, r6
 8006e12:	f000 f81d 	bl	8006e50 <_isatty_r>
 8006e16:	b128      	cbz	r0, 8006e24 <__smakebuf_r+0x70>
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	f023 0303 	bic.w	r3, r3, #3
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	431d      	orrs	r5, r3
 8006e28:	81a5      	strh	r5, [r4, #12]
 8006e2a:	e7cf      	b.n	8006dcc <__smakebuf_r+0x18>

08006e2c <_fstat_r>:
 8006e2c:	b538      	push	{r3, r4, r5, lr}
 8006e2e:	4d07      	ldr	r5, [pc, #28]	@ (8006e4c <_fstat_r+0x20>)
 8006e30:	2300      	movs	r3, #0
 8006e32:	4604      	mov	r4, r0
 8006e34:	4608      	mov	r0, r1
 8006e36:	4611      	mov	r1, r2
 8006e38:	602b      	str	r3, [r5, #0]
 8006e3a:	f7fb f8fd 	bl	8002038 <_fstat>
 8006e3e:	1c43      	adds	r3, r0, #1
 8006e40:	d102      	bne.n	8006e48 <_fstat_r+0x1c>
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	b103      	cbz	r3, 8006e48 <_fstat_r+0x1c>
 8006e46:	6023      	str	r3, [r4, #0]
 8006e48:	bd38      	pop	{r3, r4, r5, pc}
 8006e4a:	bf00      	nop
 8006e4c:	20000838 	.word	0x20000838

08006e50 <_isatty_r>:
 8006e50:	b538      	push	{r3, r4, r5, lr}
 8006e52:	4d06      	ldr	r5, [pc, #24]	@ (8006e6c <_isatty_r+0x1c>)
 8006e54:	2300      	movs	r3, #0
 8006e56:	4604      	mov	r4, r0
 8006e58:	4608      	mov	r0, r1
 8006e5a:	602b      	str	r3, [r5, #0]
 8006e5c:	f7fb f8fc 	bl	8002058 <_isatty>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_isatty_r+0x1a>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_isatty_r+0x1a>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	20000838 	.word	0x20000838

08006e70 <abort>:
 8006e70:	b508      	push	{r3, lr}
 8006e72:	2006      	movs	r0, #6
 8006e74:	f000 f834 	bl	8006ee0 <raise>
 8006e78:	2001      	movs	r0, #1
 8006e7a:	f7fb f88d 	bl	8001f98 <_exit>

08006e7e <_malloc_usable_size_r>:
 8006e7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e82:	1f18      	subs	r0, r3, #4
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	bfbc      	itt	lt
 8006e88:	580b      	ldrlt	r3, [r1, r0]
 8006e8a:	18c0      	addlt	r0, r0, r3
 8006e8c:	4770      	bx	lr

08006e8e <_raise_r>:
 8006e8e:	291f      	cmp	r1, #31
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	460c      	mov	r4, r1
 8006e96:	d904      	bls.n	8006ea2 <_raise_r+0x14>
 8006e98:	2316      	movs	r3, #22
 8006e9a:	6003      	str	r3, [r0, #0]
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	bd38      	pop	{r3, r4, r5, pc}
 8006ea2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006ea4:	b112      	cbz	r2, 8006eac <_raise_r+0x1e>
 8006ea6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006eaa:	b94b      	cbnz	r3, 8006ec0 <_raise_r+0x32>
 8006eac:	4628      	mov	r0, r5
 8006eae:	f000 f831 	bl	8006f14 <_getpid_r>
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	4601      	mov	r1, r0
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ebc:	f000 b818 	b.w	8006ef0 <_kill_r>
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d00a      	beq.n	8006eda <_raise_r+0x4c>
 8006ec4:	1c59      	adds	r1, r3, #1
 8006ec6:	d103      	bne.n	8006ed0 <_raise_r+0x42>
 8006ec8:	2316      	movs	r3, #22
 8006eca:	6003      	str	r3, [r0, #0]
 8006ecc:	2001      	movs	r0, #1
 8006ece:	e7e7      	b.n	8006ea0 <_raise_r+0x12>
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	4798      	blx	r3
 8006eda:	2000      	movs	r0, #0
 8006edc:	e7e0      	b.n	8006ea0 <_raise_r+0x12>
	...

08006ee0 <raise>:
 8006ee0:	4b02      	ldr	r3, [pc, #8]	@ (8006eec <raise+0xc>)
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	6818      	ldr	r0, [r3, #0]
 8006ee6:	f7ff bfd2 	b.w	8006e8e <_raise_r>
 8006eea:	bf00      	nop
 8006eec:	20000028 	.word	0x20000028

08006ef0 <_kill_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	@ (8006f10 <_kill_r+0x20>)
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	4608      	mov	r0, r1
 8006efa:	4611      	mov	r1, r2
 8006efc:	602b      	str	r3, [r5, #0]
 8006efe:	f7fb f83b 	bl	8001f78 <_kill>
 8006f02:	1c43      	adds	r3, r0, #1
 8006f04:	d102      	bne.n	8006f0c <_kill_r+0x1c>
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	b103      	cbz	r3, 8006f0c <_kill_r+0x1c>
 8006f0a:	6023      	str	r3, [r4, #0]
 8006f0c:	bd38      	pop	{r3, r4, r5, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000838 	.word	0x20000838

08006f14 <_getpid_r>:
 8006f14:	f7fb b828 	b.w	8001f68 <_getpid>

08006f18 <_init>:
 8006f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1a:	bf00      	nop
 8006f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f1e:	bc08      	pop	{r3}
 8006f20:	469e      	mov	lr, r3
 8006f22:	4770      	bx	lr

08006f24 <_fini>:
 8006f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f26:	bf00      	nop
 8006f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f2a:	bc08      	pop	{r3}
 8006f2c:	469e      	mov	lr, r3
 8006f2e:	4770      	bx	lr
