Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\dlerner\Documents\FPGA\EC544_Project\nios2_secure_memory.qsys --block-symbol-file --output-directory=C:\Users\dlerner\Documents\FPGA\EC544_Project\nios2_secure_memory --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading EC544_Project/nios2_secure_memory.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding custom_secure_mem_instructions [secure_memory 1.0]
Progress: Parameterizing module custom_secure_mem_instructions
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_secure_memory.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_secure_memory.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_secure_memory.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\dlerner\Documents\FPGA\EC544_Project\nios2_secure_memory.qsys --synthesis=VERILOG --output-directory=C:\Users\dlerner\Documents\FPGA\EC544_Project\nios2_secure_memory\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading EC544_Project/nios2_secure_memory.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding custom_secure_mem_instructions [secure_memory 1.0]
Progress: Parameterizing module custom_secure_mem_instructions
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_secure_memory.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_secure_memory.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_secure_memory.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_secure_memory: Generating nios2_secure_memory "nios2_secure_memory" for QUARTUS_SYNTH
Info: Interconnect is inserted between master custom_secure_mem_instructions.avalon_master and slave onchip_mem.s2 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master custom_secure_mem_instructions.avalon_master and slave onchip_mem.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: nios2_secure_memory: "No matching role found for custom_secure_mem_instructions:nios_custom_instruction_slave:clk_en (clk_en)"
Warning: nios2_secure_memory: "No matching role found for custom_secure_mem_instructions:nios_custom_instruction_slave:start (start)"
Warning: nios2_secure_memory: "No matching role found for custom_secure_mem_instructions:nios_custom_instruction_slave:done (done)"
Info: cpu: "nios2_secure_memory" instantiated altera_nios2_gen2 "cpu"
Info: custom_secure_mem_instructions: "nios2_secure_memory" instantiated secure_memory "custom_secure_mem_instructions"
Info: jtag_uart: Starting RTL generation for module 'nios2_secure_memory_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_secure_memory_jtag_uart --dir=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0004_jtag_uart_gen//nios2_secure_memory_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_secure_memory_jtag_uart'
Info: jtag_uart: "nios2_secure_memory" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'nios2_secure_memory_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_secure_memory_led_pio --dir=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0005_led_pio_gen//nios2_secure_memory_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'nios2_secure_memory_led_pio'
Info: led_pio: "nios2_secure_memory" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'nios2_secure_memory_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_secure_memory_onchip_mem --dir=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0006_onchip_mem_gen//nios2_secure_memory_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_secure_memory_onchip_mem'
Info: onchip_mem: "nios2_secure_memory" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_secure_memory_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_secure_memory_sys_clk_timer --dir=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0007_sys_clk_timer_gen//nios2_secure_memory_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_secure_memory_sys_clk_timer'
Info: sys_clk_timer: "nios2_secure_memory" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios2_secure_memory" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_custom_instruction_master_translator: "nios2_secure_memory" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_comb_xconnect: "nios2_secure_memory" instantiated altera_customins_xconnect "cpu_custom_instruction_master_comb_xconnect"
Info: cpu_custom_instruction_master_comb_slave_translator0: "nios2_secure_memory" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_comb_slave_translator0"
Info: mm_interconnect_0: "nios2_secure_memory" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "nios2_secure_memory" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "nios2_secure_memory" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_secure_memory" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_secure_memory_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios2_secure_memory_cpu_cpu --dir=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/dlerner/AppData/Local/Temp/alt8735_7863752074014070330.dir/0014_cpu_gen//nios2_secure_memory_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.18 19:57:02 (*) Starting Nios II generation
Info: cpu: # 2021.04.18 19:57:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.18 19:57:02 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.18 19:57:02 (*)     Testbench
Info: cpu: # 2021.04.18 19:57:02 (*)     Instruction decoding
Info: cpu: # 2021.04.18 19:57:02 (*)       Instruction fields
Info: cpu: # 2021.04.18 19:57:02 (*)       Instruction decodes
Info: cpu: # 2021.04.18 19:57:03 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.04.18 19:57:03 (*)       Instruction controls
Info: cpu: # 2021.04.18 19:57:03 (*)     Pipeline frontend
Info: cpu: # 2021.04.18 19:57:03 (*)     Pipeline backend
Info: cpu: # 2021.04.18 19:57:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.18 19:57:04 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.18 19:57:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_secure_memory_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: custom_secure_mem_instructions_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "custom_secure_mem_instructions_avalon_master_translator"
Info: onchip_mem_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_mem_s2_translator"
Info: cpu_data_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: cpu_instruction_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/Users/dlerner/Documents/FPGA/EC544_Project/nios2_secure_memory/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/dlerner/Documents/FPGA/EC544_Project/nios2_secure_memory/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/dlerner/Documents/FPGA/EC544_Project/nios2_secure_memory/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/dlerner/Documents/FPGA/EC544_Project/nios2_secure_memory/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_secure_memory: Done "nios2_secure_memory" with 36 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
