Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Dec 10 15:48:38 2025
| Host         : eecs-digital-38 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   302 |
|    Minimum number of control sets                        |   302 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   770 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   302 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    63 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |     4 |
| >= 16              |   110 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1562 |          543 |
| No           | No                    | Yes                    |             117 |           41 |
| No           | Yes                   | No                     |             474 |          182 |
| Yes          | No                    | No                     |            5112 |         1321 |
| Yes          | No                    | Yes                    |              40 |            9 |
| Yes          | Yes                   | No                     |            2125 |          527 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                    Enable Signal                                                                                                                    |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_addr_posted_cntr_reg_3_sn_1                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/in0                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                 |                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                 |                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                 |                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SS[0]         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[3][0]     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                         | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                                                                                                         |                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              5 |         2.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                   |                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/sel                                                                                                                                                                                                          | design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                             | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                       |                2 |              7 |         3.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                   |                1 |              7 |         7.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/frame_cnt[7]_i_2_n_0                                                                                                                                                                                               | design_1_i/fast_brief_0/inst/mod/frame_cnt[7]_i_1_n_0                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                       | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                       | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                       | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                        | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg_0                                                                                                                                                                     |                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                              | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                             | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                              | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/D2[8]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/D1[8]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                   |                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                           |                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                2 |             10 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]           |                2 |             10 |         5.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/prev_frame_count[9]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1_n_0                                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/brief_inst/E[0]                                                                                                                                                                                                    | design_1_i/fast_brief_0/inst/mod/corner_det_inst/vsync_out                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/corner_det_inst/E[0]                                                                                                                                                                                               | design_1_i/fast_brief_0/inst/mod/corner_det_inst/vsync_out                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/corner_det_inst/corner_x_reg[9][0]                                                                                                                                                                                 | design_1_i/fast_brief_0/inst/mod/corner_det_inst/vsync_out                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                  | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                       |                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/interface_0/inst/interface_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_last_dbeat_reg                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SR[0]                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                       | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                5 |             12 |         2.40 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[4]_i_1_n_0                                                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                          |                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                   | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                          |                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/SS[0]         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                        |                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                        |                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                     |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                |                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                       |                4 |             15 |         3.75 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/delaying_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                 |                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                      |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                      |                4 |             16 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                              | design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |               11 |             20 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |               10 |             20 |         2.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/best_corner_data                                                                                                                                                                                          |                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                            |               10 |             23 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                          |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                      |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                     |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/sel                                                                                                                                                                                                | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel                                                                                                                                                                                                | design_1_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/sel                                                                                                                                                                                                | design_1_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                             | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                              | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                |                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                    |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                  | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                  |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                      | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_reg[3]_0                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                         |                4 |             30 |         7.50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                   | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                  |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                    |                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                    |                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     | design_1_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                  |                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                       |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                               |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                      |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                   |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                  |                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                           |               19 |             38 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                     |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                            |                                                                                                                                                                                                           |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_push_addr_reg1_out                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                |                8 |             44 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                     |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/sig_btt_cntr0 |               13 |             46 |         3.54 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 | design_1_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                |                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |               18 |             53 |         2.94 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/m00_axis_tdata[63]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                           |               15 |             53 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                     |               10 |             56 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                 |                9 |             57 |         6.33 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/match_iterator__0                                                                                                                                                                                         | design_1_i/feature_matcher_0/inst/matcher/match_iterator[10]_i_1_n_0                                                                                                                                      |               28 |             60 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                       |               14 |             63 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                    |                                                                                                                                                                                                           |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                              |                                                                                                                                                                                                           |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/E[0]                                                    |                                                                                                                                                                                                           |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                |                                                                                                                                                                                                           |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                       |               21 |             73 |         3.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |               16 |             73 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |               21 |             78 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_2[0]                                                                                           |               26 |             78 |         3.00 |
|  design_1_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0 |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                           |               43 |            146 |         3.40 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/wr_ptr[9]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                           |               71 |            152 |         2.14 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[0]                                                                                                                          |                                                                                                                                                                                                           |               22 |            216 |         9.82 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/fast_brief_0/inst/mod/corner_det_inst/corner_detected                                                                                                                                                                                    |                                                                                                                                                                                                           |              268 |            278 |         1.04 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/matcher/current_corner[desc][255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                           |               97 |            278 |         2.87 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_384_447_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_0_63_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_128_191_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_64_127_0_2_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_640_703_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_576_639_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_512_575_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_704_767_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_448_511_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_768_831_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_384_447_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_832_895_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_896_959_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_320_383_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_256_319_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_960_1023_0_2_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_192_255_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_128_191_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank1_reg[0][desc]_0_63_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_192_255_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_256_319_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_320_383_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_448_511_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_512_575_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_576_639_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_640_703_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_64_127_0_2_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_704_767_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_768_831_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_832_895_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_896_959_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/feature_matcher_0/inst/mem_bank0_reg[0][desc]_960_1023_0_2_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                           |               93 |            372 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG     |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                           |              110 |            461 |         4.19 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                     |                                                                                                                                                                                                           |              372 |            931 |         2.50 |
|  design_1_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/rgb_to_grayscale_wra_0/inst/vde_out                                                                                                                                                                                                      |                                                                                                                                                                                                           |              612 |           3938 |         6.43 |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


