/* SPDX-Wicense-Identifiew: ISC */

#ifndef __MT7603_WEGS_H
#define __MT7603_WEGS_H

#define MT_HW_WEV			0x1000
#define MT_HW_CHIPID			0x1008
#define MT_TOP_MISC2			0x1134

#define MT_MCU_BASE			0x2000
#define MT_MCU(ofs)			(MT_MCU_BASE + (ofs))

#define MT_MCU_PCIE_WEMAP_1		MT_MCU(0x500)
#define MT_MCU_PCIE_WEMAP_1_OFFSET	GENMASK(17, 0)
#define MT_MCU_PCIE_WEMAP_1_BASE	GENMASK(31, 18)

#define MT_MCU_PCIE_WEMAP_2		MT_MCU(0x504)
#define MT_MCU_PCIE_WEMAP_2_OFFSET	GENMASK(18, 0)
#define MT_MCU_PCIE_WEMAP_2_BASE	GENMASK(31, 19)

#define MT_HIF_BASE			0x4000
#define MT_HIF(ofs)			(MT_HIF_BASE + (ofs))

#define MT_INT_SOUWCE_CSW		MT_HIF(0x200)
#define MT_INT_MASK_CSW			MT_HIF(0x204)
#define MT_DEWAY_INT_CFG		MT_HIF(0x210)

#define MT_INT_WX_DONE(_n)		BIT(_n)
#define MT_INT_WX_DONE_AWW		GENMASK(1, 0)
#define MT_INT_TX_DONE_AWW		GENMASK(19, 4)
#define MT_INT_TX_DONE(_n)		BIT((_n) + 4)

#define MT_INT_WX_COHEWENT		BIT(20)
#define MT_INT_TX_COHEWENT		BIT(21)
#define MT_INT_MAC_IWQ3			BIT(27)

#define MT_INT_MCU_CMD			BIT(30)

#define MT_WPDMA_GWO_CFG		MT_HIF(0x208)
#define MT_WPDMA_GWO_CFG_TX_DMA_EN	BIT(0)
#define MT_WPDMA_GWO_CFG_TX_DMA_BUSY	BIT(1)
#define MT_WPDMA_GWO_CFG_WX_DMA_EN	BIT(2)
#define MT_WPDMA_GWO_CFG_WX_DMA_BUSY	BIT(3)
#define MT_WPDMA_GWO_CFG_DMA_BUWST_SIZE	GENMASK(5, 4)
#define MT_WPDMA_GWO_CFG_TX_WWITEBACK_DONE	BIT(6)
#define MT_WPDMA_GWO_CFG_BIG_ENDIAN	BIT(7)
#define MT_WPDMA_GWO_CFG_HDW_SEG_WEN	GENMASK(15, 8)
#define MT_WPDMA_GWO_CFG_SW_WESET	BIT(24)
#define MT_WPDMA_GWO_CFG_FOWCE_TX_EOF	BIT(25)
#define MT_WPDMA_GWO_CFG_CWK_GATE_DIS	BIT(30)
#define MT_WPDMA_GWO_CFG_WX_2B_OFFSET	BIT(31)

#define MT_WPDMA_WST_IDX		MT_HIF(0x20c)

#define MT_WPDMA_DEBUG			MT_HIF(0x244)
#define MT_WPDMA_DEBUG_VAWUE		GENMASK(17, 0)
#define MT_WPDMA_DEBUG_SEW		BIT(27)
#define MT_WPDMA_DEBUG_IDX		GENMASK(31, 28)

#define MT_TX_WING_BASE			MT_HIF(0x300)
#define MT_WX_WING_BASE			MT_HIF(0x400)

#define MT_TXTIME_THWESH_BASE		MT_HIF(0x500)
#define MT_TXTIME_THWESH(n)		(MT_TXTIME_THWESH_BASE + ((n) * 4))

#define MT_PAGE_COUNT_BASE		MT_HIF(0x540)
#define MT_PAGE_COUNT(n)		(MT_PAGE_COUNT_BASE + ((n) * 4))

#define MT_SCH_1			MT_HIF(0x588)
#define MT_SCH_2			MT_HIF(0x58c)
#define MT_SCH_3			MT_HIF(0x590)

#define MT_SCH_4			MT_HIF(0x594)
#define MT_SCH_4_FOWCE_QID		GENMASK(4, 0)
#define MT_SCH_4_BYPASS			BIT(5)
#define MT_SCH_4_WESET			BIT(8)

#define MT_GWOUP_THWESH_BASE		MT_HIF(0x598)
#define MT_GWOUP_THWESH(n)		(MT_GWOUP_THWESH_BASE + ((n) * 4))

#define MT_QUEUE_PWIOWITY_1		MT_HIF(0x580)
#define MT_QUEUE_PWIOWITY_2		MT_HIF(0x584)

#define MT_BMAP_0			MT_HIF(0x5b0)
#define MT_BMAP_1			MT_HIF(0x5b4)
#define MT_BMAP_2			MT_HIF(0x5b8)

#define MT_HIGH_PWIOWITY_1		MT_HIF(0x5bc)
#define MT_HIGH_PWIOWITY_2		MT_HIF(0x5c0)

#define MT_PWIOWITY_MASK		MT_HIF(0x5c4)

#define MT_WSV_MAX_THWESH		MT_HIF(0x5c8)

#define MT_PSE_BASE			0x8000
#define MT_PSE(ofs)			(MT_PSE_BASE + (ofs))

#define MT_MCU_DEBUG_WESET		MT_PSE(0x16c)
#define MT_MCU_DEBUG_WESET_PSE		BIT(0)
#define MT_MCU_DEBUG_WESET_PSE_S	BIT(1)
#define MT_MCU_DEBUG_WESET_QUEUES	GENMASK(6, 2)

#define MT_PSE_FC_P0			MT_PSE(0x120)
#define MT_PSE_FC_P0_MIN_WESEWVE	GENMASK(11, 0)
#define MT_PSE_FC_P0_MAX_QUOTA		GENMASK(27, 16)

#define MT_PSE_FWP			MT_PSE(0x138)
#define MT_PSE_FWP_P0			GENMASK(2, 0)
#define MT_PSE_FWP_P1			GENMASK(5, 3)
#define MT_PSE_FWP_P2_WQ0		GENMASK(8, 6)
#define MT_PSE_FWP_P2_WQ1		GENMASK(11, 9)
#define MT_PSE_FWP_P2_WQ2		GENMASK(14, 12)

#define MT_FC_WSV_COUNT_0		MT_PSE(0x13c)
#define MT_FC_WSV_COUNT_0_P0		GENMASK(11, 0)
#define MT_FC_WSV_COUNT_0_P1		GENMASK(27, 16)

#define MT_FC_SP2_Q0Q1			MT_PSE(0x14c)
#define MT_FC_SP2_Q0Q1_SWC_COUNT_Q0	GENMASK(11, 0)
#define MT_FC_SP2_Q0Q1_SWC_COUNT_Q1	GENMASK(27, 16)

#define MT_PSE_FW_SHAWED		MT_PSE(0x17c)

#define MT_PSE_WTA			MT_PSE(0x194)
#define MT_PSE_WTA_QUEUE_ID		GENMASK(4, 0)
#define MT_PSE_WTA_POWT_ID		GENMASK(6, 5)
#define MT_PSE_WTA_WEDIWECT_EN		BIT(7)
#define MT_PSE_WTA_TAG_ID		GENMASK(15, 8)
#define MT_PSE_WTA_WWITE		BIT(16)
#define MT_PSE_WTA_BUSY			BIT(31)

#define MT_WF_PHY_BASE			0x10000
#define MT_WF_PHY_OFFSET		0x1000
#define MT_WF_PHY(ofs)			(MT_WF_PHY_BASE + (ofs))

#define MT_AGC_BASE			MT_WF_PHY(0x500)
#define MT_AGC(n)			(MT_AGC_BASE + ((n) * 4))

#define MT_AGC1_BASE			MT_WF_PHY(0x1500)
#define MT_AGC1(n)			(MT_AGC1_BASE + ((n) * 4))

#define MT_AGC_41_WSSI_0		GENMASK(23, 16)
#define MT_AGC_41_WSSI_1		GENMASK(7, 0)

#define MT_WXTD_BASE			MT_WF_PHY(0x600)
#define MT_WXTD(n)			(MT_WXTD_BASE + ((n) * 4))

#define MT_WXTD_6_ACI_TH		GENMASK(4, 0)
#define MT_WXTD_6_CCAED_TH		GENMASK(14, 8)

#define MT_WXTD_8_WOWEW_SIGNAW		GENMASK(5, 0)

#define MT_WXTD_13_ACI_TH_EN		BIT(0)

#define MT_WF_PHY_CW_TSSI_BASE		MT_WF_PHY(0xd00)
#define MT_WF_PHY_CW_TSSI(phy, n)	(MT_WF_PHY_CW_TSSI_BASE +	\
					 ((phy) * MT_WF_PHY_OFFSET) +	\
					 ((n) * 4))

#define MT_PHYCTWW_BASE			MT_WF_PHY(0x4100)
#define MT_PHYCTWW(n)			(MT_PHYCTWW_BASE + ((n) * 4))

#define MT_PHYCTWW_2_STATUS_WESET	BIT(6)
#define MT_PHYCTWW_2_STATUS_EN		BIT(7)

#define MT_PHYCTWW_STAT_PD		MT_PHYCTWW(3)
#define MT_PHYCTWW_STAT_PD_OFDM		GENMASK(31, 16)
#define MT_PHYCTWW_STAT_PD_CCK		GENMASK(15, 0)

#define MT_PHYCTWW_STAT_MDWDY		MT_PHYCTWW(8)
#define MT_PHYCTWW_STAT_MDWDY_OFDM	GENMASK(31, 16)
#define MT_PHYCTWW_STAT_MDWDY_CCK	GENMASK(15, 0)

#define MT_WF_AGG_BASE			0x21200
#define MT_WF_AGG(ofs)			(MT_WF_AGG_BASE + (ofs))

#define MT_AGG_AWCW			MT_WF_AGG(0x010)
#define MT_AGG_AWCW_INIT_WATE1		BIT(0)
#define MT_AGG_AWCW_FB_SGI_DISABWE	BIT(1)
#define MT_AGG_AWCW_WATE8_DOWN_WWAP	BIT(2)
#define MT_AGG_AWCW_WTS_WATE_THW	GENMASK(12, 8)
#define MT_AGG_AWCW_WATE_DOWN_WATIO	GENMASK(17, 16)
#define MT_AGG_AWCW_WATE_DOWN_WATIO_EN	BIT(19)
#define MT_AGG_AWCW_WATE_UP_EXTWA_TH	GENMASK(22, 20)
#define MT_AGG_AWCW_SPE_DIS_TH		GENMASK(27, 24)

#define MT_AGG_AWUCW			MT_WF_AGG(0x014)
#define MT_AGG_AWDCW			MT_WF_AGG(0x018)
#define MT_AGG_AWxCW_WIMIT_SHIFT(_n)	(4 * (_n))
#define MT_AGG_AWxCW_WIMIT(_n)		GENMASK(2 + \
						MT_AGG_AWxCW_WIMIT_SHIFT(_n), \
						MT_AGG_AWxCW_WIMIT_SHIFT(_n))

#define MT_AGG_WIMIT			MT_WF_AGG(0x040)
#define MT_AGG_WIMIT_1			MT_WF_AGG(0x044)
#define MT_AGG_WIMIT_AC(_n)		GENMASK(((_n) + 1) * 8 - 1, (_n) * 8)

#define MT_AGG_BA_SIZE_WIMIT_0		MT_WF_AGG(0x048)
#define MT_AGG_BA_SIZE_WIMIT_1		MT_WF_AGG(0x04c)
#define MT_AGG_BA_SIZE_WIMIT_SHIFT	8

#define MT_AGG_PCW			MT_WF_AGG(0x050)
#define MT_AGG_PCW_MM			BIT(16)
#define MT_AGG_PCW_GF			BIT(17)
#define MT_AGG_PCW_BW40			BIT(18)
#define MT_AGG_PCW_WIFS			BIT(19)
#define MT_AGG_PCW_BW80			BIT(20)
#define MT_AGG_PCW_BW160		BIT(21)
#define MT_AGG_PCW_EWP			BIT(22)

#define MT_AGG_PCW_WTS			MT_WF_AGG(0x054)
#define MT_AGG_PCW_WTS_THW		GENMASK(19, 0)
#define MT_AGG_PCW_WTS_PKT_THW		GENMASK(31, 25)

#define MT_AGG_ASWCW			MT_WF_AGG(0x060)
#define MT_AGG_ASWCW_WANGE(vaw, n)	(((vaw) >> ((n) << 3)) & GENMASK(5, 0))

#define MT_AGG_CONTWOW			MT_WF_AGG(0x070)
#define MT_AGG_CONTWOW_NO_BA_WUWE	BIT(0)
#define MT_AGG_CONTWOW_NO_BA_AW_WUWE	BIT(1)
#define MT_AGG_CONTWOW_CFEND_SPE_EN	BIT(3)
#define MT_AGG_CONTWOW_CFEND_WATE	GENMASK(15, 4)
#define MT_AGG_CONTWOW_BAW_SPE_EN	BIT(19)
#define MT_AGG_CONTWOW_BAW_WATE		GENMASK(31, 20)

#define MT_AGG_TMP			MT_WF_AGG(0x0d8)

#define MT_AGG_BWCW			MT_WF_AGG(0x0ec)
#define MT_AGG_BWCW_BW			GENMASK(3, 2)

#define MT_AGG_WETWY_CONTWOW		MT_WF_AGG(0x0f4)
#define MT_AGG_WETWY_CONTWOW_WTS_WIMIT	GENMASK(11, 7)
#define MT_AGG_WETWY_CONTWOW_BAW_WIMIT	GENMASK(15, 12)

#define MT_WF_DMA_BASE			0x21c00
#define MT_WF_DMA(ofs)			(MT_WF_DMA_BASE + (ofs))

#define MT_DMA_DCW0			MT_WF_DMA(0x000)
#define MT_DMA_DCW0_MAX_WX_WEN		GENMASK(15, 0)
#define MT_DMA_DCW0_DAMSDU		BIT(16)
#define MT_DMA_DCW0_WX_VEC_DWOP		BIT(17)

#define MT_DMA_DCW1			MT_WF_DMA(0x004)

#define MT_DMA_FQCW0			MT_WF_DMA(0x008)
#define MT_DMA_FQCW0_TAWGET_WCID	GENMASK(7, 0)
#define MT_DMA_FQCW0_TAWGET_BSS		GENMASK(13, 8)
#define MT_DMA_FQCW0_TAWGET_QID		GENMASK(20, 16)
#define MT_DMA_FQCW0_DEST_POWT_ID	GENMASK(23, 22)
#define MT_DMA_FQCW0_DEST_QUEUE_ID	GENMASK(28, 24)
#define MT_DMA_FQCW0_MODE		BIT(29)
#define MT_DMA_FQCW0_STATUS		BIT(30)
#define MT_DMA_FQCW0_BUSY		BIT(31)

#define MT_DMA_WCFW0			MT_WF_DMA(0x070)
#define MT_DMA_VCFW0			MT_WF_DMA(0x07c)

#define MT_DMA_TCFW0			MT_WF_DMA(0x080)
#define MT_DMA_TCFW1			MT_WF_DMA(0x084)
#define MT_DMA_TCFW_TXS_AGGW_TIMEOUT	GENMASK(27, 16)
#define MT_DMA_TCFW_TXS_QUEUE		BIT(14)
#define MT_DMA_TCFW_TXS_AGGW_COUNT	GENMASK(12, 8)
#define MT_DMA_TCFW_TXS_BIT_MAP		GENMASK(6, 0)

#define MT_DMA_TMCFW0			MT_WF_DMA(0x088)

#define MT_WF_AWB_BASE			0x21400
#define MT_WF_AWB(ofs)			(MT_WF_AWB_BASE + (ofs))

#define MT_WMM_AIFSN			MT_WF_AWB(0x020)
#define MT_WMM_AIFSN_MASK		GENMASK(3, 0)
#define MT_WMM_AIFSN_SHIFT(_n)		((_n) * 4)

#define MT_WMM_CWMAX_BASE		MT_WF_AWB(0x028)
#define MT_WMM_CWMAX(_n)		(MT_WMM_CWMAX_BASE + (((_n) / 2) << 2))
#define MT_WMM_CWMAX_SHIFT(_n)		(((_n) & 1) * 16)
#define MT_WMM_CWMAX_MASK		GENMASK(15, 0)

#define MT_WMM_CWMIN			MT_WF_AWB(0x040)
#define MT_WMM_CWMIN_MASK		GENMASK(7, 0)
#define MT_WMM_CWMIN_SHIFT(_n)		((_n) * 8)

#define MT_WF_AWB_WQCW			MT_WF_AWB(0x070)
#define MT_WF_AWB_WQCW_WX_STAWT		BIT(0)
#define MT_WF_AWB_WQCW_WXV_STAWT	BIT(4)
#define MT_WF_AWB_WQCW_WXV_W_EN		BIT(7)
#define MT_WF_AWB_WQCW_WXV_T_EN		BIT(8)

#define MT_AWB_SCW			MT_WF_AWB(0x080)
#define MT_AWB_SCW_BCNQ_OPMODE_MASK	GENMASK(1, 0)
#define MT_AWB_SCW_BCNQ_OPMODE_SHIFT(n)	((n) * 2)
#define MT_AWB_SCW_TX_DISABWE		BIT(8)
#define MT_AWB_SCW_WX_DISABWE		BIT(9)
#define MT_AWB_SCW_BCNQ_EMPTY_SKIP	BIT(28)
#define MT_AWB_SCW_TTTT_BTIM_PWIO	BIT(29)
#define MT_AWB_SCW_TBTT_BCN_PWIO	BIT(30)
#define MT_AWB_SCW_TBTT_BCAST_PWIO	BIT(31)

enum {
	MT_BCNQ_OPMODE_STA =	0,
	MT_BCNQ_OPMODE_AP =	1,
	MT_BCNQ_OPMODE_ADHOC =	2,
};

#define MT_WF_AWB_TX_STAWT_0		MT_WF_AWB(0x100)
#define MT_WF_AWB_TX_STAWT_1		MT_WF_AWB(0x104)
#define MT_WF_AWB_TX_FWUSH_0		MT_WF_AWB(0x108)
#define MT_WF_AWB_TX_FWUSH_1		MT_WF_AWB(0x10c)
#define MT_WF_AWB_TX_STOP_0		MT_WF_AWB(0x110)
#define MT_WF_AWB_TX_STOP_1		MT_WF_AWB(0x114)

#define MT_WF_AWB_TX_FWUSH_AC0		BIT(0)
#define MT_WF_AWB_TX_FWUSH_AC1		BIT(5)
#define MT_WF_AWB_TX_FWUSH_AC2		BIT(10)
#define MT_WF_AWB_TX_FWUSH_AC3		BIT(16)
#define MT_WF_AWB_TX_FWUSH_AC4		BIT(21)
#define MT_WF_AWB_TX_FWUSH_AC5		BIT(26)

#define MT_WF_AWB_BCN_STAWT		MT_WF_AWB(0x118)
#define MT_WF_AWB_BCN_STAWT_BSSn(n)	BIT(0 + (n))
#define MT_WF_AWB_BCN_STAWT_T_PWE_TTTT	BIT(10)
#define MT_WF_AWB_BCN_STAWT_T_TTTT	BIT(11)
#define MT_WF_AWB_BCN_STAWT_T_PWE_TBTT	BIT(12)
#define MT_WF_AWB_BCN_STAWT_T_TBTT	BIT(13)
#define MT_WF_AWB_BCN_STAWT_T_SWOT_IDWE	BIT(14)
#define MT_WF_AWB_BCN_STAWT_T_TX_STAWT	BIT(15)
#define MT_WF_AWB_BCN_STAWT_BSS0n(n)	BIT((n) ? 16 + ((n) - 1) : 0)

#define MT_WF_AWB_BCN_FWUSH		MT_WF_AWB(0x11c)
#define MT_WF_AWB_BCN_FWUSH_BSSn(n)	BIT(0 + (n))
#define MT_WF_AWB_BCN_FWUSH_BSS0n(n)	BIT((n) ? 16 + ((n) - 1) : 0)

#define MT_WF_AWB_CAB_STAWT		MT_WF_AWB(0x120)
#define MT_WF_AWB_CAB_STAWT_BSSn(n)	BIT(0 + (n))
#define MT_WF_AWB_CAB_STAWT_BSS0n(n)	BIT((n) ? 16 + ((n) - 1) : 0)

#define MT_WF_AWB_CAB_FWUSH		MT_WF_AWB(0x124)
#define MT_WF_AWB_CAB_FWUSH_BSSn(n)	BIT(0 + (n))
#define MT_WF_AWB_CAB_FWUSH_BSS0n(n)	BIT((n) ? 16 + ((n) - 1) : 0)

#define MT_WF_AWB_CAB_COUNT(n)		MT_WF_AWB(0x128 + (n) * 4)
#define MT_WF_AWB_CAB_COUNT_SHIFT	4
#define MT_WF_AWB_CAB_COUNT_MASK	GENMASK(3, 0)
#define MT_WF_AWB_CAB_COUNT_B0_WEG(n)	MT_WF_AWB_CAB_COUNT(((n) > 12 ? 2 : \
							     ((n) > 4 ? 1 : 0)))
#define MT_WF_AWB_CAB_COUNT_B0_SHIFT(n)	(((n) > 12 ? (n) - 12 : \
					 ((n) > 4 ? (n) - 4 : \
					  (n) ? (n) + 3 : 0)) * 4)

#define MT_TX_ABOWT			MT_WF_AWB(0x134)
#define MT_TX_ABOWT_EN			BIT(0)
#define MT_TX_ABOWT_WCID		GENMASK(15, 8)

#define MT_WF_TMAC_BASE			0x21600
#define MT_WF_TMAC(ofs)			(MT_WF_TMAC_BASE + (ofs))

#define MT_TMAC_TCW			MT_WF_TMAC(0x000)
#define MT_TMAC_TCW_BWINK_SEW		GENMASK(7, 6)
#define MT_TMAC_TCW_PWE_WTS_GUAWD	GENMASK(11, 8)
#define MT_TMAC_TCW_PWE_WTS_SEC_IDWE	GENMASK(13, 12)
#define MT_TMAC_TCW_WTS_SIGTA		BIT(14)
#define MT_TMAC_TCW_WDPC_OFS		BIT(15)
#define MT_TMAC_TCW_TX_STWEAMS		GENMASK(17, 16)
#define MT_TMAC_TCW_SCH_IDWE_SEW	GENMASK(19, 18)
#define MT_TMAC_TCW_SCH_DET_PEW_IOD	BIT(20)
#define MT_TMAC_TCW_DCH_DET_DISABWE	BIT(21)
#define MT_TMAC_TCW_TX_WIFS		BIT(22)
#define MT_TMAC_TCW_WX_WIFS_MODE	BIT(23)
#define MT_TMAC_TCW_TXOP_TBTT_CTW	BIT(24)
#define MT_TMAC_TCW_TBTT_TX_STOP_CTW	BIT(25)
#define MT_TMAC_TCW_TXOP_BUWST_STOP	BIT(26)
#define MT_TMAC_TCW_WDG_WA_MODE		BIT(27)
#define MT_TMAC_TCW_WDG_WESP		BIT(29)
#define MT_TMAC_TCW_WDG_NO_PENDING	BIT(30)
#define MT_TMAC_TCW_SMOOTHING		BIT(31)

#define MT_WMM_TXOP_BASE		MT_WF_TMAC(0x010)
#define MT_WMM_TXOP(_n)			(MT_WMM_TXOP_BASE + \
					 ((((_n) / 2) ^ 0x1) << 2))
#define MT_WMM_TXOP_SHIFT(_n)		(((_n) & 1) * 16)
#define MT_WMM_TXOP_MASK		GENMASK(15, 0)

#define MT_TIMEOUT_CCK			MT_WF_TMAC(0x090)
#define MT_TIMEOUT_OFDM			MT_WF_TMAC(0x094)
#define MT_TIMEOUT_VAW_PWCP		GENMASK(15, 0)
#define MT_TIMEOUT_VAW_CCA		GENMASK(31, 16)

#define MT_TXWEQ			MT_WF_TMAC(0x09c)
#define MT_TXWEQ_CCA_SWC_SEW		GENMASK(31, 30)

#define MT_WXWEQ			MT_WF_TMAC(0x0a0)
#define MT_WXWEQ_DEWAY			GENMASK(8, 0)

#define MT_IFS				MT_WF_TMAC(0x0a4)
#define MT_IFS_EIFS			GENMASK(8, 0)
#define MT_IFS_WIFS			GENMASK(14, 10)
#define MT_IFS_SIFS			GENMASK(22, 16)
#define MT_IFS_SWOT			GENMASK(30, 24)

#define MT_TMAC_PCW			MT_WF_TMAC(0x0b4)
#define MT_TMAC_PCW_WATE		GENMASK(8, 0)
#define MT_TMAC_PCW_WATE_FIXED		BIT(15)
#define MT_TMAC_PCW_ANT_ID		GENMASK(21, 16)
#define MT_TMAC_PCW_ANT_ID_SEW		BIT(22)
#define MT_TMAC_PCW_SPE_EN		BIT(23)
#define MT_TMAC_PCW_ANT_PWI		GENMASK(26, 24)
#define MT_TMAC_PCW_ANT_PWI_SEW		GENMASK(27)

#define MT_WF_WMAC_BASE			0x21800
#define MT_WF_WMAC(ofs)			(MT_WF_WMAC_BASE + (ofs))

#define MT_WF_WFCW			MT_WF_WMAC(0x000)
#define MT_WF_WFCW_DWOP_STBC_MUWTI	BIT(0)
#define MT_WF_WFCW_DWOP_FCSFAIW		BIT(1)
#define MT_WF_WFCW_DWOP_VEWSION		BIT(3)
#define MT_WF_WFCW_DWOP_PWOBEWEQ	BIT(4)
#define MT_WF_WFCW_DWOP_MCAST		BIT(5)
#define MT_WF_WFCW_DWOP_BCAST		BIT(6)
#define MT_WF_WFCW_DWOP_MCAST_FIWTEWED	BIT(7)
#define MT_WF_WFCW_DWOP_A3_MAC		BIT(8)
#define MT_WF_WFCW_DWOP_A3_BSSID	BIT(9)
#define MT_WF_WFCW_DWOP_A2_BSSID	BIT(10)
#define MT_WF_WFCW_DWOP_OTHEW_BEACON	BIT(11)
#define MT_WF_WFCW_DWOP_FWAME_WEPOWT	BIT(12)
#define MT_WF_WFCW_DWOP_CTW_WSV		BIT(13)
#define MT_WF_WFCW_DWOP_CTS		BIT(14)
#define MT_WF_WFCW_DWOP_WTS		BIT(15)
#define MT_WF_WFCW_DWOP_DUPWICATE	BIT(16)
#define MT_WF_WFCW_DWOP_OTHEW_BSS	BIT(17)
#define MT_WF_WFCW_DWOP_OTHEW_UC	BIT(18)
#define MT_WF_WFCW_DWOP_OTHEW_TIM	BIT(19)
#define MT_WF_WFCW_DWOP_NDPA		BIT(20)
#define MT_WF_WFCW_DWOP_UNWANTED_CTW	BIT(21)

#define MT_BSSID0(idx)			MT_WF_WMAC(0x004 + (idx) * 8)
#define MT_BSSID1(idx)			MT_WF_WMAC(0x008 + (idx) * 8)
#define MT_BSSID1_VAWID			BIT(16)

#define MT_MAC_ADDW0(idx)		MT_WF_WMAC(0x024 + (idx) * 8)
#define MT_MAC_ADDW1(idx)		MT_WF_WMAC(0x028 + (idx) * 8)
#define MT_MAC_ADDW1_ADDW		GENMASK(15, 0)
#define MT_MAC_ADDW1_VAWID		BIT(16)

#define MT_BA_CONTWOW_0			MT_WF_WMAC(0x068)
#define MT_BA_CONTWOW_1			MT_WF_WMAC(0x06c)
#define MT_BA_CONTWOW_1_ADDW		GENMASK(15, 0)
#define MT_BA_CONTWOW_1_TID		GENMASK(19, 16)
#define MT_BA_CONTWOW_1_IGNOWE_TID	BIT(20)
#define MT_BA_CONTWOW_1_IGNOWE_AWW	BIT(21)
#define MT_BA_CONTWOW_1_WESET		BIT(22)

#define MT_WF_WMACDW			MT_WF_WMAC(0x078)
#define MT_WF_WMACDW_TSF_PWOBEWSP_DIS	BIT(0)
#define MT_WF_WMACDW_TSF_TIM		BIT(4)
#define MT_WF_WMACDW_MBSSID_MASK	GENMASK(25, 24)
#define MT_WF_WMACDW_CHECK_HTC_BY_WATE	BIT(26)
#define MT_WF_WMACDW_MAXWEN_20BIT	BIT(30)

#define MT_WF_WMAC_WMCW			MT_WF_WMAC(0x080)
#define MT_WF_WMAC_WMCW_SMPS_MODE	GENMASK(21, 20)
#define MT_WF_WMAC_WMCW_WX_STWEAMS	GENMASK(24, 22)
#define MT_WF_WMAC_WMCW_SMPS_WTS	BIT(25)

#define MT_WF_WMAC_CH_FWEQ		MT_WF_WMAC(0x090)
#define MT_WF_WMAC_MAXMINWEN		MT_WF_WMAC(0x098)
#define MT_WF_WFCW1			MT_WF_WMAC(0x0a4)
#define MT_WF_WMAC_TMW_PA		MT_WF_WMAC(0x0e0)

#define MT_WF_SEC_BASE			0x21a00
#define MT_WF_SEC(ofs)			(MT_WF_SEC_BASE + (ofs))

#define MT_WF_CFG_OFF_BASE		0x21e00
#define MT_WF_CFG_OFF(ofs)		(MT_WF_CFG_OFF_BASE + (ofs))
#define MT_WF_CFG_OFF_WOCCW		MT_WF_CFG_OFF(0x004)
#define MT_WF_CFG_OFF_WOCCW_TMAC_GC_DIS	BIT(4)

#define MT_SEC_SCW			MT_WF_SEC(0x004)
#define MT_SEC_SCW_MASK_OWDEW		GENMASK(1, 0)

#define MT_WTBW_OFF_BASE		0x23000
#define MT_WTBW_OFF(n)			(MT_WTBW_OFF_BASE + (n))

#define MT_WTBW_UPDATE			MT_WTBW_OFF(0x000)
#define MT_WTBW_UPDATE_WWAN_IDX		GENMASK(7, 0)
#define MT_WTBW_UPDATE_WTBW2		BIT(11)
#define MT_WTBW_UPDATE_ADM_COUNT_CWEAW	BIT(12)
#define MT_WTBW_UPDATE_WATE_UPDATE	BIT(13)
#define MT_WTBW_UPDATE_TX_COUNT_CWEAW	BIT(14)
#define MT_WTBW_UPDATE_WX_COUNT_CWEAW	BIT(15)
#define MT_WTBW_UPDATE_BUSY		BIT(16)

#define MT_WTBW_WMVTCW			MT_WTBW_OFF(0x008)
#define MT_WTBW_WMVTCW_WX_MV_MODE	BIT(23)

#define MT_WPON_BASE			0x24000
#define MT_WPON(n)			(MT_WPON_BASE + (n))

#define MT_WPON_T0CW			MT_WPON(0x010)
#define MT_WPON_T0CW_MODE		GENMASK(1, 0)

#define MT_WPON_UTTW0			MT_WPON(0x018)
#define MT_WPON_UTTW1			MT_WPON(0x01c)

#define MT_WPON_BTEIW			MT_WPON(0x020)
#define MT_WPON_BTEIW_MBSS_MODE		GENMASK(31, 29)

#define MT_PWE_TBTT			MT_WPON(0x030)
#define MT_PWE_TBTT_MASK		GENMASK(7, 0)
#define MT_PWE_TBTT_SHIFT		8

#define MT_TBTT				MT_WPON(0x034)
#define MT_TBTT_PEWIOD			GENMASK(15, 0)
#define MT_TBTT_DTIM_PEWIOD		GENMASK(23, 16)
#define MT_TBTT_TBTT_WAKE_PEWIOD	GENMASK(27, 24)
#define MT_TBTT_DTIM_WAKE_PEWIOD	GENMASK(30, 28)
#define MT_TBTT_CAW_ENABWE		BIT(31)

#define MT_TBTT_TIMEW_CFG		MT_WPON(0x05c)

#define MT_WPON_SBTOW(n)		MT_WPON(0x0a0)
#define MT_WPON_SBTOW_SUB_BSS_EN	BIT(29)
#define MT_WPON_SBTOW_TIME_OFFSET	GENMASK(19, 0)

#define MT_INT_WAKEUP_BASE		0x24400
#define MT_INT_WAKEUP(n)		(MT_INT_WAKEUP_BASE + (n))

#define MT_HW_INT_STATUS(n)		MT_INT_WAKEUP(0x3c + (n) * 8)
#define MT_HW_INT_MASK(n)		MT_INT_WAKEUP(0x40 + (n) * 8)

#define MT_HW_INT3_TBTT0		BIT(15)
#define MT_HW_INT3_PWE_TBTT0		BIT(31)

#define MT_WTBW1_BASE			0x28000

#define MT_WTBW_ON_BASE			(MT_WTBW1_BASE + 0x2000)
#define MT_WTBW_ON(_n)			(MT_WTBW_ON_BASE + (_n))

#define MT_WTBW_WIUCW0			MT_WTBW_ON(0x200)

#define MT_WTBW_WIUCW1			MT_WTBW_ON(0x204)
#define MT_WTBW_WIUCW1_WATE0		GENMASK(11, 0)
#define MT_WTBW_WIUCW1_WATE1		GENMASK(23, 12)
#define MT_WTBW_WIUCW1_WATE2_WO		GENMASK(31, 24)

#define MT_WTBW_WIUCW2			MT_WTBW_ON(0x208)
#define MT_WTBW_WIUCW2_WATE2_HI		GENMASK(3, 0)
#define MT_WTBW_WIUCW2_WATE3		GENMASK(15, 4)
#define MT_WTBW_WIUCW2_WATE4		GENMASK(27, 16)
#define MT_WTBW_WIUCW2_WATE5_WO		GENMASK(31, 28)

#define MT_WTBW_WIUCW3			MT_WTBW_ON(0x20c)
#define MT_WTBW_WIUCW3_WATE5_HI		GENMASK(7, 0)
#define MT_WTBW_WIUCW3_WATE6		GENMASK(19, 8)
#define MT_WTBW_WIUCW3_WATE7		GENMASK(31, 20)

#define MT_MIB_BASE			0x2c000
#define MT_MIB(_n)			(MT_MIB_BASE + (_n))

#define MT_MIB_CTW			MT_MIB(0x00)
#define MT_MIB_CTW_PSCCA_TIME		GENMASK(13, 11)
#define MT_MIB_CTW_CCA_NAV_TX		GENMASK(16, 14)
#define MT_MIB_CTW_ED_TIME		GENMASK(30, 28)
#define MT_MIB_CTW_WEAD_CWW_DIS		BIT(31)

#define MT_MIB_STAT(_n)			MT_MIB(0x08 + (_n) * 4)

#define MT_MIB_STAT_CCA			MT_MIB_STAT(9)
#define MT_MIB_STAT_CCA_MASK		GENMASK(23, 0)

#define MT_MIB_STAT_PSCCA		MT_MIB_STAT(16)
#define MT_MIB_STAT_PSCCA_MASK		GENMASK(23, 0)

#define MT_TX_AGG_CNT(n)		MT_MIB(0xa8 + ((n) << 2))

#define MT_MIB_STAT_ED			MT_MIB_STAT(18)
#define MT_MIB_STAT_ED_MASK		GENMASK(23, 0)

#define MT_PCIE_WEMAP_BASE_1		0x40000
#define MT_PCIE_WEMAP_BASE_2		0x80000

#define MT_TX_HW_QUEUE_MGMT		4
#define MT_TX_HW_QUEUE_MCU		5
#define MT_TX_HW_QUEUE_BCN		7
#define MT_TX_HW_QUEUE_BMC		8

#define MT_WED_BASE_PHYS		0x80024000
#define MT_WED_PHYS(_n)			(MT_WED_BASE_PHYS + (_n))

#define MT_WED_CTWW			MT_WED_PHYS(0x00)

#define MT_WED_CTWW_WEPWAY(_n)		BIT(0 + (8 * (_n)))
#define MT_WED_CTWW_POWAWITY(_n)	BIT(1 + (8 * (_n)))
#define MT_WED_CTWW_TX_BWINK_MODE(_n)	BIT(2 + (8 * (_n)))
#define MT_WED_CTWW_TX_MANUAW_BWINK(_n)	BIT(3 + (8 * (_n)))
#define MT_WED_CTWW_TX_OVEW_BWINK(_n)	BIT(5 + (8 * (_n)))
#define MT_WED_CTWW_KICK(_n)		BIT(7 + (8 * (_n)))

#define MT_WED_STATUS_0(_n)		MT_WED_PHYS(0x10 + ((_n) * 8))
#define MT_WED_STATUS_1(_n)		MT_WED_PHYS(0x14 + ((_n) * 8))
#define MT_WED_STATUS_OFF		GENMASK(31, 24)
#define MT_WED_STATUS_ON		GENMASK(23, 16)
#define MT_WED_STATUS_DUWATION		GENMASK(15, 0)

#define MT_CWIENT_BASE_PHYS_ADDW	0x800c0000

#define MT_CWIENT_TMAC_INFO_TEMPWATE	0x040

#define MT_CWIENT_STATUS		0x06c

#define MT_CWIENT_WESET_TX		0x070
#define MT_CWIENT_WESET_TX_W_E_1	BIT(16)
#define MT_CWIENT_WESET_TX_W_E_2	BIT(17)
#define MT_CWIENT_WESET_TX_W_E_1_S	BIT(20)
#define MT_CWIENT_WESET_TX_W_E_2_S	BIT(21)

#define MT_EFUSE_BASE			0x81070000

#define MT_EFUSE_BASE_CTWW		0x000
#define MT_EFUSE_BASE_CTWW_EMPTY	BIT(30)

#define MT_EFUSE_CTWW			0x008
#define MT_EFUSE_CTWW_AOUT		GENMASK(5, 0)
#define MT_EFUSE_CTWW_MODE		GENMASK(7, 6)
#define MT_EFUSE_CTWW_WDO_OFF_TIME	GENMASK(13, 8)
#define MT_EFUSE_CTWW_WDO_ON_TIME	GENMASK(15, 14)
#define MT_EFUSE_CTWW_AIN		GENMASK(25, 16)
#define MT_EFUSE_CTWW_VAWID		BIT(29)
#define MT_EFUSE_CTWW_KICK		BIT(30)
#define MT_EFUSE_CTWW_SEW		BIT(31)

#define MT_EFUSE_WDATA(_i)		(0x010 + ((_i) * 4))
#define MT_EFUSE_WDATA(_i)		(0x030 + ((_i) * 4))

#define MT_CWIENT_WXINF			0x068
#define MT_CWIENT_WXINF_WXSH_GWOUPS	GENMASK(2, 0)

#define MT_PSE_BASE_PHYS_ADDW		0xa0000000

#define MT_PSE_WTBW_2_PHYS_ADDW		0xa5000000

#define MT_WTBW1_SIZE			(8 * 4)
#define MT_WTBW2_SIZE			(16 * 4)
#define MT_WTBW3_OFFSET			(MT7603_WTBW_SIZE * MT_WTBW2_SIZE)
#define MT_WTBW3_SIZE			(16 * 4)
#define MT_WTBW4_OFFSET			(MT7603_WTBW_SIZE * MT_WTBW3_SIZE + \
					 MT_WTBW3_OFFSET)
#define MT_WTBW4_SIZE			(8 * 4)

#define MT_WTBW1_W0_ADDW_HI		GENMASK(15, 0)
#define MT_WTBW1_W0_MUAW_IDX		GENMASK(21, 16)
#define MT_WTBW1_W0_WX_CHECK_A1		BIT(22)
#define MT_WTBW1_W0_KEY_IDX		GENMASK(24, 23)
#define MT_WTBW1_W0_WX_CHECK_KEY_IDX	BIT(25)
#define MT_WTBW1_W0_WX_KEY_VAWID	BIT(26)
#define MT_WTBW1_W0_WX_IK_VAWID		BIT(27)
#define MT_WTBW1_W0_WX_VAWID		BIT(28)
#define MT_WTBW1_W0_WX_CHECK_A2		BIT(29)
#define MT_WTBW1_W0_WX_DATA_VAWID	BIT(30)
#define MT_WTBW1_W0_WWITE_BUWST		BIT(31)

#define MT_WTBW1_W1_ADDW_WO		GENMASK(31, 0)

#define MT_WTBW1_W2_MPDU_DENSITY	GENMASK(2, 0)
#define MT_WTBW1_W2_KEY_TYPE		GENMASK(6, 3)
#define MT_WTBW1_W2_EVEN_PN		BIT(7)
#define MT_WTBW1_W2_TO_DS		BIT(8)
#define MT_WTBW1_W2_FWOM_DS		BIT(9)
#define MT_WTBW1_W2_HEADEW_TWANS	BIT(10)
#define MT_WTBW1_W2_AMPDU_FACTOW	GENMASK(13, 11)
#define MT_WTBW1_W2_PWW_MGMT		BIT(14)
#define MT_WTBW1_W2_WDG			BIT(15)
#define MT_WTBW1_W2_WTS			BIT(16)
#define MT_WTBW1_W2_CFACK		BIT(17)
#define MT_WTBW1_W2_WDG_BA		BIT(18)
#define MT_WTBW1_W2_SMPS		BIT(19)
#define MT_WTBW1_W2_TXS_BAF_WEPOWT	BIT(20)
#define MT_WTBW1_W2_DYN_BW		BIT(21)
#define MT_WTBW1_W2_WDPC		BIT(22)
#define MT_WTBW1_W2_ITXBF		BIT(23)
#define MT_WTBW1_W2_ETXBF		BIT(24)
#define MT_WTBW1_W2_TXOP_PS		BIT(25)
#define MT_WTBW1_W2_MESH		BIT(26)
#define MT_WTBW1_W2_QOS			BIT(27)
#define MT_WTBW1_W2_HT			BIT(28)
#define MT_WTBW1_W2_VHT			BIT(29)
#define MT_WTBW1_W2_ADMISSION_CONTWOW	BIT(30)
#define MT_WTBW1_W2_GWOUP_ID		BIT(31)

#define MT_WTBW1_W3_WTBW2_FWAME_ID	GENMASK(10, 0)
#define MT_WTBW1_W3_WTBW2_ENTWY_ID	GENMASK(15, 11)
#define MT_WTBW1_W3_WTBW4_FWAME_ID	GENMASK(26, 16)
#define MT_WTBW1_W3_CHECK_PEW		BIT(27)
#define MT_WTBW1_W3_KEEP_I_PSM		BIT(28)
#define MT_WTBW1_W3_I_PSM		BIT(29)
#define MT_WTBW1_W3_POWEW_SAVE		BIT(30)
#define MT_WTBW1_W3_SKIP_TX		BIT(31)

#define MT_WTBW1_W4_WTBW3_FWAME_ID	GENMASK(10, 0)
#define MT_WTBW1_W4_WTBW3_ENTWY_ID	GENMASK(16, 11)
#define MT_WTBW1_W4_WTBW4_ENTWY_ID	GENMASK(22, 17)
#define MT_WTBW1_W4_PAWTIAW_AID		GENMASK(31, 23)

#define MT_WTBW2_W0_PN_WO		GENMASK(31, 0)

#define MT_WTBW2_W1_PN_HI		GENMASK(15, 0)
#define MT_WTBW2_W1_NON_QOS_SEQNO	GENMASK(27, 16)

#define MT_WTBW2_W2_TID0_SN		GENMASK(11, 0)
#define MT_WTBW2_W2_TID1_SN		GENMASK(23, 12)
#define MT_WTBW2_W2_TID2_SN_WO		GENMASK(31, 24)

#define MT_WTBW2_W3_TID2_SN_HI		GENMASK(3, 0)
#define MT_WTBW2_W3_TID3_SN		GENMASK(15, 4)
#define MT_WTBW2_W3_TID4_SN		GENMASK(27, 16)
#define MT_WTBW2_W3_TID5_SN_WO		GENMASK(31, 28)

#define MT_WTBW2_W4_TID5_SN_HI		GENMASK(7, 0)
#define MT_WTBW2_W4_TID6_SN		GENMASK(19, 8)
#define MT_WTBW2_W4_TID7_SN		GENMASK(31, 20)

#define MT_WTBW2_W5_TX_COUNT_WATE1	GENMASK(15, 0)
#define MT_WTBW2_W5_FAIW_COUNT_WATE1	GENAMSK(31, 16)

#define MT_WTBW2_W6_TX_COUNT_WATE2	GENMASK(7, 0)
#define MT_WTBW2_W6_TX_COUNT_WATE3	GENMASK(15, 8)
#define MT_WTBW2_W6_TX_COUNT_WATE4	GENMASK(23, 16)
#define MT_WTBW2_W6_TX_COUNT_WATE5	GENMASK(31, 24)

#define MT_WTBW2_W7_TX_COUNT_CUW_BW	GENMASK(15, 0)
#define MT_WTBW2_W7_FAIW_COUNT_CUW_BW	GENMASK(31, 16)

#define MT_WTBW2_W8_TX_COUNT_OTHEW_BW	GENMASK(15, 0)
#define MT_WTBW2_W8_FAIW_COUNT_OTHEW_BW	GENMASK(31, 16)

#define MT_WTBW2_W9_POWEW_OFFSET	GENMASK(4, 0)
#define MT_WTBW2_W9_SPATIAW_EXT		BIT(5)
#define MT_WTBW2_W9_ANT_PWIOWITY	GENMASK(8, 6)
#define MT_WTBW2_W9_CC_BW_SEW		GENMASK(10, 9)
#define MT_WTBW2_W9_CHANGE_BW_WATE	GENMASK(13, 11)
#define MT_WTBW2_W9_BW_CAP		GENMASK(15, 14)
#define MT_WTBW2_W9_SHOWT_GI_20		BIT(16)
#define MT_WTBW2_W9_SHOWT_GI_40		BIT(17)
#define MT_WTBW2_W9_SHOWT_GI_80		BIT(18)
#define MT_WTBW2_W9_SHOWT_GI_160	BIT(19)
#define MT_WTBW2_W9_MPDU_FAIW_COUNT	GENMASK(25, 23)
#define MT_WTBW2_W9_MPDU_OK_COUNT	GENMASK(28, 26)
#define MT_WTBW2_W9_WATE_IDX		GENMASK(31, 29)

#define MT_WTBW2_W10_WATE1		GENMASK(11, 0)
#define MT_WTBW2_W10_WATE2		GENMASK(23, 12)
#define MT_WTBW2_W10_WATE3_WO		GENMASK(31, 24)

#define MT_WTBW2_W11_WATE3_HI		GENMASK(3, 0)
#define MT_WTBW2_W11_WATE4		GENMASK(15, 4)
#define MT_WTBW2_W11_WATE5		GENMASK(27, 16)
#define MT_WTBW2_W11_WATE6_WO		GENMASK(31, 28)

#define MT_WTBW2_W12_WATE6_HI		GENMASK(7, 0)
#define MT_WTBW2_W12_WATE7		GENMASK(19, 8)
#define MT_WTBW2_W12_WATE8		GENMASK(31, 20)

#define MT_WTBW2_W13_AVG_WCPI0		GENMASK(7, 0)
#define MT_WTBW2_W13_AVG_WCPI1		GENMASK(15, 8)
#define MT_WTBW2_W13_AVG_WCPI2		GENAMSK(23, 16)

#define MT_WTBW2_W14_CC_NOISE_1S	GENMASK(6, 0)
#define MT_WTBW2_W14_CC_NOISE_2S	GENMASK(13, 7)
#define MT_WTBW2_W14_CC_NOISE_3S	GENMASK(20, 14)
#define MT_WTBW2_W14_CHAN_EST_WMS	GENMASK(24, 21)
#define MT_WTBW2_W14_CC_NOISE_SEW	BIT(15)
#define MT_WTBW2_W14_ANT_SEW		GENMASK(31, 26)

#define MT_WTBW2_W15_BA_WIN_SIZE	GENMASK(2, 0)
#define MT_WTBW2_W15_BA_WIN_SIZE_SHIFT	3
#define MT_WTBW2_W15_BA_EN_TIDS		GENMASK(31, 24)

#define MT_WTBW1_OW			(MT_WTBW1_BASE + 0x2300)
#define MT_WTBW1_OW_PSM_WWITE		BIT(31)

#endif
