Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.59 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: TopUnit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopUnit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopUnit"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopUnit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TopUnit.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/AlarmFSM is now defined in a different file.  It was defined in "C:/Documents and Settings/s169s4b1/Desktop/Lab9A/../FINAL/AlarmFSM_D_Struct.vhd", and is now defined in "C:/Documents and Settings/s169s4b1/Desktop/FINAL/AlarmFSM_D_Struct.vhd".
WARNING:HDLParsers:3607 - Unit work/AlarmFSM/AlarmFSM_D_Struct is now defined in a different file.  It was defined in "C:/Documents and Settings/s169s4b1/Desktop/Lab9A/../FINAL/AlarmFSM_D_Struct.vhd", and is now defined in "C:/Documents and Settings/s169s4b1/Desktop/FINAL/AlarmFSM_D_Struct.vhd".
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/FINAL/D_FF.vhd" in Library work.
Entity <D_FF> compiled.
Entity <D_FF> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/Experiment7/Comparator2Bit.vhd" in Library work.
Entity <Comparator2Bit> compiled.
Entity <Comparator2Bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/Experiment6/Exp6/encoder.vhd" in Library work.
Entity <encoder> compiled.
Entity <encoder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/FINAL/BCDto7.vhd" in Library work.
Entity <BCDto7> compiled.
Entity <BCDto7> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/Experiment7/Procedure4.vhd" in Library work.
Entity <Procedure4> compiled.
Entity <Procedure4> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/FINAL/AlarmFSM_D_Struct.vhd" in Library work.
Architecture alarmfsm_d_struct of Entity alarmfsm is up to date.
Compiling vhdl file "C:/Documents and Settings/s169s4b1/Desktop/Lab9A/TopUnit.vhd" in Library work.
Entity <topunit> compiled.
Entity <TopUnit> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopUnit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <encoder> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BCDto7> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Procedure4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <AlarmFSM> in library <work> (architecture <alarmfsm_d_struct>).

Analyzing hierarchy for entity <Comparator2Bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <D_FF> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopUnit> in library <work> (Architecture <Behavioral>).
Entity <TopUnit> analyzed. Unit <TopUnit> generated.

Analyzing Entity <encoder> in library <work> (Architecture <Behavioral>).
Entity <encoder> analyzed. Unit <encoder> generated.

Analyzing Entity <BCDto7> in library <work> (Architecture <Behavioral>).
Entity <BCDto7> analyzed. Unit <BCDto7> generated.

Analyzing Entity <Procedure4> in library <work> (Architecture <Behavioral>).
Entity <Procedure4> analyzed. Unit <Procedure4> generated.

Analyzing Entity <Comparator2Bit> in library <work> (Architecture <Behavioral>).
Entity <Comparator2Bit> analyzed. Unit <Comparator2Bit> generated.

Analyzing Entity <AlarmFSM> in library <work> (Architecture <alarmfsm_d_struct>).
WARNING:Xst:753 - "C:/Documents and Settings/s169s4b1/Desktop/FINAL/AlarmFSM_D_Struct.vhd" line 50: Unconnected output port 'Qnot' of component 'D_FF'.
Entity <AlarmFSM> analyzed. Unit <AlarmFSM> generated.

Analyzing Entity <D_FF> in library <work> (Architecture <Behavioral>).
Entity <D_FF> analyzed. Unit <D_FF> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <encoder>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/Experiment6/Exp6/encoder.vhd".
Unit <encoder> synthesized.


Synthesizing Unit <BCDto7>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/FINAL/BCDto7.vhd".
    Found 16x7-bit ROM for signal <display>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDto7> synthesized.


Synthesizing Unit <Comparator2Bit>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/Experiment7/Comparator2Bit.vhd".
    Found 1-bit xor2 for signal <AeqB$xor0000>.
    Found 1-bit xor2 for signal <AeqB$xor0001>.
Unit <Comparator2Bit> synthesized.


Synthesizing Unit <D_FF>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/FINAL/D_FF.vhd".
    Found 1-bit register for signal <Qnot>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <D_FF> synthesized.


Synthesizing Unit <Procedure4>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/Experiment7/Procedure4.vhd".
Unit <Procedure4> synthesized.


Synthesizing Unit <AlarmFSM>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/FINAL/AlarmFSM_D_Struct.vhd".
WARNING:Xst:1780 - Signal <Q0not> is never used or assigned.
    Found 1-bit xor2 for signal <Sys_Armed>.
Unit <AlarmFSM> synthesized.


Synthesizing Unit <TopUnit>.
    Related source file is "C:/Documents and Settings/s169s4b1/Desktop/Lab9A/TopUnit.vhd".
Unit <TopUnit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 4
 1-bit register                                        : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\ISE91.
WARNING:Xst:2677 - Node <Qnot> of sequential type is unconnected in block <D0_ff>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <AlarmFSMthing/D0_ff/Qnot> of sequential type is unconnected in block <TopUnit>.

Optimizing unit <TopUnit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopUnit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopUnit.ngr
Top Level Output File Name         : TopUnit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 13
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 6
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      FDR                         : 2
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 8
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       6  out of   4656     0%  
 Number of Slice Flip Flops:             3  out of   9312     0%  
 Number of 4 input LUTs:                11  out of   9312     0%  
 Number of IOs:                         23
 Number of bonded IOBs:                 23  out of    232     9%  
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MCLK                               | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.263ns (Maximum Frequency: 306.466MHz)
   Minimum input arrival time before clock: 5.423ns
   Maximum output required time after clock: 5.795ns
   Maximum combinational path delay: 6.485ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MCLK'
  Clock period: 3.263ns (frequency: 306.466MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               3.263ns (Levels of Logic = 1)
  Source:            AlarmFSMthing/D0_ff/Q (FF)
  Destination:       AlarmFSMthing/D1_ff/Qnot (FF)
  Source Clock:      MCLK rising
  Destination Clock: MCLK rising

  Data Path: AlarmFSMthing/D0_ff/Q to AlarmFSMthing/D1_ff/Qnot
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             5   0.591   0.637  AlarmFSMthing/D0_ff/Q (AlarmFSMthing/D0_ff/Q)
     LUT4:I3->O            1   0.704   0.420  AlarmFSMthing/D1 (AlarmFSMthing/D1)
     FDR:R                     0.911          AlarmFSMthing/D1_ff/Qnot
    ----------------------------------------
    Total                      3.263ns (2.206ns logic, 1.057ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MCLK'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              5.423ns (Levels of Logic = 3)
  Source:            Btns<3> (PAD)
  Destination:       AlarmFSMthing/D1_ff/Qnot (FF)
  Destination Clock: MCLK rising

  Data Path: Btns<3> to AlarmFSMthing/D1_ff/Qnot
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  Btns_3_IBUF (Btns_3_IBUF)
     LUT4:I0->O            2   0.704   0.622  AlarmFSMthing/D1_SW0 (N11)
     LUT4:I0->O            1   0.704   0.420  AlarmFSMthing/D1 (AlarmFSMthing/D1)
     FDR:R                     0.911          AlarmFSMthing/D1_ff/Qnot
    ----------------------------------------
    Total                      5.423ns (3.537ns logic, 1.886ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MCLK'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            AlarmFSMthing/D0_ff/Q (FF)
  Destination:       SYS_ARMED (PAD)
  Source Clock:      MCLK rising

  Data Path: AlarmFSMthing/D0_ff/Q to SYS_ARMED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             5   0.591   0.808  AlarmFSMthing/D0_ff/Q (AlarmFSMthing/D0_ff/Q)
     LUT2:I0->O            1   0.704   0.420  AlarmFSMthing/Mxor_Sys_Armed_Result1 (SYS_ARMED_OBUF)
     OBUF:I->O                 3.272          SYS_ARMED_OBUF (SYS_ARMED)
    ----------------------------------------
    Total                      5.795ns (4.567ns logic, 1.228ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 6
-------------------------------------------------------------------------
Delay:               6.485ns (Levels of Logic = 3)
  Source:            Btns<2> (PAD)
  Destination:       Cs<6> (PAD)

  Data Path: Btns<2> to Cs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  Btns_2_IBUF (Btns_2_IBUF)
     LUT4:I0->O            2   0.704   0.447  BCDto7dec/Mrom_display71 (BCDto7dec/Mrom_display6)
     OBUF:I->O                 3.272          Cs_6_OBUF (Cs<6>)
    ----------------------------------------
    Total                      6.485ns (5.194ns logic, 1.291ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
CPU : 13.39 / 14.06 s | Elapsed : 14.00 / 15.00 s
 
--> 

Total memory usage is 158080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

