Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Salukat\Development\Software\AnalogDevices\AD9361\hdl\projects\spin_sensor\spin_sensor_receiver.qsys --block-symbol-file --output-directory=D:\Salukat\Development\Software\AnalogDevices\AD9361\hdl\projects\spin_sensor\spin_sensor_receiver --family="Cyclone V" --part=5CEBA4F23C8
Progress: Loading spin_sensor/spin_sensor_receiver.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Salukat\Development\Software\AnalogDevices\AD9361\hdl\projects\spin_sensor\spin_sensor_receiver.qsys --synthesis=VERILOG --output-directory=D:\Salukat\Development\Software\AnalogDevices\AD9361\hdl\projects\spin_sensor\spin_sensor_receiver\synthesis --family="Cyclone V" --part=5CEBA4F23C8
Progress: Loading spin_sensor/spin_sensor_receiver.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spin_sensor_receiver: Generating spin_sensor_receiver "spin_sensor_receiver" for QUARTUS_SYNTH
Info: spin_sensor_receiver: Done "spin_sensor_receiver" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
