<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Xiaolin Xu</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div> <class="menu-category">  <img class="menu" src="./image/neulogo.png" width="166px" align="center">
</div>
<div class="menu-item"><a href="index.html" class="current">Home</a></div>
<div class="menu-item"><a href="group.html">Group</a></div>
<div class="menu-item"><a href="publication.html">Publications</a></div>
<div class="menu-item"><a href="teaching.html">Teaching</a></div>
<div class="menu-item"><a href="service.html">Service</a></div>
<div class="menu-item"><a href="funding.html">Funding</a></div>
</td>
<td id="layout-content">
<p><a href="https://scholar.google.com/citations?hl=en&amp;user=U6TRlVgAAAAJ&amp;view_op=list_works&amp;sortby=pubdate">Google scholar.</a> </p>
<h2>Selected/Recent</h2>
<ul>
<li><p><b>tinyML</b>&rsquo;24 <a href="">Scheduled Knowledge Acquisition on Lightweight Vector Symbolic Architectures for Brain-Computer Interfaces</a>
</p>
</li>
<li><p><b>ICLR</b>&rsquo;24 <a href="https://openreview.net/forum?id=e2YOVTenU9&amp;referrer=%5BAuthor%20Console%5D(%2Fgroup%3Fid%3DICLR.cc%2F2024%2FConference%2FAuthors%23your-submissions)">ArchLock: Locking DNN Transferability at the Architecture Level with a Zero-Cost Binary Predictor</a></p>
</li>
<li><p><b>ASPLOS</b>&rsquo;24 <a href="">MicroVSA: An Ultra-Lightweight Vector Symbolic  Architecture-based Classifier Library for Tiny Microcontrollers</a></p>
</li>
<li><p><b>Oakland</b>&rsquo;24 <a href="https://www.computer.org/csdl/proceedings-article/sp/2024/313000a001/1RjE9FWOWsw">Side-Channel-Assisted Reverse-Engineering of Encrypted DNN Hardware Accelerator IP and Attack Surface Exploration</a></p>
</li>
<li><p><b>Oakland</b>&rsquo;24 <a href="https://www.computer.org/csdl/proceedings-article/sp/2024/313000a034/1RjEa9WUlPi">DeepShuffle: A Lightweight Defense Framework against Adversarial Fault Injection Attacks on Deep Neural Networks in Multi-Tenant Cloud-FPGA</a></p>
</li>
<li><p><b>NeurIPS</b>&rsquo;23 <a href="https://arxiv.org/abs/2309.14331">LinGCN: Structural Linearized Graph Convolutional Network for Homomorphically Encrypted Inference</a> <a href="https://github.com/harveyp123/LinGCN-Neurips23">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>MICRO</b>&rsquo;23 <a href="https://dl.acm.org/doi/abs/10.1145/3613424.3614297">AQ2PNN: Enabling Two-party Privacy-Preserving Deep Neural  Network Inference with Adaptive Quantization</a></p>
</li>
<li><p><b>ICCV</b>&rsquo;23 <a href="https://arxiv.org/abs/2308.01469">VertexSerum: Poisoning Graph Neural Networks for Link Inference</a></p>
</li>
<li><p><b>ICCV</b>&rsquo;23 <a href="https://openaccess.thecvf.com/content/ICCV2023/html/Peng_AutoReP_Automatic_ReLU_Replacement_for_Fast_Private_Network_Inference_ICCV_2023_paper.html">AutoReP: Automatic ReLU Replacement for Fast Private Network Inference</a> <a href="https://github.com/harveyp123/AutoReP">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>ICCAD</b>&rsquo;23 <a href="https://ieeexplore.ieee.org/abstract/document/10323746">MirrorNet: A TEE-Friendly Framework for Secure On-device DNN Inference</a></p>
</li>
<li><p><b>ICML</b>&rsquo;23 <a href="https://arxiv.org/pdf/2305.00097.pdf">NNSplitter: An Active Defense Solution to DNN Model via Automated Weight Obfuscation</a><a href="https://github.com/Tongzhou0101/NNSplitter">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>ICML</b>&rsquo;23 <a href="https://openreview.net/pdf?id=vPCKyca1s7">Orchestrating Encoding and Sparsity for Fast Homomorphically Encrypted NN Inference</a><a href="https://github.com/ranran0523/SPECNN">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>DAC</b>&rsquo;23 <a href="https://ieeexplore.ieee.org/abstract/document/10247671">A Lightweight Defense Framework against RowHammer Attack on Deep Neural Networks</a></p>
</li>
<li><p><b>DAC</b>&rsquo;23 <a href="https://arxiv.org/pdf/2306.15513.pdf">Polynomial Arch. Search Framework for Two-party Computation-based Secure NN Deployment</a> <a href="https://github.com/HarveyP123/PASNet-DAC2023">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>tinyML</b>&rsquo;23 <a href="https://arxiv.org/pdf/2302.12347.pdf">MetaLDC: Meta Learning of Low-Dimensional Computing Classifiers for Fast On-Device Adaption</a></p>
</li>
<li><p><b>ICCAD</b>&rsquo;22 <a href="https://arxiv.org/pdf/2208.08569.pdf">ObfuNAS: A Neural Architecture Search-based DNN Obfuscation Approach</a> <a href="https://github.com/Tongzhou0101/ObfuNAS">&nbsp;(<b><tt>Code</tt></b>)</a> <b><tt>IEEE/ACM William J. McCalla ICCAD Best Paper Nomination</tt></b></p>
</li>
<li><p><b>DAC</b>&rsquo;22 <a href="https://arxiv.org/pdf/2203.09680.pdf">LeHDC: Learning-Based Hyperdimensional Computing Classifier</a><a href="https://github.com/sjduan/LeHDC">&nbsp;(<b><tt>Code</tt></b>)</a><br /> </p>
</li>
<li><p><b>DAC</b>&rsquo;22 <a href="https://arxiv.org/pdf/2203.09681.pdf">Exploiting Privileged Encoding to Protect Hyperdimensional Computing Models against IP Stealing</a></p>
</li>
<li><p><b>ESWEEK</b>&rsquo;22 <a href="">FLAM-PUF: A Response Feedback-based Lightweight Anti-Machine Learning-Attack PUF</a> <b><tt>-&gt;Best Paper Nomination</tt></b></p>
</li>
<li><p><b>tinyML</b>&rsquo;22 <a href="https://arxiv.org/pdf/2203.04894.pdf">A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devices</a><a href="https://github.com/sjduan/LeHDC">&nbsp;(<b><tt>Code</tt></b>)</a><a href="https://www.youtube.com/watch?v=iJgyStaskk0">(<b><tt>Video</tt></b>)</a></p>
</li>
<li><p><b>FCCM</b>&rsquo;22 <a href="https://arxiv.org/pdf/2203.12046.pdf">A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering</a></p>
</li>
<li><p><b>Security</b>&rsquo;21 <a href="https://www.usenix.org/system/files/sec21-rakin.pdf">An Adversarial Weight Duplication Attack Framework to Crush DNN in Multi-Tenant FPGA</a> <a href="https://github.com/ASU-ESIC-FAN-Lab/DEEPDUPA">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>TODAES</b>&rsquo;21&rsquo; <a href="FPGAPRO:">A Defense Framework Against Crosstalk-Induced Secret Leakage in FPGA</a> <b><tt>TODAES Rookie Author of the Year (RAY) Award</tt></b></p>
</li>
<li><p><b>DAC</b>&rsquo;21 <a href="https://arxiv.org/pdf/2105.09453">DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA</a></p>
</li>
<li><p><b>DAC</b>&rsquo;21 <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9586207">SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture</a><a href="https://github.com/hwsel/SGX-FPGA">&nbsp;(<b><tt>Code</tt></b>)</a></p>
</li>
<li><p><b>ICCAD</b>&rsquo;20 <a href="https://ieeexplore.ieee.org/abstract/document/9256466">A Quantitative Defense Framework against Power Attacks on Multi-tenant FPGA</a></p>
</li>
<li><p><b>CHES</b>&rsquo;20 <a href="https://tches.iacr.org/index.php/TCHES/article/view/8397/7781">CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme</a> <a href="https://www.youtube.com/watch?v=tQuvF1a2g2M">(<b><tt>Video</tt></b>)</a></p>
</li>
<li><p><b>ICCAD</b>&rsquo;19 <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8942050">An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology</a></p>
</li>
<li><p><b>DAC</b>&rsquo;18 <a href="http://delivery.acm.org/10.1145/3200000/3196094/a119-park.pdf?ip=131.193.50.248&amp;id=3196094&amp;acc=ACTIVE%20SERVICE&amp;key=B63ACEF81C6334F5%2EAACB7351D18CAF98%2E4D4702B0C3E38B35%2E4D4702B0C3E38B35&amp;__acm__=1542645802_a665d9c391f05d51b525cda171a2b81a">Power-based Side-Channel Instruction-level Disassembler</a></p>
</li>
<li><p><b>CHES</b>&rsquo;17 <a href="https://pdfs.semanticscholar.org/105c/78d9c72f123037ed03752775ce930931fe88.pdf">Novel Bypass Attack and BDD- based Tradeoff Analysis Against all Known Logic Locking Attacks</a></p>
</li>
<li><p><b>DAC</b>&rsquo;17 <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8060381">FFD: A Framework for Fake Flash Detection</a></p>
</li>
<li><p><b>Oakland</b>&rsquo;15 <a href="https://pdfs.semanticscholar.org/d886/248b333d84cc59cfdf18250058d981b93715.pdf">Virtual Proofs of Reality and their Physical Implementation</a></p>
</li>
<li><p><b>CHES</b>&rsquo;14 <a href="https://pdfs.semanticscholar.org/03f4/3a9d884abb85eb9b5abd91742e058e33821f.pdf">Efficient Power and Timing Side Channels for Physical Unclonable Functions</a></p>
</li>
</ul>
<h2>Published/Accepted (*indicates equal contribution)</h2>
<h3>2024</h3>
<ul>
<li><p><a href="">Scheduled Knowledge Acquisition on Lightweight Vector Symbolic Architectures for Brain-Computer Interfaces</a><br />
Yejia Liu, Shijin Duan,  Xiaolin Xu, Shaolei Ren<br />
tinyML Research Symposium (<b>tinyML</b>) 2024. <br />


</p>
</li>
<li><p><a href="">ArchLock: Locking DNN Transferability at the Architecture Level with a Zero-Cost Binary Predictor</a><br />
Tong Zhou, Shaolei Ren, Xiaolin Xu <br />
International Conference on Learning Representations (<b>ICLR</b>), 2024</p>
</li>
<li><p><a href="">MicroVSA: An Ultra-Lightweight Vector Symbolic  Architecture-based Classifier Library for Tiny Microcontrollers</a><br />
Nuntipat Narkthong, Shijin Duan, Shaolei Ren, Xiaolin Xu <br />
ACM Conference on Architectural Support for Programming Languages and Operating Systems, (<b>ASPLOS</b>) 2024</p>
</li>
<li><p><a href="https://www.computer.org/csdl/proceedings-article/sp/2024/313000a034/1RjEa9WUlPi">DeepShuffle: A Lightweight Defense Framework against Adversarial Fault Injection Attacks on Deep Neural Networks in Multi-Tenant Cloud-FPGA</a><br />
Yukui Luo, Adnan Siraj Rakin, Deliang Fan, Xiaolin Xu<br />
IEEE Symposium on Security and Privacy (S&amp;P), <b>Oakland</b> 2024</p>
</li>
<li><p><a href="https://www.computer.org/csdl/proceedings-article/sp/2024/313000a001/1RjE9FWOWsw">Side-Channel-Assisted Reverse-Engineering of Encrypted DNN Hardware Accelerator IP and Attack Surface Exploration</a><br />
Gongye Cheng, Yukui Luo, Xiaolin Xu, Yunsi Fei<br />
IEEE Symposium on Security and Privacy (S&amp;P), <b>Oakland</b> 2024    </p>
</li>
</ul>
<h3>2023</h3>
<ul>
<li><p><a href="https://arxiv.org/abs/2309.14331">LinGCN: Structural Linearized Graph Convolutional Network for Homomorphically Encrypted Inference</a><br />
Hongwu Peng, Ran Ran, Yukui Luo, Jiahui Zhao, Shaoyi Huang, Kiran Thorat, Tong Geng, Chenghong Wang, Xiaolin Xu, Wujie Wen, Caiwen Ding<br />
Thirty-seventh Conference on Neural Information Processing Systems (<b>NeurIPS</b>), 2023</p>
</li>
<li><p><a href="https://dl.acm.org/doi/abs/10.1145/3613424.3614297">AQ2PNN: Enabling Two-party Privacy-Preserving Deep Neural  Network Inference with Adaptive Quantization</a><br />
Yukui Luo, Nuo Xu, Hongwu Peng, Chenghong Wang, Shijin Duan, Kaleel Mahmood, Wujie Wen, Caiwen Ding, Xiaolin Xu<br />
IEEE/ACM International Symposium on Microarchitecture (<b>MICRO</b>), 2023</p>
</li>
<li><p><a href="https://arxiv.org/abs/2308.01469">VertexSerum: Poisoning Graph Neural Networks for Link Inference</a><br />
Ruyi Ding*, Shijin Duan*, Xiaolin Xu, Yunsi Fei<br />
International Conference on Computer Vision (<b>ICCV</b>) 2023</p>
</li>
<li><p><a href="https://arxiv.org/pdf/2308.10134.pdf">AutoReP: Automatic ReLU Replacement for Fast Private Network Inference</a><br />
Hongwu Peng*, Shaoyi Huang*, Tong Zhou*, Yukui Luo, Chenghong Wang, Zigeng Wang, Jiahui Zhao, Xi Xie, Ang Li, Tony Geng, Kaleel Mahmood, Wujie Wen, Xiaolin Xu, Caiwen Ding<br />
International Conference on Computer Vision (<b>ICCV</b>) 2023</p>
</li>
<li><p><a href="">MirrorNet: A TEE-Friendly Framework for Secure On-device DNN Inference</a><br />
Ziyu Liu, Yukui Luo, Shijin Duan, Tong Zhou and Xiaolin Xu<br />
IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>) 2023</p>
</li>
<li><p><a href="https://arxiv.org/pdf/2305.00097.pdf">NNSplitter: An Active Defense Solution to DNN Model via Automated Weight Obfuscation</a><br />
Tong Zhou, Yukui Luo, Shaolei Ren, Xiaolin Xu<br />
International Conference on Machine Learning (<b>ICML</b>), 2023 </p>
</li>
<li><p><a href="https://arxiv.org/pdf/2302.12347.pdf">MetaLDC: Meta Learning of Low-Dimensional Computing Classifiers for Fast On-Device Adaption</a><br />
Yejia Liu, Shijin Duan, Xiaolin Xu, Shaolei Ren<br />
<b>tinyML</b> Research Symposium 2023 </p>
</li>
<li><p><a href="https://openreview.net/pdf?id=vPCKyca1s7">SpENCNN: Orchestrating Encoding and Sparsity for Fast Homomorphically Encrypted Neural Network Inference</a><br />
Ran Ran, Xinwei Luo, Wei Wang, Tao Liu, Gang Quan, Xiaolin Xu, Caiwen Ding, Wujie Wen<br />
International Conference on Machine Learning (<b>ICML</b>), 2023</p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/10225774">Achieving Certified Robustness for Brain-Inspired Low-Dimensional Computing Classifiers</a><br />
Fangfang Yang, Shijin Duan, Xiaolin Xu, and Shaolei Ren<br />
International Workshop on AI-Driven Trustworthy, Secure, and Privacy-Preserving Computing (<b>AidTSP</b>) 2023. <br /></p>
</li>
<li><p><a href="">HammerDodger: A Lightweight Defense Framework against RowHammer Attack on Deep Neural Networks</a> <br />
Cheng Gongye, Yukui Luo, Xiaolin Xu, and Yunsi Fei <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2023. (Acceptance Rate: 23%) <br /></p>
</li>
<li><p><a href="">PASNet: Polynomial Architecture Search Framework for Two-party Computation-based Secure Neural Network Deployment</a> <br />
Hongwu Peng, Shanglin Zhou, Yukui Luo, Nuo Xu, Shijin Duan, Ran Ran, Jiahui Zhao, Chenghong Wang, Tong Geng, Wujie Wen, Xiaolin Xu, and Caiwen Ding <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2023. (Acceptance Rate: 23%) <br />       </p>
</li>
</ul>
<h3>2022</h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=9974230">A Cautionary Note on Building Multi-tenant Cloud-FPGA as a Secure Infrastructure</a> <br />
Yukui Luo, Yuheng Zhang, Shijin Duan, Xiaolin Xu <br />
International Conference on Field Programmable Technology (<b>FPT</b>), 2022.</p>
</li>
<li><p><a href="https://arxiv.org/pdf/2208.08569.pdfObfuNAS:">A Neural Architecture Search-based DNN Obfuscation Approach</a><br /> 
Tong Zhou, Shaolei Ren, Xiaolin Xu <br />
IEEE/ACM International Conference On Computer Aided Design (<b>ICCAD</b>), 2022 (Acceptance Rate: 22.5%)<br />
<b><tt>IEEE/ACM William J. McCalla ICCAD Best Paper Nomination</tt></b></p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9925702">FLAM-PUF: A Response Feedback-based Lightweight Anti-Machine Learning-Attack PUF</a> <br />
Linjun Wu, Yupeng Hu, Kehuan Zhang, Wenjia Li, Xiaolin Xu, Wanli Chang <br />
International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), part of the Embedded Systems Week (<b>ESWEEK</b>), 2022 (Acceptance Rate: 24.4%) <br /> 
<b><tt>Best Paper Award Nomination</tt></b> <br /></p>
</li>
<li><p><a href="https://arxiv.org/pdf/2203.12046.pdf">NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering</a><br />
Yukui Luo, Shijin Duan, Cheng Gongye, Yunsi Fei, Xiaolin Xu <br />
IEEE International Symposium on Field-Programmable Custom Computing Machines (<b>FCCM</b>), 2022 (Acceptance Rate: 20%)</p>
</li>
<li><p><a href="https://arxiv.org/pdf/2203.09680.pdf">LeHDC: Learning-Based Hyperdimensional Computing Classifier</a> <a href="https://github.com/sjduan/LeHDC">(<tt>Code</tt>)</a><br />
Shijin Duan, Yejia Liu, Shaolei Ren, Xiaolin Xu <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2022. (Acceptance Rate: 23%) <br /></p>
</li>
<li><p><a href="https://arxiv.org/pdf/2203.09681.pdf">HDLock: Exploiting Privileged Encoding to Protect Hyperdimensional Computing Models against IP Stealing</a><br />
Shijin Duan, Shaolei Ren, Xiaolin Xu <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2022. (Acceptance Rate: 23%) <br /></p>
</li>
<li><p><a href="https://arxiv.org/pdf/2203.04894.pdf">A Brain-Inspired Low-Dimensional Computing Classifier for Inference on Tiny Devices</a><br />     
Shijin Duan, Xiaolin Xu, Shaolei Ren <br />
<b>tinyML</b> Research Symposium 2022<br />


</p>
</li>
<li><p><a href="https://dl.acm.org/doi/abs/10.1145/3490422.3502338">An Integrity Checking Framework for AXI Protocol in Multi-tenant FPGA</a><br />
Yukui Luo, Yuheng Zhang, Shijin Duan, Xiaolin Xu<br />
ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (<b>FPGA</b>), 2022, (poster)<br /></p>
</li>
</ul>
<h3>2021</h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9642246">Deep Neural Network Security from A Hardware Perspective</a> <br />
Tong Zhou, Yuheng Zhang, Shijin Duan, Yukui Luo, Xiaolin Xu,<br />
IEEE/ACM Symposium on Nanoscale Architectures, <b>NANOARCH</b> 2021 <br /></p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9642247">HDCOG: A Lightweight Hyperdimensional Computing Framework with Feature Extraction</a> <br />
Shijin Duan, Xiaolin Xu <br />
IEEE/ACM Symposium on Nanoscale Architectures, <b>NANOARCH</b> 2021 <br /></p>
</li>
<li><p><a href="https://www.usenix.org/system/files/sec21-rakin.pdf">Deep-Dup: An Adversarial Weight Duplication Attack Framework to Crush Deep Neural Network in Multi-Tenant FPGA</a> <br />
Adnan Siraj Rakin*, Yukui Luo*, Xiaolin Xu, Deliang Fan <br />
<b>USENIX Security</b> Symposium, 2021. (Acceptance rate 18.8%=248/1319) <br /></p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9516757">A Survey of Recent Attacks and Mitigation on FPGA Systems</a> <br />
Shijin Duan, Wenhao Wang, Yukui Luo, Xiaolin Xu<br />
IEEE Computer Society Annual Symposium on VLSI (<b>ISVLSI</b>), 2021  (Invited paper) <br /></p>
</li>
<li><p><a href="https://arxiv.org/pdf/2105.09453">DeepStrike: Remotely-Guided Fault Injection Attacks on DNN Accelerator in Cloud-FPGA</a> <br />
Yukui Luo*, Cheng Gongye*, Yunsi Fei, and Xiaolin Xu <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2021. (Acceptance Rate: 23%) <br /> </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9586207">SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture</a> <a href="https://github.com/hwsel/SGX-FPGA">(code)</a> <br />
Ke Xia, Yukui Luo, Xiaolin Xu, and Sheng Wei <br />
IEEE/ACM Design Automation Cnference (<b>DAC</b>) 2021. (Acceptance Rate: 23%) <br />    </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9584443">CRAlert: Hardware-assisted Instruction-level Code Reuse Attack Detection</a> <br />
Wenhao Wang, Xiaolin Xu, Jiliang Zhang <br />
IEEE Transactions on Circuits and Systems II, (<b>TCAS-II</b>) 2021</p>
</li>
<li><p><a href="https://dl.acm.org/doi/abs/10.1145/3491214">FPGAPRO: A Defense Framework Against Crosstalk-Induced Secret Leakage in FPGA</a> <br />
Yukui Luo, Shijin Duan, Xiaolin Xu <br />
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), 2021.<br /> <b><tt>TODAES Rookie Author of the Year (RAY) Award</tt></b></p>
</li>
<li><p><a href="http://www.cse.cuhk.edu.hk/~byu/TC-CCPS/doc/newsletter/TC-CPS-letter-202108.pdf">Generating Random Keys for Cyber Physical System from Asynchronous Chaotic Topology</a> <br />
Yukui Luo, Shijin Duan, Xiaolin Xu <br />
IEEE Cyber-Physical Systems Newsletter, 2021</p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9483585">STT-MRAM-based Reliable Weak PUF</a> <br />
Yupeng Hu, Linjun Wu, Zhuojun Chen, Yun Huang, Keqin Li, Xiaolin Xu, Jiliang Zhang <br />
IEEE Transactions on Computers (<b>TC</b>), 2021</p>
</li>
<li><p><a href="http://www.cse.cuhk.edu.hk/~byu/TC-CCPS/doc/newsletter/TC-CPS-letter-202103.pdf">A Defense Framework Against Long-Wire-Based Secret Leakage in Cloud-FPGA</a> <br />
Shijin Duan, Yukui Luo, Xiaolin Xu <br />
IEEE Cyber-Physical Systems Newsletter, 2021</p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9473969">Constructive Use of Process Variations: Reconfigurable and High-Resolution Delay-Line</a> <br />
Wenhao Wang, Yukui Luo, and Xiaolin Xu <br />
IEEE Design, Automation &amp; Test in Europe (<b>DATE</b>), 2021.  </p>
</li>
</ul>
<h3>2020    </h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9283569">Stealthy-Shutdown: Practical Remote Power Attacks in Multi-Tenant FPGAs</a> <br />
Yukui Luo, Cheng Gongye, Shaolei Ren, Yunsi Fei, and Xiaolin Xu <br />
IEEE International Conference on Computer Design, (<b>ICCD</b>) 2020 (Acceptance Rate of full paper: 28%). </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9256466">A Quantitative Defense Framework against Power Attacks on Multi-tenant FPGA</a> <br />
Yukui Luo, Xiaolin Xu <br /> 
IEEE/ACM International Conference On Computer Aided Design (<b>ICCAD</b>), 2020 (Acceptance Rate: 24%).</p>
</li>
<li><p><a href="https://dl.acm.org/doi/abs/10.1145/3386263.3407650">A Privacy-Preserving-Oriented DNN Pruning and Mobile Acceleration Framework</a> <br />
Yifan Gong, Zheng Zhan, Zhengang Li, Wei Niu, Xiaolong Ma, Wenhao Wang, Bin Ren, Caiwen Ding, Xue Lin, Xiaolin Xu, and Yanzhi Wang <br /> 
IEEE Great Lakes Symposium on VLSI (<b>GLS-VLSI</b>), 2020 </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/document/9114754">A Dynamic Frequency Scaling Framework AgainstReliability and Security Issues in Multi-tenant FPGA</a> <br />
Yukui Luo, Xiaolin Xu <br /> 
International Symposium on Field-Programmable Custom Computing Machines (<b>FCCM</b>), 2020  (poster presentation)</p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/document/9136974">Rethinking FPGA Security in the New Era of Artificial Intelligence</a> <br />
Xiaolin Xu, Jiliang Zhang <br /> 
International Symposium on Quality Electronic Design (<b>ISQED</b>), 2020 (Invited paper)</p>
</li>
<li><p><a href="https://tches.iacr.org/index.php/TCHES/article/view/8397/7781">CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme</a> <a href="https://www.youtube.com/watch?v=tQuvF1a2g2M">(video)</a> <br />
Bicky Shakya*, Xiaolin Xu*, Mark Tehranipoor, Domenic Forte <br /> 
International Conference on Cryptographic Hardware and Embedded Systems (<b>CHES</b>), 2020</p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/abstract/document/9185072">A High-Performance and Secure TRNG Based on Chaotic Cellular Automata Topology</a> <br />
Yukui Luo*, Wenhao Wang*, Scott Best, Yanzhi Wang, Xiaolin Xu <br /> 
IEEE Transactions on Circuits and Systems I: Regular Papers, (<b>TCAS-I</b>) 2020.</p>
</li>
</ul>
<h3>2019    </h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8977864">HILL: A Hardware Isolation Framework against Information Leakage on Multi-Tenant FPGA Long-Wires</a> <br />
Yukui Luo, Xiaolin Xu <br /> 
International Conference on Field-Programmable Technology (<b>FPT</b>), 2019 </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8942050">An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology</a> <br />
Scott Best, Xiaolin Xu<br /> 
IEEE/ACM International Conference On Computer Aided Design (<b>ICCAD</b>), 2019 (Acceptance Rate: 23.9%). </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8839555">PVTMC: An All-Digital Sub-Picosecond Timing Measurement Circuit based on Process Variations</a> <br />
Shuo Li, Xiaolin Xu, Wayne Burleson <br /> 
IEEE Computer Society Annual Symposium on VLSI (<b>ISVLSI</b>), 2019</p>
</li>
<li><p><a href="https://aip.scitation.org/doi/pdf/10.1063/1.5079941?class=pdf">Chaos in a Ring Circuit</a> <br />
Etienne Farcot, Scott Best, Roderick Edwards, Ismail Belgacem, Xiaolin Xu, Patrick Gill <br />
<b>Chaos</b>: An Interdisciplinary Journal of Nonlinear Science, 2019.</p>
</li>
<li><p><a href="https://dl.acm.org/citation.cfm?id=3315571">Electronics Supply Chain Integrity Enabled by Blockchain</a> <br />
Xiaolin Xu, Fahim Rahman, Bicky Shakya, Apostol Vassilev, Domenic Forte, Mark Tehranipoor<br /> 
ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), 2019.</p>
</li>
</ul>
<h3>2018    </h3>
<ul>
<li><p><a href="http://delivery.acm.org/10.1145/3200000/3196094/a119-park.pdf?ip=131.193.50.248&amp;id=3196094&amp;acc=ACTIVE%20SERVICE&amp;key=B63ACEF81C6334F5%2EAACB7351D18CAF98%2E4D4702B0C3E38B35%2E4D4702B0C3E38B35&amp;__acm__=1542645802_a665d9c391f05d51b525cda171a2b81a">Power-based Side-Channel Instruction-level Disassembler</a> <br />
Jungmin Park, Xiaolin Xu, Yier Jin, Domenic Forte, Mark Tehranipoor <br /> 
Design Automation Cnference (<b>DAC</b>), 2018 </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8438897">Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs</a> <br /> 
Xiaolin Xu, Shahrzad Keshavarz, Domenic Forte, Mark Tehranipoor, Daniel Holcomb<br /> 
IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>) 2018 </p>
</li>
<li><p><a href="https://link.springer.com/content/pdf/10.1007%2Fs41635-018-0044-3.pdf">Survey on Applications of Formal Methods in Reverse Engineering and Intellectual Property Protection</a> <br /> 
Shahrzad Keshavarz, Cunxi Yu, Samaneh Ghandali, Xiaolin Xu, Daniel Holcomb <br />
Journal of Hardware and Systems Security (<b>HaSS</b>), 2018 </p>
</li>
<li><p><a href="">Development and Evaluation of Hardware Obfuscation Benchmarks</a> <br /> 
Sarah Amir, Bicky Shakya, Xiaolin Xu, Yier Jin, Swarup Bhunia, Mark Tehranipoor, Domenic Forte <br />
Journal of Hardware and Systems Security (<b>HaSS</b>), 2018 </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8237209">SCARe: An SRAM-based Countermeasure Against IC Recycling Framework</a> <br /> 
Zimu Guo, Xiaolin Xu, Mark Tehranipoor, Domenic Forte <br />
IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>), 2018 </p>
</li>
</ul>
<h3>2017          </h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8279773">Aging Resistant RO PUF with Increased Reliability in FPGA</a> <br />
Sreeja Chowdhury, Xiaolin Xu, Mark Tehranipoor, Domenic Forte <br /> 
International Conference on Reconfigurable Computing and FPGAs (<b>ReConFig</b>), 2017  </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8353990">MPA: Model-assisted PCB Attestation via Board-level RO and Temperature Compensation</a> <br /> 
Zimu Guo, Xiaolin Xu, Mark Tehranipoor, Domenic Forte <br /> 
IEEE Asian Hardware Oriented Security and Trust Symposium (<b>AsianHOST</b>), 2017  </p>
</li>
<li><p><a href="https://pdfs.semanticscholar.org/105c/78d9c72f123037ed03752775ce930931fe88.pdf">Novel Bypass Attack and BDD- based Tradeoff Analysis Against all Known Logic Locking Attacks</a> <br /> 
Xiaolin Xu*, Bicky Shakya*, Mark Tehranipoor, Domenic Forte <br /> 
International Conference on Cryptographic Hardware and Embedded Systems (<b>CHES</b>), 2017 (Acceptance Rate: 25%). </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7987569">CCATDC: A Configurable Compact Algorithmic Time-to-Digital Converter</a> <br />
Shuo Li, Xiaolin Xu, Wayne Burleson <br /> 
IEEE Computer Society Annual Symposium on VLSI (<b>ISVLSI</b>), 2017  </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8060381">FFD: A Framework for Fake Flash Detection</a> <br />
Zimu Guo, Xiaolin Xu, Mark Tehranipoor, Domenic Forte <br />
Design Automation Conference (<b>DAC</b>), 2017  </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8052548">Security Beyond CMOS: Fundamentals, Applications, and Roadmap</a> <br /> 
Fahim Rahman, Bicky Shakya, Xiaolin Xu, Domenic Forte, Mark Tehranipoor <br />
IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>), 2017   </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8012462">Poly-Si Based Physical Unclonable Functions</a> <br /> 
Haoting Shen, Fahim Rahman, Bicky Shakya, Xiaolin Xu, Mark Tehranipoor, Domenic Forte <br />
IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>), 2017 </p>
</li>
</ul>
<h3>2016 and earlier</h3>
<ul>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7684085">Reliable PUF Design Using Failure Patterns from Time-Controlled Power Gating</a> <br />
Xiaolin Xu, and Daniel Holcomb  <br />
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (<b>DFT</b>), 2016  </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7560256">Using Statistical Models to Improve the Reliability of Delay-Based PUFs</a> <br />
Xiaolin Xu, Wayne Burleson, and Daniel E. Holcomb <br />
IEEE Computer Society Annual Symposium on VLSI (<b>ISVLSI</b>), 2016  </p>
</li>
<li><p><a href="http://delivery.acm.org/10.1145/2910000/2903029/p27-xu.pdf?ip=128.248.4.183&amp;id=2903029&amp;acc=ACTIVE%20SERVICE&amp;key=B63ACEF81C6334F5%2EAACB7351D18CAF98%2E4D4702B0C3E38B35%2E4D4702B0C3E38B35&amp;__acm__=1534009125_fb498eb1f9dc86098aa6c435db28dea0">A Clockless Sequential PUF with Autonomous Majority Voting</a> <br />
Xiaolin Xu, and Daniel Holcomb <br />
IEEE Great Lakes Symposium on VLSI (<b>GLS-VLSI</b>), 2016 </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=7078918">Reliable Physical Unclonable Functions using Data Retention Voltage of SRAM Cells</a> <br /> 
Xiaolin Xu, Amir Rahmati, Daniel Holcomb, Kevin Fu and Wayne Burleson <br />
Special section on hardware security and trust, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2015 </p>
</li>
<li><p><a href="https://eprint.iacr.org/2015/443.pdf">Security Evaluation and Enhancement of Bistable Ring PUFs</a> <br />
Xiaolin Xu, Ulrich Rührmair, Daniel Holcomb, Wayne Burleson <br />
Proceedings of the 11th International Conference on Radio Frequency Identification: Security and Privacy issues (<b>RFIDSec</b>), 2015  </p>
</li>
<li><p><a href="https://pdfs.semanticscholar.org/d886/248b333d84cc59cfdf18250058d981b93715.pdf">Virtual Proofs of Reality and their Physical Implementation</a> <br />
Ulrich Ruhrmair, J L Martinez Hurtado, Xiaolin Xu, Christian Kraeh, Christian Hilgers, Dima Kononchuk, Jonathan J. Finley and Wayne Burleson <br />
IEEE Security and Privacy (<b>Oakland</b>), 2015  (Acceptance Rate: 13.5%)</p>
</li>
<li><p><a href="https://pdfs.semanticscholar.org/03f4/3a9d884abb85eb9b5abd91742e058e33821f.pdf">Efficient Power and Timing Side Channels for Physical Unclonable Functions</a> <br />
Ulrich Ruhrmair*, Xiaolin Xu*, Jan Solter, Ahmed Mahmoud, Mehrdad Majzoobi, Farinaz Koushanfar and Wayne Burleson <br />
Cryptographic Hardware and Embedded Systems (<b>CHES</b>), 2014 (Acceptance Rate: 26%). </p>
</li>
<li><p><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6903331">Post-SiliconValidationand Calibration of Hardware Security Primitives</a> <br /> 
XiaolinXu, Vikram Suresh, Raghavan Kumar, and Wayne Burleson <br />
IEEE Computer Society Annual Symposium on VLSI (<b>ISVLSI</b>), 2014  </p>
</li>
<li><p><a href="https://www.date-conference.com/files/proceedings/2014/pdffiles/12.2_4.pdf">Hybrid Side-channel/machine-learning Attacks on PUFs: A new threat?</a> <br /> 
Xiaolin Xu and Wayne Burleson   <br />
Design, Automation &amp; Test in Europe (<b>DATE</b>), 2014.     </p>
</li>
<li><p><a href="https://dspace.mit.edu/openaccess-disseminate/1721.1/86157">PUF Modeling Attacks on Simulated and Silicon Data</a> <br /> 
Ulrich Ruhrmair, Jan Solter, Frank Sehnke, Xiaolin Xu, Ahmed Mahmoud, Vera Stoyanova, Gideon Dror, Jurgen Schmidhuber, Wayne Burleson, Srinivas Devadas <br />
IEEE Transactions on Information Forensics and Security (<b>TIFS</b>), 2013 </p>
</li>
<li><p><a href="https://www.src.org/library/publication/p064449">Robust and Low-Power Delay-Based Physical Unclonable Function Design</a> <br /> 
Xiaolin Xu, Raghavan Kumar and Wayne Burleson <br />
Semiconductor Research Corporation (SRC) TECHCON Conference, 2012 </p>
</li>
</ul>
<h2>Book Chapter</h2>
<ul>
<li><p><a href="https://books.google.com/books?hl=en&amp;lr=&amp;id=lUIsEAAAQBAJ&amp;oi=fnd&amp;pg=PA111&amp;dq=info:hoAb20Ye8foJ:scholar.google.com&amp;ots=-eoIbjTAoH&amp;sig=K6zv4YEP6YDnY61anw5DwIQYGek#v=onepage&amp;q&amp;f=false">Machine Learning in Hardware Security</a> <br />
Shijin Duan, Zhengang Li, Yukui Luo, Mengshu Sun, Wenhao Wang, Xue Shelley Lin, Xiaolin Xu <br />
In book “Emerging Topics in Hardware Security”, Springer, 2021.</p>
</li>
<li><p><a href="https://www.taylorfrancis.com/books/e/9780429994494/chapters/10.1201%2F9780429503634-2">When the Physical Disorder of CMOS Meets Machine Learning</a> <br />
Xiaolin Xu, Shuo Li, Raghaven Kumar, Wayne Burleson <br />
In book “High-Speed and Low Power Technologies: Electronics &amp; Photonics”, CRC Press, 2018.</p>
</li>
<li><p><a href="https://www.taylorfrancis.com/books/9781351965903/chapters/10.1201%2F9781315265056-13">Leveraging Circuit Edit for Low Volume Trusted Fabrication</a> <br />
Bicky Shakya, Xiaolin Xu, Navid Asadizanjani, Mark Tehranipoor, Domenic Forte <br />
In book “Security Opportunities by Nano Devices and Emerging Technologies”, CRC Press, 2017</p>
</li>
<li><p><a href="https://www.taylorfrancis.com/books/e/9781482236897/chapters/10.1201%2Fb19499-13">Physically unclonable functions: A Window into CMOS Process Variations</a> <br />
Raghavan Kumar, Xiaolin Xu, Wayne Burleson <br />
In book “Circuits and Systems for Security and Privacy ”, CRC Press, 2016.</p>
</li>
</ul>
<h2>Dissertation</h2>
<ul>
<li><p><a href="https://scholarworks.umass.edu/cgi/viewcontent.cgi?article=1790&amp;context=dissertations_2">Intrinsic Functions for Securing CMOS Computation: Variability, Modeling and Noise Sensitivity</a>, UMass Amherst, 2016.</p>
</li>
</ul>
<div id="footer">
<div id="footer-text">
Updated in 02/2024.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
