import{_ as e}from"./plugin-vue_export-helper-DlAUqK2U.js";import{c as t,o as i}from"./app-K29S6iA3.js";const o={};function n(c,a){return i(),t("div")}const r=e(o,[["render",n],["__file","index.html.vue"]]),s=JSON.parse('{"path":"/","title":"课程简介","lang":"zh-CN","frontmatter":{"home":true,"icon":"school","title":"课程简介","heroImage":"/logo.png","bgImageStyle":{"background-attachment":"fixed"},"heroText":"FPGA与CPLD系统设计——理论与实践","tagline":"电子工程领域前沿技术课程","actions":[{"text":"作者简介","icon":"users-line","link":"./portfolio.md","type":"primary"},{"text":"理论教程","icon":"list-check","link":"./book/README.md"},{"text":"实验教程","icon":"list-check","link":"./experiment/README.md"},{"text":"课程设计","icon":"list-check","link":"./design/README.md"}],"highlights":[{"header":"课程特色","highlights":[{"title":"理论与实践结合","icon":"balance-scale","details":"32课时包含16课时实验操作"},{"title":"最新开源开发工具","icon":"toolbox","details":"iverilog + yosys"},{"title":"项目驱动教学","icon":"project-diagram","details":"从简单电路到复杂系统设计"}]},{"header":"课程内容","description":"四大核心模块构建知识体系","features":[{"title":"数字电路基础","icon":"microchip","details":"Verilog HDL与RTL设计方法"},{"title":"FPGA开发实战","icon":"code","details":"Vivado工具链与IP核应用"},{"title":"系统集成设计","icon":"puzzle-piece","details":"基于AXI总线的SOC设计"},{"title":"前沿技术拓展","icon":"rocket","details":"高速串行接口与部分重构技术"}]}],"footer":"周贤中 版权所有 © 2024 | 电子邮箱：zhouxzh@gdut.edu.cn"},"headers":[],"git":{"createdTime":1738908357000,"updatedTime":1749345260000,"contributors":[{"name":"Xianzhong Zhou","username":"Xianzhong Zhou","email":"zhouxzh@gdut.edu.cn","commits":5,"url":"https://github.com/Xianzhong Zhou"},{"name":"zhouxzh","username":"zhouxzh","email":"zhouxzh@gdut.edu.cn","commits":1,"url":"https://github.com/zhouxzh"}]},"readingTime":{"minutes":1.42,"words":425},"filePathRelative":"README.md","localizedDate":"2025年2月7日"}');export{r as comp,s as data};
