{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403214154058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403214154059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 06:42:33 2014 " "Processing started: Fri Jun 20 06:42:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403214154059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403214154059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator_simulator -c elevator_simulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator_simulator -c elevator_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403214154059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1403214154520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "tool elevator_simulator.v(12) " "Unrecognized synthesis attribute \"tool\" at elevator_simulator.v(12)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator_simulator " "Found entity 1: elevator_simulator" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154573 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "floor_seven_segment.v(37) " "Verilog HDL information at floor_seven_segment.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "floor_seven_segment.v" "" { Text "C:/GitHub/ElevatorMoveTest/floor_seven_segment.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1403214154577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file floor_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_seven_segment " "Found entity 1: floor_seven_segment" {  } { { "floor_seven_segment.v" "" { Text "C:/GitHub/ElevatorMoveTest/floor_seven_segment.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction_state_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file direction_state_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 direction_state_dot_matrix " "Found entity 1: direction_state_dot_matrix" {  } { { "direction_state_dot_matrix.v" "" { Text "C:/GitHub/ElevatorMoveTest/direction_state_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_elevator_text_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_elevator_text_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_elevator_text_lcd " "Found entity 1: draw_elevator_text_lcd" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spin_elevator_step_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file spin_elevator_step_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 spin_elevator_step_motor " "Found entity 1: spin_elevator_step_motor" {  } { { "spin_elevator_step_motor.v" "" { Text "C:/GitHub/ElevatorMoveTest/spin_elevator_step_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_control_push_btns.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator_control_push_btns.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator_control_push_btns " "Found entity 1: elevator_control_push_btns" {  } { { "elevator_control_push_btns.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_control_push_btns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403214154594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403214154594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator_simulator " "Elaborating entity \"elevator_simulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403214154623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt elevator_simulator.v(54) " "Verilog HDL or VHDL warning at elevator_simulator.v(54): object \"cnt\" assigned a value but never read" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt2 elevator_simulator.v(54) " "Verilog HDL or VHDL warning at elevator_simulator.v(54): object \"cnt2\" assigned a value but never read" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out elevator_simulator.v(55) " "Verilog HDL or VHDL warning at elevator_simulator.v(55): object \"clk_out\" assigned a value but never read" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out2 elevator_simulator.v(55) " "Verilog HDL or VHDL warning at elevator_simulator.v(55): object \"clk_out2\" assigned a value but never read" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_sched_target elevator_simulator.v(71) " "Verilog HDL or VHDL warning at elevator_simulator.v(71): object \"prev_sched_target\" assigned a value but never read" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 elevator_simulator.v(190) " "Verilog HDL assignment warning at elevator_simulator.v(190): truncated value with size 32 to match size of target (4)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154626 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(345) " "Verilog HDL assignment warning at elevator_simulator.v(345): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(211) " "Verilog HDL assignment warning at elevator_simulator.v(211): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(214) " "Verilog HDL assignment warning at elevator_simulator.v(214): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 elevator_simulator.v(229) " "Verilog HDL assignment warning at elevator_simulator.v(229): truncated value with size 32 to match size of target (4)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(250) " "Verilog HDL assignment warning at elevator_simulator.v(250): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(253) " "Verilog HDL assignment warning at elevator_simulator.v(253): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator_simulator.v(329) " "Verilog HDL assignment warning at elevator_simulator.v(329): truncated value with size 32 to match size of target (1)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 elevator_simulator.v(333) " "Verilog HDL assignment warning at elevator_simulator.v(333): truncated value with size 5 to match size of target (1)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(308) " "Verilog HDL assignment warning at elevator_simulator.v(308): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(360) " "Verilog HDL assignment warning at elevator_simulator.v(360): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 elevator_simulator.v(312) " "Verilog HDL assignment warning at elevator_simulator.v(312): truncated value with size 32 to match size of target (5)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "get_weight get_weight elevator_simulator.v(300) " "Verilog HDL warning at elevator_simulator.v(300): variable get_weight in static task or function get_weight may have unintended latch behavior" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 300 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "get_weight elevator_simulator.v(300) " "Verilog HDL Function Declaration warning at elevator_simulator.v(300): function \"get_weight\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 300 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator_simulator.v(320) " "Verilog HDL assignment warning at elevator_simulator.v(320): truncated value with size 32 to match size of target (1)" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "get_weight 0 elevator_simulator.v(300) " "Net \"get_weight\" at elevator_simulator.v(300) has no driver or initial value, using a default initial value '0'" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 300 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1403214154627 "|elevator_simulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_seven_segment floor_seven_segment:md_elv_floors " "Elaborating entity \"floor_seven_segment\" for hierarchy \"floor_seven_segment:md_elv_floors\"" {  } { { "elevator_simulator.v" "md_elv_floors" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403214154630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 floor_seven_segment.v(46) " "Verilog HDL assignment warning at floor_seven_segment.v(46): truncated value with size 32 to match size of target (16)" {  } { { "floor_seven_segment.v" "" { Text "C:/GitHub/ElevatorMoveTest/floor_seven_segment.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154631 "|elevator_simulator|floor_seven_segment:md_elv_floors"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 floor_seven_segment.v(51) " "Verilog HDL assignment warning at floor_seven_segment.v(51): truncated value with size 32 to match size of target (15)" {  } { { "floor_seven_segment.v" "" { Text "C:/GitHub/ElevatorMoveTest/floor_seven_segment.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154631 "|elevator_simulator|floor_seven_segment:md_elv_floors"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction_state_dot_matrix direction_state_dot_matrix:md_elv_directions " "Elaborating entity \"direction_state_dot_matrix\" for hierarchy \"direction_state_dot_matrix:md_elv_directions\"" {  } { { "elevator_simulator.v" "md_elv_directions" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403214154633 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "elv1_prev_dir direction_state_dot_matrix.v(28) " "Verilog HDL warning at direction_state_dot_matrix.v(28): initial value for variable elv1_prev_dir should be constant" {  } { { "direction_state_dot_matrix.v" "" { Text "C:/GitHub/ElevatorMoveTest/direction_state_dot_matrix.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1403214154635 "|elevator_simulator|direction_state_dot_matrix:md_elv_directions"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "elv2_prev_dir direction_state_dot_matrix.v(28) " "Verilog HDL warning at direction_state_dot_matrix.v(28): initial value for variable elv2_prev_dir should be constant" {  } { { "direction_state_dot_matrix.v" "" { Text "C:/GitHub/ElevatorMoveTest/direction_state_dot_matrix.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1403214154635 "|elevator_simulator|direction_state_dot_matrix:md_elv_directions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_elevator_text_lcd draw_elevator_text_lcd:md_elv_draw " "Elaborating entity \"draw_elevator_text_lcd\" for hierarchy \"draw_elevator_text_lcd:md_elv_draw\"" {  } { { "elevator_simulator.v" "md_elv_draw" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403214154637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_i draw_elevator_text_lcd.v(29) " "Verilog HDL or VHDL warning at draw_elevator_text_lcd.v(29): object \"reg_i\" assigned a value but never read" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154639 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_j draw_elevator_text_lcd.v(30) " "Verilog HDL or VHDL warning at draw_elevator_text_lcd.v(30): object \"reg_j\" assigned a value but never read" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403214154639 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 draw_elevator_text_lcd.v(178) " "Verilog HDL assignment warning at draw_elevator_text_lcd.v(178): truncated value with size 32 to match size of target (24)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154643 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 draw_elevator_text_lcd.v(185) " "Verilog HDL assignment warning at draw_elevator_text_lcd.v(185): truncated value with size 32 to match size of target (16)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154643 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetn draw_elevator_text_lcd.v(251) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(251): variable \"resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_pwron draw_elevator_text_lcd.v(256) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(256): variable \"mode_pwron\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_fnset draw_elevator_text_lcd.v(257) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(257): variable \"mode_fnset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_onoff draw_elevator_text_lcd.v(258) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(258): variable \"mode_onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr1 draw_elevator_text_lcd.v(259) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(259): variable \"mode_entr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr2 draw_elevator_text_lcd.v(260) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(260): variable \"mode_entr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr3 draw_elevator_text_lcd.v(261) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(261): variable \"mode_entr3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154647 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta1 draw_elevator_text_lcd.v(262) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(262): variable \"mode_seta1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr1st draw_elevator_text_lcd.v(263) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(263): variable \"mode_wr1st\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a draw_elevator_text_lcd.v(266) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(266): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a draw_elevator_text_lcd.v(267) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(267): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a draw_elevator_text_lcd.v(268) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(268): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a draw_elevator_text_lcd.v(269) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(269): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154648 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b draw_elevator_text_lcd.v(270) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(270): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b draw_elevator_text_lcd.v(271) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(271): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b draw_elevator_text_lcd.v(272) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(272): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b draw_elevator_text_lcd.v(273) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(273): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c draw_elevator_text_lcd.v(274) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(274): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c draw_elevator_text_lcd.v(275) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(275): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c draw_elevator_text_lcd.v(276) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(276): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154649 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c draw_elevator_text_lcd.v(277) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(277): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d draw_elevator_text_lcd.v(278) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(278): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d draw_elevator_text_lcd.v(279) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(279): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d draw_elevator_text_lcd.v(280) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(280): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d draw_elevator_text_lcd.v(281) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(281): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "draw_elevator_text_lcd.v(265) " "Verilog HDL Case Statement warning at draw_elevator_text_lcd.v(265): incomplete case statement has no default case item" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 265 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1403214154650 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta2 draw_elevator_text_lcd.v(285) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(285): variable \"mode_seta2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154651 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr2nd draw_elevator_text_lcd.v(286) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(286): variable \"mode_wr2nd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154651 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e draw_elevator_text_lcd.v(289) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(289): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154651 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e draw_elevator_text_lcd.v(290) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(290): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154651 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e draw_elevator_text_lcd.v(291) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(291): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e draw_elevator_text_lcd.v(292) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(292): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f draw_elevator_text_lcd.v(293) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(293): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f draw_elevator_text_lcd.v(294) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(294): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f draw_elevator_text_lcd.v(295) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(295): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f draw_elevator_text_lcd.v(296) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(296): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g draw_elevator_text_lcd.v(297) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(297): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154652 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g draw_elevator_text_lcd.v(298) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(298): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g draw_elevator_text_lcd.v(299) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(299): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g draw_elevator_text_lcd.v(300) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(300): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h draw_elevator_text_lcd.v(301) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(301): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h draw_elevator_text_lcd.v(302) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(302): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h draw_elevator_text_lcd.v(303) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(303): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154653 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h draw_elevator_text_lcd.v(304) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(304): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154654 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "draw_elevator_text_lcd.v(288) " "Verilog HDL Case Statement warning at draw_elevator_text_lcd.v(288): incomplete case statement has no default case item" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 288 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1403214154654 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_delay draw_elevator_text_lcd.v(308) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(308): variable \"mode_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154654 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_actcm draw_elevator_text_lcd.v(309) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(309): variable \"mode_actcm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1403214154654 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_data draw_elevator_text_lcd.v(249) " "Verilog HDL Always Construct warning at draw_elevator_text_lcd.v(249): inferring latch(es) for variable \"set_data\", which holds its previous value in one or more paths through the always construct" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1403214154655 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[0\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[0\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154661 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[1\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[1\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154661 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[2\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[2\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154661 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[3\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[3\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154661 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[4\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[4\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[5\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[5\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[6\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[6\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[7\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[7\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[8\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[8\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[9\] draw_elevator_text_lcd.v(249) " "Inferred latch for \"set_data\[9\]\" at draw_elevator_text_lcd.v(249)" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403214154662 "|elevator_simulator|draw_elevator_text_lcd:md_elv_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spin_elevator_step_motor spin_elevator_step_motor:md_elv_spin " "Elaborating entity \"spin_elevator_step_motor\" for hierarchy \"spin_elevator_step_motor:md_elv_spin\"" {  } { { "elevator_simulator.v" "md_elv_spin" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403214154718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 spin_elevator_step_motor.v(37) " "Verilog HDL assignment warning at spin_elevator_step_motor.v(37): truncated value with size 32 to match size of target (30)" {  } { { "spin_elevator_step_motor.v" "" { Text "C:/GitHub/ElevatorMoveTest/spin_elevator_step_motor.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154719 "|elevator_simulator|spin_elevator_step_motor:md_elv_spin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 spin_elevator_step_motor.v(46) " "Verilog HDL assignment warning at spin_elevator_step_motor.v(46): truncated value with size 32 to match size of target (30)" {  } { { "spin_elevator_step_motor.v" "" { Text "C:/GitHub/ElevatorMoveTest/spin_elevator_step_motor.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154719 "|elevator_simulator|spin_elevator_step_motor:md_elv_spin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 spin_elevator_step_motor.v(55) " "Verilog HDL assignment warning at spin_elevator_step_motor.v(55): truncated value with size 32 to match size of target (30)" {  } { { "spin_elevator_step_motor.v" "" { Text "C:/GitHub/ElevatorMoveTest/spin_elevator_step_motor.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154719 "|elevator_simulator|spin_elevator_step_motor:md_elv_spin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 spin_elevator_step_motor.v(60) " "Verilog HDL assignment warning at spin_elevator_step_motor.v(60): truncated value with size 32 to match size of target (30)" {  } { { "spin_elevator_step_motor.v" "" { Text "C:/GitHub/ElevatorMoveTest/spin_elevator_step_motor.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1403214154719 "|elevator_simulator|spin_elevator_step_motor:md_elv_spin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevator_control_push_btns elevator_control_push_btns:md_elv_control " "Elaborating entity \"elevator_control_push_btns\" for hierarchy \"elevator_control_push_btns:md_elv_control\"" {  } { { "elevator_simulator.v" "md_elv_control" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403214154721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[9\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|WideOr30 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|WideOr30" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 255 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155851 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[0\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00110 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00110" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155851 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[1\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01011 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01011" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155851 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[2\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00011 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00011" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155852 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[3\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155852 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[4\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155852 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[5\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00001" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155852 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[6\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01001 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01001" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155852 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "draw_elevator_text_lcd:md_elv_draw\|set_data\[7\] " "Latch draw_elevator_text_lcd:md_elv_draw\|set_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00111 " "Ports D and ENA on the latch are fed by the same signal draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00111" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1403214155853 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 249 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1403214155853 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1403214156070 "|elevator_simulator|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[0\] GND " "Pin \"motor_out\[0\]\" is stuck at GND" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1403214156070 "|elevator_simulator|motor_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[1\] GND " "Pin \"motor_out\[1\]\" is stuck at GND" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1403214156070 "|elevator_simulator|motor_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[2\] GND " "Pin \"motor_out\[2\]\" is stuck at GND" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1403214156070 "|elevator_simulator|motor_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "motor_out\[3\] GND " "Pin \"motor_out\[3\]\" is stuck at GND" {  } { { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1403214156070 "|elevator_simulator|motor_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1403214156070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1403214156321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/ElevatorMoveTest/output_files/elevator_simulator.map.smsg " "Generated suppressed messages file C:/GitHub/ElevatorMoveTest/output_files/elevator_simulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1403214156383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1403214156497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1403214156497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1403214156579 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1403214156579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "558 " "Implemented 558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1403214156579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1403214156579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403214156604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 06:42:36 2014 " "Processing ended: Fri Jun 20 06:42:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403214156604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403214156604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403214156604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403214156604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403214157656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403214157657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 06:42:37 2014 " "Processing started: Fri Jun 20 06:42:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403214157657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1403214157657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevator_simulator -c elevator_simulator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elevator_simulator -c elevator_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1403214157657 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1403214157783 ""}
{ "Info" "0" "" "Project  = elevator_simulator" {  } {  } 0 0 "Project  = elevator_simulator" 0 0 "Fitter" 0 0 1403214157783 ""}
{ "Info" "0" "" "Revision = elevator_simulator" {  } {  } 0 0 "Revision = elevator_simulator" 0 0 "Fitter" 0 0 1403214157783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1403214157886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevator_simulator EP2C50F672C8 " "Selected device EP2C50F672C8 for design \"elevator_simulator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1403214157896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403214157930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403214157930 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1403214158012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1403214158027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403214158826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403214158826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403214158826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403214158826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1403214158826 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1403214158826 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403214158829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403214158829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1403214158829 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1403214158829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1403214159080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevator_simulator.sdc " "Synopsys Design Constraints File file not found: 'elevator_simulator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1403214159081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1403214159082 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout " "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1403214159087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1403214159087 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1403214159090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node clk_in (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01000 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01000" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.01000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01010 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01010" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.01010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01011 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01011" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.01011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01100 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.01100" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.01100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00110 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00110" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00010 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00010" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00011 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00011" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00100 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00100" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00101 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00101" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00111 " "Destination node draw_elevator_text_lcd:md_elv_draw\|lcd_mode.00111" {  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 201 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|lcd_mode.00111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1403214159117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1403214159117 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "elevator_simulator.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_simulator.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1403214159117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "direction_state_dot_matrix:md_elv_directions\|clk_out  " "Automatically promoted node direction_state_dot_matrix:md_elv_directions\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1403214159119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "direction_state_dot_matrix:md_elv_directions\|clk_out~0 " "Destination node direction_state_dot_matrix:md_elv_directions\|clk_out~0" {  } { { "direction_state_dot_matrix.v" "" { Text "C:/GitHub/ElevatorMoveTest/direction_state_dot_matrix.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { direction_state_dot_matrix:md_elv_directions|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1403214159119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1403214159119 ""}  } { { "direction_state_dot_matrix.v" "" { Text "C:/GitHub/ElevatorMoveTest/direction_state_dot_matrix.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { direction_state_dot_matrix:md_elv_directions|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1403214159119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "draw_elevator_text_lcd:md_elv_draw\|Selector161~1  " "Automatically promoted node draw_elevator_text_lcd:md_elv_draw\|Selector161~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1403214159119 ""}  } { { "draw_elevator_text_lcd.v" "" { Text "C:/GitHub/ElevatorMoveTest/draw_elevator_text_lcd.v" 255 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { draw_elevator_text_lcd:md_elv_draw|Selector161~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 717 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1403214159119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "elevator_control_push_btns:md_elv_control\|input_confirm  " "Automatically promoted node elevator_control_push_btns:md_elv_control\|input_confirm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1403214159119 ""}  } { { "elevator_control_push_btns.v" "" { Text "C:/GitHub/ElevatorMoveTest/elevator_control_push_btns.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { elevator_control_push_btns:md_elv_control|input_confirm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1403214159119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1403214159233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1403214159233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1403214159234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403214159235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403214159236 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1403214159237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1403214159237 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1403214159238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1403214159262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1403214159263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1403214159263 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403214159301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1403214161579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403214161920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1403214161930 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1403214164214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403214164214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1403214164331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y11 X45_Y21 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y11 to location X45_Y21" {  } { { "loc" "" { Generic "C:/GitHub/ElevatorMoveTest/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y11 to location X45_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y11 to location X45_Y21"} 34 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1403214166583 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1403214166583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403214167821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1403214167824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1403214167824 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1403214167845 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403214167849 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[0\] 0 " "Pin \"dot_col\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[1\] 0 " "Pin \"dot_col\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[2\] 0 " "Pin \"dot_col\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[3\] 0 " "Pin \"dot_col\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[4\] 0 " "Pin \"dot_col\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[5\] 0 " "Pin \"dot_col\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[6\] 0 " "Pin \"dot_col\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[7\] 0 " "Pin \"dot_col\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[8\] 0 " "Pin \"dot_col\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_col\[9\] 0 " "Pin \"dot_col\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[0\] 0 " "Pin \"dot_raw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[1\] 0 " "Pin \"dot_raw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[2\] 0 " "Pin \"dot_raw\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[3\] 0 " "Pin \"dot_raw\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[4\] 0 " "Pin \"dot_raw\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[5\] 0 " "Pin \"dot_raw\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[6\] 0 " "Pin \"dot_raw\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[7\] 0 " "Pin \"dot_raw\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[8\] 0 " "Pin \"dot_raw\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[9\] 0 " "Pin \"dot_raw\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[10\] 0 " "Pin \"dot_raw\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[11\] 0 " "Pin \"dot_raw\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[12\] 0 " "Pin \"dot_raw\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_raw\[13\] 0 " "Pin \"dot_raw\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[0\] 0 " "Pin \"segout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[1\] 0 " "Pin \"segout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[2\] 0 " "Pin \"segout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[3\] 0 " "Pin \"segout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[4\] 0 " "Pin \"segout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[5\] 0 " "Pin \"segout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[6\] 0 " "Pin \"segout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segout\[7\] 0 " "Pin \"segout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[0\] 0 " "Pin \"segcom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[1\] 0 " "Pin \"segcom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[2\] 0 " "Pin \"segcom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[3\] 0 " "Pin \"segcom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[4\] 0 " "Pin \"segcom\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[5\] 0 " "Pin \"segcom\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[6\] 0 " "Pin \"segcom\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segcom\[7\] 0 " "Pin \"segcom\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motor_out\[0\] 0 " "Pin \"motor_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motor_out\[1\] 0 " "Pin \"motor_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motor_out\[2\] 0 " "Pin \"motor_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "motor_out\[3\] 0 " "Pin \"motor_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[0\] 0 " "Pin \"led_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[1\] 0 " "Pin \"led_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[2\] 0 " "Pin \"led_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[3\] 0 " "Pin \"led_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[4\] 0 " "Pin \"led_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[5\] 0 " "Pin \"led_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[6\] 0 " "Pin \"led_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_s\[7\] 0 " "Pin \"led_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1403214167864 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1403214167864 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403214168176 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403214168214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403214168515 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403214168971 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1403214169085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/ElevatorMoveTest/output_files/elevator_simulator.fit.smsg " "Generated suppressed messages file C:/GitHub/ElevatorMoveTest/output_files/elevator_simulator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1403214169198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403214169427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 06:42:49 2014 " "Processing ended: Fri Jun 20 06:42:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403214169427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403214169427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403214169427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1403214169427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1403214170332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403214170333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 06:42:50 2014 " "Processing started: Fri Jun 20 06:42:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403214170333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1403214170333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevator_simulator -c elevator_simulator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elevator_simulator -c elevator_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1403214170333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1403214172186 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1403214172264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403214172956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 06:42:52 2014 " "Processing ended: Fri Jun 20 06:42:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403214172956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403214172956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403214172956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1403214172956 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1403214173535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1403214174000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 06:42:53 2014 " "Processing started: Fri Jun 20 06:42:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403214174000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403214174000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elevator_simulator -c elevator_simulator " "Command: quartus_sta elevator_simulator -c elevator_simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403214174001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1403214174137 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1403214174317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1403214174360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1403214174360 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1403214174474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevator_simulator.sdc " "Synopsys Design Constraints File file not found: 'elevator_simulator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1403214174487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1403214174487 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name direction_state_dot_matrix:md_elv_directions\|clk_out direction_state_dot_matrix:md_elv_directions\|clk_out " "create_clock -period 1.000 -name direction_state_dot_matrix:md_elv_directions\|clk_out direction_state_dot_matrix:md_elv_directions\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elevator_control_push_btns:md_elv_control\|input_confirm elevator_control_push_btns:md_elv_control\|input_confirm " "create_clock -period 1.000 -name elevator_control_push_btns:md_elv_control\|input_confirm elevator_control_push_btns:md_elv_control\|input_confirm" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " "create_clock -period 1.000 -name draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174490 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174490 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout " "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174493 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1403214174493 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1403214174495 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1403214174505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1403214174516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.106 " "Worst-case setup slack is -7.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.106     -1185.347 clk_in  " "   -7.106     -1185.347 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.528       -33.499 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "   -4.528       -33.499 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451       -37.464 direction_state_dot_matrix:md_elv_directions\|clk_out  " "   -2.451       -37.464 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194        -0.308 elevator_control_push_btns:md_elv_control\|input_confirm  " "   -0.194        -0.308 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.781 " "Worst-case hold slack is -3.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.781       -29.602 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "   -3.781       -29.602 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058       -61.911 clk_in  " "   -3.058       -61.911 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.528        -1.199 elevator_control_push_btns:md_elv_control\|input_confirm  " "   -0.528        -1.199 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 direction_state_dot_matrix:md_elv_directions\|clk_out  " "    0.499         0.000 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403214174524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403214174526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -374.425 clk_in  " "   -1.941      -374.425 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -29.680 direction_state_dot_matrix:md_elv_directions\|clk_out  " "   -0.742       -29.680 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 elevator_control_push_btns:md_elv_control\|input_confirm  " "   -0.742       -11.872 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "    0.177         0.000 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174528 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1403214174632 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1403214174634 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout " "Cell: md_elv_draw\|WideNor2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1403214174659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1403214174662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.202 " "Worst-case setup slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202      -241.090 clk_in  " "   -2.202      -241.090 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914        -7.032 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "   -0.914        -7.032 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.790 direction_state_dot_matrix:md_elv_directions\|clk_out  " "   -0.115        -0.790 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596         0.000 elevator_control_push_btns:md_elv_control\|input_confirm  " "    0.596         0.000 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.682 " "Worst-case hold slack is -1.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682       -12.532 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "   -1.682       -12.532 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632       -33.493 clk_in  " "   -1.632       -33.493 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104        -0.144 elevator_control_push_btns:md_elv_control\|input_confirm  " "   -0.104        -0.144 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 direction_state_dot_matrix:md_elv_directions\|clk_out  " "    0.215         0.000 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403214174676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1403214174680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -252.380 clk_in  " "   -1.380      -252.380 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 direction_state_dot_matrix:md_elv_directions\|clk_out  " "   -0.500       -20.000 direction_state_dot_matrix:md_elv_directions\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 elevator_control_push_btns:md_elv_control\|input_confirm  " "   -0.500        -8.000 elevator_control_push_btns:md_elv_control\|input_confirm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\]  " "    0.427         0.000 draw_elevator_text_lcd:md_elv_draw\|count_lcd\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1403214174684 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1403214174817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1403214174851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1403214174852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403214174942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 06:42:54 2014 " "Processing ended: Fri Jun 20 06:42:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403214174942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403214174942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403214174942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403214174942 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403214175600 ""}
