[14:26:27.314] <TB3>     INFO: *** Welcome to pxar ***
[14:26:27.314] <TB3>     INFO: *** Today: 2016/05/27
[14:26:27.321] <TB3>     INFO: *** Version: b2a7-dirty
[14:26:27.321] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:26:27.322] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:26:27.322] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//defaultMaskFile.dat
[14:26:27.322] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C15.dat
[14:26:27.399] <TB3>     INFO:         clk: 4
[14:26:27.399] <TB3>     INFO:         ctr: 4
[14:26:27.399] <TB3>     INFO:         sda: 19
[14:26:27.399] <TB3>     INFO:         tin: 9
[14:26:27.399] <TB3>     INFO:         level: 15
[14:26:27.399] <TB3>     INFO:         triggerdelay: 0
[14:26:27.399] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:26:27.399] <TB3>     INFO: Log level: DEBUG
[14:26:27.415] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:26:27.433] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:26:27.436] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:26:27.439] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:26:28.997] <TB3>     INFO: DUT info: 
[14:26:28.997] <TB3>     INFO: The DUT currently contains the following objects:
[14:26:28.997] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:26:28.997] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:26:28.997] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:26:28.997] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:26:28.997] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:26:28.998] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:26:28.999] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:28.000] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29954048
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1857f20
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17ce770
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4525d94010
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f452bfff510
[14:26:28.002] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30019584 fPxarMemory = 0x7f4525d94010
[14:26:28.003] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:26:29.004] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[14:26:29.005] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[14:26:29.005] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:26:29.405] <TB3>     INFO: enter 'restricted' command line mode
[14:26:29.405] <TB3>     INFO: enter test to run
[14:26:29.405] <TB3>     INFO:   test: FPIXTest no parameter change
[14:26:29.405] <TB3>     INFO:   running: fpixtest
[14:26:29.405] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:26:29.408] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:26:29.408] <TB3>     INFO: ######################################################################
[14:26:29.409] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:26:29.409] <TB3>     INFO: ######################################################################
[14:26:29.412] <TB3>     INFO: ######################################################################
[14:26:29.412] <TB3>     INFO: PixTestPretest::doTest()
[14:26:29.412] <TB3>     INFO: ######################################################################
[14:26:29.415] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:29.415] <TB3>     INFO:    PixTestPretest::programROC() 
[14:26:29.415] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:47.431] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:26:47.431] <TB3>     INFO: IA differences per ROC:  19.3 18.5 17.7 16.9 17.7 16.9 19.3 18.5 15.3 17.7 18.5 18.5 18.5 18.5 19.3 17.7
[14:26:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:47.502] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:26:47.502] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:47.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[14:26:47.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.6688 mA
[14:26:47.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.4688 mA
[14:26:47.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.6688 mA
[14:26:48.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 24.4688 mA
[14:26:48.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.6688 mA
[14:26:48.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 25.2688 mA
[14:26:48.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  73 Ia 22.8688 mA
[14:26:48.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.4688 mA
[14:26:48.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.6688 mA
[14:26:48.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 25.2688 mA
[14:26:48.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  73 Ia 22.8688 mA
[14:26:48.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.4688 mA
[14:26:48.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.6688 mA
[14:26:49.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  80 Ia 24.4688 mA
[14:26:49.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  78 Ia 22.8688 mA
[14:26:49.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 25.2688 mA
[14:26:49.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.6688 mA
[14:26:49.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 23.6688 mA
[14:26:49.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  82 Ia 24.4688 mA
[14:26:49.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  80 Ia 23.6688 mA
[14:26:49.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.4688 mA
[14:26:49.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 24.4688 mA
[14:26:49.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  78 Ia 22.8688 mA
[14:26:50.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  85 Ia 25.2688 mA
[14:26:50.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.0687 mA
[14:26:50.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  90 Ia 24.4688 mA
[14:26:50.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  88 Ia 23.6688 mA
[14:26:50.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  90 Ia 24.4688 mA
[14:26:50.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  88 Ia 23.6688 mA
[14:26:50.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  90 Ia 24.4688 mA
[14:26:50.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  88 Ia 23.6688 mA
[14:26:50.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  90 Ia 24.4688 mA
[14:26:50.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  88 Ia 23.6688 mA
[14:26:51.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 24.4688 mA
[14:26:51.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  88 Ia 23.6688 mA
[14:26:51.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  90 Ia 24.4688 mA
[14:26:51.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.2687 mA
[14:26:51.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 25.2688 mA
[14:26:51.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.6688 mA
[14:26:51.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  89 Ia 23.6688 mA
[14:26:51.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  91 Ia 23.6688 mA
[14:26:51.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  93 Ia 24.4688 mA
[14:26:51.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  91 Ia 24.4688 mA
[14:26:52.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  89 Ia 23.6688 mA
[14:26:52.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  91 Ia 23.6688 mA
[14:26:52.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  93 Ia 24.4688 mA
[14:26:52.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  91 Ia 23.6688 mA
[14:26:52.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  93 Ia 24.4688 mA
[14:26:52.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.0687 mA
[14:26:52.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 24.4688 mA
[14:26:52.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  88 Ia 23.6688 mA
[14:26:52.849] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 24.4688 mA
[14:26:52.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  88 Ia 23.6688 mA
[14:26:53.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 24.4688 mA
[14:26:53.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  88 Ia 23.6688 mA
[14:26:53.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  90 Ia 24.4688 mA
[14:26:53.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  88 Ia 23.6688 mA
[14:26:53.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 24.4688 mA
[14:26:53.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  88 Ia 23.6688 mA
[14:26:53.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  90 Ia 24.4688 mA
[14:26:53.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.0687 mA
[14:26:53.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  90 Ia 24.4688 mA
[14:26:53.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  88 Ia 23.6688 mA
[14:26:54.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  90 Ia 24.4688 mA
[14:26:54.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  88 Ia 23.6688 mA
[14:26:54.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 24.4688 mA
[14:26:54.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  88 Ia 23.6688 mA
[14:26:54.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  90 Ia 24.4688 mA
[14:26:54.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  88 Ia 23.6688 mA
[14:26:54.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  90 Ia 24.4688 mA
[14:26:54.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  88 Ia 23.6688 mA
[14:26:54.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  90 Ia 24.4688 mA
[14:26:54.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.6688 mA
[14:26:55.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  80 Ia 24.4688 mA
[14:26:55.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 22.8688 mA
[14:26:55.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 26.0687 mA
[14:26:55.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  74 Ia 22.0687 mA
[14:26:55.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  86 Ia 26.0687 mA
[14:26:55.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  75 Ia 22.8688 mA
[14:26:55.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 24.4688 mA
[14:26:55.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 24.4688 mA
[14:26:55.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  78 Ia 23.6688 mA
[14:26:55.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  80 Ia 24.4688 mA
[14:26:56.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  78 Ia 23.6688 mA
[14:26:56.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.8688 mA
[14:26:56.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.4688 mA
[14:26:56.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 24.4688 mA
[14:26:56.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  81 Ia 23.6688 mA
[14:26:56.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.4688 mA
[14:26:56.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.6688 mA
[14:26:56.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.4688 mA
[14:26:56.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.6688 mA
[14:26:56.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.4688 mA
[14:26:57.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.6688 mA
[14:26:57.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 23.6688 mA
[14:26:57.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 24.4688 mA
[14:26:57.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 19.6688 mA
[14:26:57.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana 104 Ia 24.4688 mA
[14:26:57.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana 102 Ia 24.4688 mA
[14:26:57.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana 100 Ia 24.4688 mA
[14:26:57.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  98 Ia 23.6688 mA
[14:26:57.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana 100 Ia 24.4688 mA
[14:26:57.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  98 Ia 23.6688 mA
[14:26:58.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana 100 Ia 24.4688 mA
[14:26:58.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  98 Ia 23.6688 mA
[14:26:58.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana 100 Ia 23.6688 mA
[14:26:58.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana 102 Ia 24.4688 mA
[14:26:58.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana 100 Ia 24.4688 mA
[14:26:58.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.8688 mA
[14:26:58.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 24.4688 mA
[14:26:58.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  83 Ia 23.6688 mA
[14:26:58.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.4688 mA
[14:26:58.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.6688 mA
[14:26:59.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.4688 mA
[14:26:59.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 24.4688 mA
[14:26:59.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.6688 mA
[14:26:59.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 23.6688 mA
[14:26:59.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.4688 mA
[14:26:59.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.6688 mA
[14:26:59.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 23.6688 mA
[14:26:59.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.8688 mA
[14:26:59.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 25.2688 mA
[14:27:00.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 22.8688 mA
[14:27:00.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.4688 mA
[14:27:00.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.4688 mA
[14:27:00.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.6688 mA
[14:27:00.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.4688 mA
[14:27:00.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.6688 mA
[14:27:00.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.4688 mA
[14:27:00.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.6688 mA
[14:27:00.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.4688 mA
[14:27:00.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.6688 mA
[14:27:01.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.8688 mA
[14:27:01.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.2688 mA
[14:27:01.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 22.8688 mA
[14:27:01.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 25.2688 mA
[14:27:01.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 22.8688 mA
[14:27:01.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 25.2688 mA
[14:27:01.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 22.8688 mA
[14:27:01.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 25.2688 mA
[14:27:01.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 22.8688 mA
[14:27:01.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 25.2688 mA
[14:27:02.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  78 Ia 22.8688 mA
[14:27:02.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  85 Ia 25.2688 mA
[14:27:02.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.8688 mA
[14:27:02.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 25.2688 mA
[14:27:02.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 22.8688 mA
[14:27:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 25.2688 mA
[14:27:02.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 22.8688 mA
[14:27:02.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 25.2688 mA
[14:27:02.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 22.8688 mA
[14:27:02.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  85 Ia 25.2688 mA
[14:27:03.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 22.8688 mA
[14:27:03.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 25.2688 mA
[14:27:03.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 22.8688 mA
[14:27:03.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 25.2688 mA
[14:27:03.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.8688 mA
[14:27:03.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 25.2688 mA
[14:27:03.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 22.8688 mA
[14:27:03.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.4688 mA
[14:27:03.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 24.4688 mA
[14:27:03.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 23.6688 mA
[14:27:04.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.4688 mA
[14:27:04.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 24.4688 mA
[14:27:04.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  79 Ia 22.8688 mA
[14:27:04.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  86 Ia 25.2688 mA
[14:27:04.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  79 Ia 22.8688 mA
[14:27:04.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  86 Ia 25.2688 mA
[14:27:04.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.6688 mA
[14:27:04.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 24.4688 mA
[14:27:04.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 23.6688 mA
[14:27:04.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 25.2688 mA
[14:27:05.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  73 Ia 22.8688 mA
[14:27:05.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 25.2688 mA
[14:27:05.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  73 Ia 22.8688 mA
[14:27:05.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 25.2688 mA
[14:27:05.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  73 Ia 22.8688 mA
[14:27:05.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 25.2688 mA
[14:27:05.661] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  73 Ia 22.8688 mA
[14:27:05.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 25.2688 mA
[14:27:05.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.0687 mA
[14:27:05.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  90 Ia 24.4688 mA
[14:27:06.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  88 Ia 24.4688 mA
[14:27:06.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  86 Ia 24.4688 mA
[14:27:06.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 22.8688 mA
[14:27:06.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  91 Ia 24.4688 mA
[14:27:06.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  89 Ia 24.4688 mA
[14:27:06.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  87 Ia 24.4688 mA
[14:27:06.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  85 Ia 23.6688 mA
[14:27:06.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  87 Ia 24.4688 mA
[14:27:06.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  85 Ia 23.6688 mA
[14:27:06.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.4688 mA
[14:27:06.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  90
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  93
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  90
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[14:27:06.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana 100
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  86
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[14:27:06.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[14:27:08.823] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 397.9 mA = 24.8687 mA/ROC
[14:27:08.824] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.9  20.1  20.1  20.1  20.1  19.3  20.9  20.1  20.1  20.1  20.9  20.9  20.9  20.9  20.1
[14:27:08.859] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:08.859] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:27:08.859] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:08.995] <TB3>     INFO: Expecting 231680 events.
[14:27:17.245] <TB3>     INFO: 231680 events read in total (7533ms).
[14:27:17.398] <TB3>     INFO: Test took 8536ms.
[14:27:17.600] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 115 and Delta(CalDel) = 66
[14:27:17.604] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 59
[14:27:17.608] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 110 and Delta(CalDel) = 59
[14:27:17.612] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 59
[14:27:17.616] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:27:17.620] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 58
[14:27:17.624] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 59
[14:27:17.627] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:27:17.631] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 107 and Delta(CalDel) = 61
[14:27:17.634] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 120 and Delta(CalDel) = 59
[14:27:17.638] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 61
[14:27:17.641] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 62
[14:27:17.645] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 111 and Delta(CalDel) = 62
[14:27:17.648] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 62
[14:27:17.652] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 63
[14:27:17.655] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 59
[14:27:17.702] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:27:17.741] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:17.741] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:27:17.741] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:17.877] <TB3>     INFO: Expecting 231680 events.
[14:27:26.174] <TB3>     INFO: 231680 events read in total (7582ms).
[14:27:26.179] <TB3>     INFO: Test took 8434ms.
[14:27:26.204] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[14:27:26.515] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[14:27:26.519] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 105 +/- 28
[14:27:26.523] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[14:27:26.527] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[14:27:26.530] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[14:27:26.534] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[14:27:26.537] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29
[14:27:26.541] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:27:26.545] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[14:27:26.549] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[14:27:26.552] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:27:26.556] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:27:26.561] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:27:26.565] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:27:26.568] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[14:27:26.604] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:27:26.605] <TB3>     INFO: CalDel:      154   129   105   129   142   130   120   134   141   125   124   135   137   128   146   125
[14:27:26.605] <TB3>     INFO: VthrComp:     52    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:27:26.608] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C1.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C2.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C3.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C4.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C5.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C6.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C7.dat
[14:27:26.609] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C8.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C9.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C10.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C11.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C12.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C13.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C14.dat
[14:27:26.610] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:27:26.610] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:27:26.610] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:27:26.610] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[14:27:26.610] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:27:26.695] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:27:26.695] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:27:26.695] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:27:26.695] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:27:26.699] <TB3>     INFO: ######################################################################
[14:27:26.699] <TB3>     INFO: PixTestTiming::doTest()
[14:27:26.699] <TB3>     INFO: ######################################################################
[14:27:26.699] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:26.699] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:27:26.699] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:26.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:27:28.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:27:30.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:27:33.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:27:35.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:27:37.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:27:39.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:27:42.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:27:44.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:27:46.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:27:49.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:27:51.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:27:53.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:27:55.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:27:58.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:28:00.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:28:02.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:28:04.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:28:05.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:28:07.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:28:08.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:28:10.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:28:11.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:28:13.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:28:14.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:28:18.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:28:21.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:28:25.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:28:28.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:28:31.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:28:35.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:28:38.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:28:42.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:28:43.575] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:28:45.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:28:46.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:28:48.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:28:50.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:28:52.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:28:53.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:28:55.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:28:57.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:28:59.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:29:02.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:29:04.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:29:06.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:29:08.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:29:11.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:29:13.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:29:15.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:29:17.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:29:20.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:29:22.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:29:24.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:29:27.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:29:29.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:29:31.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:29:33.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:29:36.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:29:38.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:29:40.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:29:42.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:29:45.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:29:47.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:29:49.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:29:52.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:29:54.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:29:56.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:29:58.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:30:01.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:30:03.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:30:05.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:30:08.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:30:10.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:30:12.565] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:30:14.838] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:30:17.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:30:19.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:30:21.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:30:23.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:30:26.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:30:30.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:30:32.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:30:33.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:30:35.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:30:36.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:30:38.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:30:39.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:30:41.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:30:42.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:30:44.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:30:45.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:30:47.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:30:48.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:30:50.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:30:52.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:30:53.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:30:55.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:30:56.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:30:58.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:30:59.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:31:01.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:31:02.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:31:04.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:31:05.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:31:07.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:31:10.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:31:12.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:31:14.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:31:17.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:31:19.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:31:21.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:31:23.900] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:31:26.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:31:28.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:31:30.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:31:32.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:31:35.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:31:37.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:31:39.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:31:42.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:31:44.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:31:46.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:31:48.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:31:51.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:31:53.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:31:55.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:31:58.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:32:00.665] <TB3>     INFO: TBM Phase Settings: 236
[14:32:00.665] <TB3>     INFO: 400MHz Phase: 3
[14:32:00.665] <TB3>     INFO: 160MHz Phase: 7
[14:32:00.665] <TB3>     INFO: Functional Phase Area: 5
[14:32:00.668] <TB3>     INFO: Test took 273969 ms.
[14:32:00.668] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:32:00.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:00.668] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:32:00.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:00.668] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:32:03.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:32:05.584] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:32:07.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:32:09.380] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:32:11.276] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:32:13.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:32:15.073] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:32:18.849] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:32:24.337] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:32:29.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:32:34.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:32:39.850] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:32:45.043] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:32:50.426] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:32:55.622] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:33:01.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:33:02.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:33:04.054] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:33:06.327] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:33:08.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:33:10.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:33:13.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:33:15.423] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:33:16.943] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:33:18.462] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:33:19.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:33:22.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:33:24.529] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:33:26.803] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:33:29.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:33:31.351] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:33:32.871] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:33:34.391] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:33:35.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:33:38.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:33:40.457] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:33:42.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:33:44.003] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:33:47.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:33:48.798] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:33:50.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:33:51.838] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:33:54.111] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:33:56.384] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:33:58.660] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:34:00.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:34:03.208] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:34:04.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:34:06.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:34:07.767] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:34:10.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:34:12.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:34:14.587] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:34:16.861] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:34:19.135] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:34:20.655] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:34:22.174] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:34:23.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:34:25.213] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:34:26.733] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:34:28.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:34:29.773] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:34:31.293] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:34:33.195] <TB3>     INFO: ROC Delay Settings: 228
[14:34:33.195] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:34:33.195] <TB3>     INFO: ROC Port 0 Delay: 4
[14:34:33.195] <TB3>     INFO: ROC Port 1 Delay: 4
[14:34:33.195] <TB3>     INFO: Functional ROC Area: 5
[14:34:33.198] <TB3>     INFO: Test took 152530 ms.
[14:34:33.198] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:34:33.199] <TB3>     INFO:    ----------------------------------------------------------------------
[14:34:33.199] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:34:33.199] <TB3>     INFO:    ----------------------------------------------------------------------
[14:34:34.342] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4388 4389 4389 4389 4389 4389 4389 4389 e062 c000 a101 8000 4389 4389 4389 4389 4389 4389 4389 4389 e062 c000 
[14:34:34.342] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 438a 438b 438b 438b 438b 4388 438b 438b e022 c000 a102 8040 438b 438b 438b 438b 438b 438b 438b 438b e022 c000 
[14:34:34.342] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4388 4388 4388 4388 4388 4389 4388 4388 e022 c000 a103 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:34:34.342] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:34:48.618] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:48.618] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:35:02.803] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:02.803] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:35:16.886] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:16.886] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:35:30.983] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:30.984] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:35:45.095] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:45.095] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:35:59.182] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:59.182] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:36:13.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:13.303] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:36:27.332] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:27.332] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:36:41.467] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:41.467] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:36:55.559] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:55.940] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:55.953] <TB3>     INFO: Decoding statistics:
[14:36:55.953] <TB3>     INFO:   General information:
[14:36:55.953] <TB3>     INFO: 	 16bit words read:         240000000
[14:36:55.953] <TB3>     INFO: 	 valid events total:       20000000
[14:36:55.953] <TB3>     INFO: 	 empty events:             20000000
[14:36:55.953] <TB3>     INFO: 	 valid events with pixels: 0
[14:36:55.954] <TB3>     INFO: 	 valid pixel hits:         0
[14:36:55.954] <TB3>     INFO:   Event errors: 	           0
[14:36:55.954] <TB3>     INFO: 	 start marker:             0
[14:36:55.954] <TB3>     INFO: 	 stop marker:              0
[14:36:55.954] <TB3>     INFO: 	 overflow:                 0
[14:36:55.954] <TB3>     INFO: 	 invalid 5bit words:       0
[14:36:55.954] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:36:55.954] <TB3>     INFO:   TBM errors: 		           0
[14:36:55.954] <TB3>     INFO: 	 flawed TBM headers:       0
[14:36:55.954] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:36:55.954] <TB3>     INFO: 	 event ID mismatches:      0
[14:36:55.954] <TB3>     INFO:   ROC errors: 		           0
[14:36:55.954] <TB3>     INFO: 	 missing ROC header(s):    0
[14:36:55.954] <TB3>     INFO: 	 misplaced readback start: 0
[14:36:55.954] <TB3>     INFO:   Pixel decoding errors:	   0
[14:36:55.954] <TB3>     INFO: 	 pixel data incomplete:    0
[14:36:55.954] <TB3>     INFO: 	 pixel address:            0
[14:36:55.954] <TB3>     INFO: 	 pulse height fill bit:    0
[14:36:55.954] <TB3>     INFO: 	 buffer corruption:        0
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO:    Read back bit status: 1
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO:    Timings are good!
[14:36:55.954] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:55.954] <TB3>     INFO: Test took 142755 ms.
[14:36:55.954] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:36:55.954] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:36:55.954] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:36:55.954] <TB3>     INFO: PixTestTiming::doTest took 569259 ms.
[14:36:55.954] <TB3>     INFO: PixTestTiming::doTest() done
[14:36:55.954] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:36:55.954] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:36:55.955] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:36:55.955] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:36:55.955] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:36:55.955] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:36:55.955] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:36:56.308] <TB3>     INFO: ######################################################################
[14:36:56.308] <TB3>     INFO: PixTestAlive::doTest()
[14:36:56.308] <TB3>     INFO: ######################################################################
[14:36:56.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:56.312] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:36:56.312] <TB3>     INFO:    ----------------------------------------------------------------------
[14:36:56.313] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:56.659] <TB3>     INFO: Expecting 41600 events.
[14:37:00.775] <TB3>     INFO: 41600 events read in total (3401ms).
[14:37:00.775] <TB3>     INFO: Test took 4462ms.
[14:37:00.783] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:00.783] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:37:00.783] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:37:01.162] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:37:01.162] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
[14:37:01.162] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
[14:37:01.165] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:01.165] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:37:01.165] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:01.167] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:01.513] <TB3>     INFO: Expecting 41600 events.
[14:37:04.473] <TB3>     INFO: 41600 events read in total (2246ms).
[14:37:04.474] <TB3>     INFO: Test took 3307ms.
[14:37:04.474] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:04.474] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:37:04.474] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:37:04.474] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:37:04.881] <TB3>     INFO: PixTestAlive::maskTest() done
[14:37:04.881] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:37:04.884] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:04.884] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:37:04.884] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:04.885] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:05.230] <TB3>     INFO: Expecting 41600 events.
[14:37:09.315] <TB3>     INFO: 41600 events read in total (3371ms).
[14:37:09.315] <TB3>     INFO: Test took 4430ms.
[14:37:09.323] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:09.323] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:37:09.323] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:37:09.699] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:37:09.700] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:37:09.700] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:37:09.700] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:37:09.708] <TB3>     INFO: ######################################################################
[14:37:09.708] <TB3>     INFO: PixTestTrim::doTest()
[14:37:09.708] <TB3>     INFO: ######################################################################
[14:37:09.716] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:09.716] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:37:09.716] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:09.795] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:37:09.795] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:37:09.815] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:09.815] <TB3>     INFO:     run 1 of 1
[14:37:09.815] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:10.158] <TB3>     INFO: Expecting 5025280 events.
[14:37:55.255] <TB3>     INFO: 1376784 events read in total (44382ms).
[14:38:39.318] <TB3>     INFO: 2739424 events read in total (88446ms).
[14:39:23.260] <TB3>     INFO: 4107288 events read in total (132387ms).
[14:39:52.917] <TB3>     INFO: 5025280 events read in total (162044ms).
[14:39:52.959] <TB3>     INFO: Test took 163144ms.
[14:39:53.025] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:53.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:54.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:56.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:57.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:58.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:00.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:01.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:03.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:04.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:05.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:07.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:08.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:10.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:11.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:12.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:14.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:15.762] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 211447808
[14:40:15.765] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.928 minThrLimit = 103.859 minThrNLimit = 130.774 -> result = 103.928 -> 103
[14:40:15.766] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.586 minThrLimit = 104.451 minThrNLimit = 136.268 -> result = 104.586 -> 104
[14:40:15.767] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.255 minThrLimit = 109.247 minThrNLimit = 137.043 -> result = 109.255 -> 109
[14:40:15.768] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3657 minThrLimit = 99.365 minThrNLimit = 127.384 -> result = 99.3657 -> 99
[14:40:15.769] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.493 minThrLimit = 100.448 minThrNLimit = 130.099 -> result = 100.493 -> 100
[14:40:15.770] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2423 minThrLimit = 94.2415 minThrNLimit = 119.706 -> result = 94.2423 -> 94
[14:40:15.770] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8544 minThrLimit = 99.8515 minThrNLimit = 128.932 -> result = 99.8544 -> 99
[14:40:15.771] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.541 minThrLimit = 92.5399 minThrNLimit = 118.532 -> result = 92.541 -> 92
[14:40:15.771] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5453 minThrLimit = 96.5396 minThrNLimit = 122.907 -> result = 96.5453 -> 96
[14:40:15.771] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.115 minThrLimit = 104.077 minThrNLimit = 134.31 -> result = 104.115 -> 104
[14:40:15.772] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.886 minThrLimit = 102.802 minThrNLimit = 129.402 -> result = 102.886 -> 102
[14:40:15.772] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.257 minThrLimit = 108.237 minThrNLimit = 134.192 -> result = 108.257 -> 108
[14:40:15.772] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.935 minThrLimit = 104.875 minThrNLimit = 133.234 -> result = 104.935 -> 104
[14:40:15.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.803 minThrLimit = 102.79 minThrNLimit = 129.314 -> result = 102.803 -> 102
[14:40:15.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.378 minThrLimit = 108.254 minThrNLimit = 138.967 -> result = 108.378 -> 108
[14:40:15.773] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7131 minThrLimit = 93.7113 minThrNLimit = 119.801 -> result = 93.7131 -> 93
[14:40:15.774] <TB3>     INFO: ROC 0 VthrComp = 103
[14:40:15.777] <TB3>     INFO: ROC 1 VthrComp = 104
[14:40:15.777] <TB3>     INFO: ROC 2 VthrComp = 109
[14:40:15.778] <TB3>     INFO: ROC 3 VthrComp = 99
[14:40:15.787] <TB3>     INFO: ROC 4 VthrComp = 100
[14:40:15.796] <TB3>     INFO: ROC 5 VthrComp = 94
[14:40:15.797] <TB3>     INFO: ROC 6 VthrComp = 99
[14:40:15.797] <TB3>     INFO: ROC 7 VthrComp = 92
[14:40:15.798] <TB3>     INFO: ROC 8 VthrComp = 96
[14:40:15.799] <TB3>     INFO: ROC 9 VthrComp = 104
[14:40:15.801] <TB3>     INFO: ROC 10 VthrComp = 102
[14:40:15.802] <TB3>     INFO: ROC 11 VthrComp = 108
[14:40:15.802] <TB3>     INFO: ROC 12 VthrComp = 104
[14:40:15.802] <TB3>     INFO: ROC 13 VthrComp = 102
[14:40:15.802] <TB3>     INFO: ROC 14 VthrComp = 108
[14:40:15.802] <TB3>     INFO: ROC 15 VthrComp = 93
[14:40:15.802] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:40:15.802] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:15.820] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:15.820] <TB3>     INFO:     run 1 of 1
[14:40:15.820] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:16.169] <TB3>     INFO: Expecting 5025280 events.
[14:40:51.661] <TB3>     INFO: 885360 events read in total (34778ms).
[14:41:26.899] <TB3>     INFO: 1770224 events read in total (70016ms).
[14:42:02.122] <TB3>     INFO: 2654472 events read in total (105239ms).
[14:42:37.332] <TB3>     INFO: 3530416 events read in total (140449ms).
[14:43:12.477] <TB3>     INFO: 4401632 events read in total (175595ms).
[14:43:37.959] <TB3>     INFO: 5025280 events read in total (201076ms).
[14:43:38.036] <TB3>     INFO: Test took 202217ms.
[14:43:38.222] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:38.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:40.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:41.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:43.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:44.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:46.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:48.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:49.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:51.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:52.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:54.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:55.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:57.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:59.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:00.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:02.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:03.778] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246497280
[14:44:03.782] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.2768 for pixel 8/13 mean/min/max = 47.2496/33.135/61.3643
[14:44:03.782] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4217 for pixel 9/3 mean/min/max = 45.5765/34.6288/56.5243
[14:44:03.782] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.7402 for pixel 51/2 mean/min/max = 47.176/34.5962/59.7559
[14:44:03.783] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.869 for pixel 17/9 mean/min/max = 43.6156/32.1476/55.0835
[14:44:03.783] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.138 for pixel 11/11 mean/min/max = 44.2444/32.2381/56.2507
[14:44:03.783] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4498 for pixel 8/21 mean/min/max = 44.6939/32.5734/56.8144
[14:44:03.784] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.6119 for pixel 0/32 mean/min/max = 44.3616/32.0899/56.6333
[14:44:03.784] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4311 for pixel 1/79 mean/min/max = 44.726/33.9933/55.4587
[14:44:03.784] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.8934 for pixel 0/1 mean/min/max = 44.5082/32.1175/56.899
[14:44:03.785] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.3106 for pixel 1/66 mean/min/max = 45.2295/34.148/56.3109
[14:44:03.785] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7445 for pixel 22/13 mean/min/max = 44.7739/32.7641/56.7837
[14:44:03.785] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.134 for pixel 12/8 mean/min/max = 46.5601/34.9164/58.2037
[14:44:03.786] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.4584 for pixel 19/64 mean/min/max = 45.803/35.0725/56.5336
[14:44:03.786] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.1821 for pixel 0/53 mean/min/max = 44.3788/32.5475/56.2101
[14:44:03.786] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3038 for pixel 16/63 mean/min/max = 45.5009/35.2699/55.7319
[14:44:03.787] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.684 for pixel 8/3 mean/min/max = 45.2947/33.2322/57.3572
[14:44:03.787] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:03.924] <TB3>     INFO: Expecting 411648 events.
[14:44:11.906] <TB3>     INFO: 411648 events read in total (7267ms).
[14:44:11.914] <TB3>     INFO: Expecting 411648 events.
[14:44:19.849] <TB3>     INFO: 411648 events read in total (7275ms).
[14:44:19.862] <TB3>     INFO: Expecting 411648 events.
[14:44:27.389] <TB3>     INFO: 411648 events read in total (6877ms).
[14:44:27.401] <TB3>     INFO: Expecting 411648 events.
[14:44:34.999] <TB3>     INFO: 411648 events read in total (6934ms).
[14:44:35.016] <TB3>     INFO: Expecting 411648 events.
[14:44:42.628] <TB3>     INFO: 411648 events read in total (6960ms).
[14:44:42.647] <TB3>     INFO: Expecting 411648 events.
[14:44:50.246] <TB3>     INFO: 411648 events read in total (6949ms).
[14:44:50.265] <TB3>     INFO: Expecting 411648 events.
[14:44:57.859] <TB3>     INFO: 411648 events read in total (6941ms).
[14:44:57.883] <TB3>     INFO: Expecting 411648 events.
[14:45:05.510] <TB3>     INFO: 411648 events read in total (6983ms).
[14:45:05.537] <TB3>     INFO: Expecting 411648 events.
[14:45:13.139] <TB3>     INFO: 411648 events read in total (6963ms).
[14:45:13.168] <TB3>     INFO: Expecting 411648 events.
[14:45:20.826] <TB3>     INFO: 411648 events read in total (7015ms).
[14:45:20.856] <TB3>     INFO: Expecting 411648 events.
[14:45:28.480] <TB3>     INFO: 411648 events read in total (6986ms).
[14:45:28.514] <TB3>     INFO: Expecting 411648 events.
[14:45:36.153] <TB3>     INFO: 411648 events read in total (7002ms).
[14:45:36.192] <TB3>     INFO: Expecting 411648 events.
[14:45:43.802] <TB3>     INFO: 411648 events read in total (6978ms).
[14:45:43.841] <TB3>     INFO: Expecting 411648 events.
[14:45:51.452] <TB3>     INFO: 411648 events read in total (6979ms).
[14:45:51.493] <TB3>     INFO: Expecting 411648 events.
[14:45:59.110] <TB3>     INFO: 411648 events read in total (6985ms).
[14:45:59.157] <TB3>     INFO: Expecting 411648 events.
[14:46:06.733] <TB3>     INFO: 411648 events read in total (6953ms).
[14:46:06.778] <TB3>     INFO: Test took 122991ms.
[14:46:07.294] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 137; old thr = 33.2641 ... break
[14:46:07.347] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4811 < 35 for itrim+1 = 116; old thr = 34.9482 ... break
[14:46:07.381] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9946 < 35 for itrim+1 = 108; old thr = 34.9678 ... break
[14:46:07.432] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9735 < 35 for itrim+1 = 107; old thr = 34.7458 ... break
[14:46:07.476] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5571 < 35 for itrim = 111; old thr = 34.149 ... break
[14:46:07.516] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7951 < 35 for itrim+1 = 99; old thr = 34.9978 ... break
[14:46:07.554] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.931 < 35 for itrim+1 = 108; old thr = 34.955 ... break
[14:46:07.598] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3208 < 35 for itrim = 114; old thr = 34.0225 ... break
[14:46:07.629] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.208 < 35 for itrim = 101; old thr = 34.2333 ... break
[14:46:07.672] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6156 < 35 for itrim = 114; old thr = 33.5885 ... break
[14:46:07.713] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0683 < 35 for itrim = 101; old thr = 34.5242 ... break
[14:46:07.749] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.804 < 35 for itrim+1 = 109; old thr = 34.6948 ... break
[14:46:07.792] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0761 < 35 for itrim+1 = 99; old thr = 34.5213 ... break
[14:46:07.833] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2967 < 35 for itrim+1 = 98; old thr = 34.9126 ... break
[14:46:07.878] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2686 < 35 for itrim = 101; old thr = 34.5365 ... break
[14:46:07.918] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7102 < 35 for itrim+1 = 111; old thr = 34.3783 ... break
[14:46:07.995] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:46:08.005] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:08.005] <TB3>     INFO:     run 1 of 1
[14:46:08.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:08.349] <TB3>     INFO: Expecting 5025280 events.
[14:46:44.249] <TB3>     INFO: 871544 events read in total (35185ms).
[14:47:19.151] <TB3>     INFO: 1741832 events read in total (70087ms).
[14:47:54.085] <TB3>     INFO: 2612024 events read in total (105022ms).
[14:48:28.854] <TB3>     INFO: 3472496 events read in total (139790ms).
[14:49:03.661] <TB3>     INFO: 4328232 events read in total (174598ms).
[14:49:31.997] <TB3>     INFO: 5025280 events read in total (202933ms).
[14:49:32.071] <TB3>     INFO: Test took 204066ms.
[14:49:32.251] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:32.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:34.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:35.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:37.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:38.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:40.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:41.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:43.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:44.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:46.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:47.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:49.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:50.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:52.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:54.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:55.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:57.171] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314535936
[14:49:57.173] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.387637 .. 51.294347
[14:49:57.247] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:49:57.257] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:57.258] <TB3>     INFO:     run 1 of 1
[14:49:57.258] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:57.604] <TB3>     INFO: Expecting 2030080 events.
[14:50:37.671] <TB3>     INFO: 1145904 events read in total (39348ms).
[14:51:09.019] <TB3>     INFO: 2030080 events read in total (70696ms).
[14:51:09.042] <TB3>     INFO: Test took 71785ms.
[14:51:09.087] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:09.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:10.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:11.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:12.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:13.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:14.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:15.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:16.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:17.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:18.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:19.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:20.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:21.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:22.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:23.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:24.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:25.363] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248635392
[14:51:25.445] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.686318 .. 46.043339
[14:51:25.527] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:51:25.537] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:25.538] <TB3>     INFO:     run 1 of 1
[14:51:25.538] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:25.892] <TB3>     INFO: Expecting 1664000 events.
[14:52:06.835] <TB3>     INFO: 1139504 events read in total (40228ms).
[14:52:25.664] <TB3>     INFO: 1664000 events read in total (59057ms).
[14:52:25.678] <TB3>     INFO: Test took 60140ms.
[14:52:25.713] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:25.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:26.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:27.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:28.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:29.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:30.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:31.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:32.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:33.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:34.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:35.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:36.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:37.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:38.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:39.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:40.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:41.318] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299081728
[14:52:41.400] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.067695 .. 42.300569
[14:52:41.474] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:52:41.484] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:52:41.484] <TB3>     INFO:     run 1 of 1
[14:52:41.485] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:41.828] <TB3>     INFO: Expecting 1431040 events.
[14:53:24.027] <TB3>     INFO: 1162680 events read in total (41484ms).
[14:53:33.750] <TB3>     INFO: 1431040 events read in total (51207ms).
[14:53:33.760] <TB3>     INFO: Test took 52276ms.
[14:53:33.789] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:33.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:34.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:35.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:36.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:37.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:38.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:39.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:40.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:41.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:42.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:43.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:44.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:45.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:46.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:46.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:47.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:48.865] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248635392
[14:53:48.946] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.082799 .. 42.300569
[14:53:49.021] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:53:49.031] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:49.031] <TB3>     INFO:     run 1 of 1
[14:53:49.031] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:49.376] <TB3>     INFO: Expecting 1297920 events.
[14:54:30.445] <TB3>     INFO: 1125528 events read in total (40354ms).
[14:54:36.968] <TB3>     INFO: 1297920 events read in total (46878ms).
[14:54:36.981] <TB3>     INFO: Test took 47950ms.
[14:54:37.012] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:37.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:38.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:38.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:39.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:40.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:41.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:42.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:43.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:44.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:45.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:46.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:47.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:48.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:49.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:50.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:51.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:52.233] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308158464
[14:54:52.319] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:54:52.319] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:54:52.329] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:52.330] <TB3>     INFO:     run 1 of 1
[14:54:52.330] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:52.678] <TB3>     INFO: Expecting 1364480 events.
[14:55:32.560] <TB3>     INFO: 1075432 events read in total (39165ms).
[14:55:43.288] <TB3>     INFO: 1364480 events read in total (49893ms).
[14:55:43.301] <TB3>     INFO: Test took 50971ms.
[14:55:43.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:43.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:44.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:45.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:46.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:47.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:48.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:49.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:50.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:51.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:52.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:53.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:54.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:55.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:56.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:57.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:58.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:59.594] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283054080
[14:55:59.627] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[14:55:59.628] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[14:55:59.630] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[14:55:59.630] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[14:55:59.630] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[14:55:59.631] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[14:55:59.632] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[14:55:59.632] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[14:55:59.632] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[14:55:59.632] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C0.dat
[14:55:59.639] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C1.dat
[14:55:59.647] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C2.dat
[14:55:59.654] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C3.dat
[14:55:59.661] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C4.dat
[14:55:59.667] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C5.dat
[14:55:59.674] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C6.dat
[14:55:59.681] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C7.dat
[14:55:59.688] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C8.dat
[14:55:59.696] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C9.dat
[14:55:59.703] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C10.dat
[14:55:59.709] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C11.dat
[14:55:59.716] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C12.dat
[14:55:59.723] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C13.dat
[14:55:59.730] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C14.dat
[14:55:59.737] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C15.dat
[14:55:59.744] <TB3>     INFO: PixTestTrim::trimTest() done
[14:55:59.744] <TB3>     INFO: vtrim:     137 116 108 107 111  99 108 114 101 114 101 109  99  98 101 111 
[14:55:59.744] <TB3>     INFO: vthrcomp:  103 104 109  99 100  94  99  92  96 104 102 108 104 102 108  93 
[14:55:59.744] <TB3>     INFO: vcal mean:  35.01  34.99  34.99  34.94  34.97  34.98  34.97  34.96  34.95  34.97  34.95  35.01  34.97  34.97  35.01  34.95 
[14:55:59.744] <TB3>     INFO: vcal RMS:    0.88   0.78   0.86   0.96   0.81   0.80   0.80   0.77   0.82   0.81   0.80   0.84   0.81   0.98   0.78   0.80 
[14:55:59.744] <TB3>     INFO: bits mean:   9.49   8.78   7.87  10.25   9.80   9.80   9.59   9.58   9.52   9.44   9.49   8.78   9.02   9.58   8.98   9.51 
[14:55:59.744] <TB3>     INFO: bits RMS:    2.44   2.69   2.92   2.51   2.65   2.56   2.76   2.50   2.78   2.46   2.69   2.56   2.50   2.71   2.50   2.60 
[14:55:59.756] <TB3>     INFO:    ----------------------------------------------------------------------
[14:55:59.756] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:55:59.756] <TB3>     INFO:    ----------------------------------------------------------------------
[14:55:59.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:55:59.763] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:55:59.773] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:59.773] <TB3>     INFO:     run 1 of 1
[14:55:59.773] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:00.118] <TB3>     INFO: Expecting 4160000 events.
[14:56:46.613] <TB3>     INFO: 1157170 events read in total (45780ms).
[14:57:32.527] <TB3>     INFO: 2303010 events read in total (91694ms).
[14:58:18.649] <TB3>     INFO: 3438240 events read in total (137817ms).
[14:58:48.027] <TB3>     INFO: 4160000 events read in total (167194ms).
[14:58:48.098] <TB3>     INFO: Test took 168325ms.
[14:58:48.233] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:48.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:50.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:52.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:54.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:55.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:57.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:59.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:01.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:03.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:05.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:06.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:08.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:10.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:12.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:14.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:16.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:18.216] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264343552
[14:59:18.217] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:59:18.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:59:18.293] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:59:18.304] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:18.304] <TB3>     INFO:     run 1 of 1
[14:59:18.304] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:18.655] <TB3>     INFO: Expecting 3598400 events.
[15:00:05.595] <TB3>     INFO: 1203025 events read in total (46225ms).
[15:00:52.275] <TB3>     INFO: 2389355 events read in total (92906ms).
[15:01:39.400] <TB3>     INFO: 3567755 events read in total (140031ms).
[15:01:41.004] <TB3>     INFO: 3598400 events read in total (141634ms).
[15:01:41.049] <TB3>     INFO: Test took 142746ms.
[15:01:41.150] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:41.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:43.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:44.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:46.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:48.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:49.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:51.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:53.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:55.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:56.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:58.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:00.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:01.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:03.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:05.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:07.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:08.750] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362577920
[15:02:08.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:02:08.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:02:08.836] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:02:08.854] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:08.854] <TB3>     INFO:     run 1 of 1
[15:02:08.854] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:09.201] <TB3>     INFO: Expecting 3348800 events.
[15:02:58.727] <TB3>     INFO: 1257490 events read in total (48811ms).
[15:03:48.087] <TB3>     INFO: 2492120 events read in total (98171ms).
[15:04:22.012] <TB3>     INFO: 3348800 events read in total (132096ms).
[15:04:22.050] <TB3>     INFO: Test took 133197ms.
[15:04:22.127] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:22.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:23.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:25.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:27.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:28.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:30.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:32.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:33.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:35.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:37.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:39.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:40.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:42.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:44.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:45.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:47.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:49.405] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248647680
[15:04:49.406] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:04:49.489] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:04:49.489] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[15:04:49.501] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:49.501] <TB3>     INFO:     run 1 of 1
[15:04:49.501] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:49.854] <TB3>     INFO: Expecting 3390400 events.
[15:05:39.331] <TB3>     INFO: 1247705 events read in total (48762ms).
[15:06:26.659] <TB3>     INFO: 2473125 events read in total (96090ms).
[15:07:03.237] <TB3>     INFO: 3390400 events read in total (132668ms).
[15:07:03.276] <TB3>     INFO: Test took 133775ms.
[15:07:03.356] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:03.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:05.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:06.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:08.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:10.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:11.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:13.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:15.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:16.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:18.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:20.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:21.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:23.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:24.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:26.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:28.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:29.912] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270585856
[15:07:29.913] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:07:29.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:07:29.988] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:07:29.999] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:29.999] <TB3>     INFO:     run 1 of 1
[15:07:29.999] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:30.355] <TB3>     INFO: Expecting 3348800 events.
[15:08:19.706] <TB3>     INFO: 1257155 events read in total (48633ms).
[15:09:08.046] <TB3>     INFO: 2490940 events read in total (96973ms).
[15:09:40.920] <TB3>     INFO: 3348800 events read in total (129848ms).
[15:09:40.978] <TB3>     INFO: Test took 130980ms.
[15:09:41.069] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:41.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:42.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:44.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:46.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:47.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:49.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:51.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:52.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:54.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:56.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:58.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:59.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:01.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:03.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:05.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:06.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:08.530] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291983360
[15:10:08.531] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.87847, thr difference RMS: 1.20052
[15:10:08.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.17855, thr difference RMS: 1.73521
[15:10:08.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.1019, thr difference RMS: 1.27397
[15:10:08.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.98756, thr difference RMS: 1.72395
[15:10:08.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.41407, thr difference RMS: 1.62239
[15:10:08.532] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.08867, thr difference RMS: 1.4346
[15:10:08.533] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.5168, thr difference RMS: 1.57193
[15:10:08.533] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.17725, thr difference RMS: 1.35335
[15:10:08.533] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.50817, thr difference RMS: 1.58489
[15:10:08.533] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.02088, thr difference RMS: 1.74031
[15:10:08.533] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.51807, thr difference RMS: 1.80647
[15:10:08.534] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.098, thr difference RMS: 1.31119
[15:10:08.534] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.3708, thr difference RMS: 1.49305
[15:10:08.534] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.92088, thr difference RMS: 1.66659
[15:10:08.534] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.94759, thr difference RMS: 1.63021
[15:10:08.534] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.47106, thr difference RMS: 1.58765
[15:10:08.535] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.7546, thr difference RMS: 1.19416
[15:10:08.535] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.12444, thr difference RMS: 1.72661
[15:10:08.535] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.0755, thr difference RMS: 1.26557
[15:10:08.535] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.00404, thr difference RMS: 1.73668
[15:10:08.535] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.36558, thr difference RMS: 1.6342
[15:10:08.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.19162, thr difference RMS: 1.43276
[15:10:08.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.51301, thr difference RMS: 1.57904
[15:10:08.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.0656, thr difference RMS: 1.37619
[15:10:08.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.47932, thr difference RMS: 1.57305
[15:10:08.536] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.93527, thr difference RMS: 1.75107
[15:10:08.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.55024, thr difference RMS: 1.79338
[15:10:08.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.0831, thr difference RMS: 1.2978
[15:10:08.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4805, thr difference RMS: 1.51428
[15:10:08.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.95103, thr difference RMS: 1.66066
[15:10:08.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.78874, thr difference RMS: 1.60313
[15:10:08.538] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35621, thr difference RMS: 1.58569
[15:10:08.538] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.78318, thr difference RMS: 1.20503
[15:10:08.538] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.14516, thr difference RMS: 1.7136
[15:10:08.538] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0888, thr difference RMS: 1.24246
[15:10:08.538] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.07378, thr difference RMS: 1.73603
[15:10:08.539] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.38672, thr difference RMS: 1.62833
[15:10:08.539] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.3229, thr difference RMS: 1.39864
[15:10:08.539] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.54869, thr difference RMS: 1.58282
[15:10:08.539] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.0376, thr difference RMS: 1.35957
[15:10:08.539] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.48798, thr difference RMS: 1.57542
[15:10:08.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.95646, thr difference RMS: 1.75336
[15:10:08.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.66981, thr difference RMS: 1.8092
[15:10:08.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.0913, thr difference RMS: 1.30904
[15:10:08.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5962, thr difference RMS: 1.51328
[15:10:08.540] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.9494, thr difference RMS: 1.6377
[15:10:08.541] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.84223, thr difference RMS: 1.61002
[15:10:08.541] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.39487, thr difference RMS: 1.59523
[15:10:08.541] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.76011, thr difference RMS: 1.21084
[15:10:08.541] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.23407, thr difference RMS: 1.72616
[15:10:08.541] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1132, thr difference RMS: 1.25997
[15:10:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.20608, thr difference RMS: 1.72125
[15:10:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.3468, thr difference RMS: 1.61277
[15:10:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.43683, thr difference RMS: 1.40956
[15:10:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.54597, thr difference RMS: 1.57108
[15:10:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.11037, thr difference RMS: 1.34151
[15:10:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.48803, thr difference RMS: 1.54309
[15:10:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.01245, thr difference RMS: 1.75084
[15:10:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.77192, thr difference RMS: 1.804
[15:10:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.1938, thr difference RMS: 1.29711
[15:10:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.7573, thr difference RMS: 1.49326
[15:10:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.95228, thr difference RMS: 1.63928
[15:10:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.92016, thr difference RMS: 1.5957
[15:10:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.41503, thr difference RMS: 1.61208
[15:10:08.659] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:10:08.662] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1978 seconds
[15:10:08.662] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:10:09.367] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:10:09.367] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:10:09.373] <TB3>     INFO: ######################################################################
[15:10:09.373] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:10:09.375] <TB3>     INFO: ######################################################################
[15:10:09.375] <TB3>     INFO:    ----------------------------------------------------------------------
[15:10:09.375] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:10:09.375] <TB3>     INFO:    ----------------------------------------------------------------------
[15:10:09.375] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:10:09.385] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:10:09.385] <TB3>     INFO:     run 1 of 1
[15:10:09.385] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:09.730] <TB3>     INFO: Expecting 59072000 events.
[15:10:37.515] <TB3>     INFO: 1072800 events read in total (27071ms).
[15:11:05.447] <TB3>     INFO: 2142000 events read in total (55003ms).
[15:11:33.850] <TB3>     INFO: 3212200 events read in total (83406ms).
[15:12:02.380] <TB3>     INFO: 4283200 events read in total (111936ms).
[15:12:30.735] <TB3>     INFO: 5351800 events read in total (140291ms).
[15:12:59.387] <TB3>     INFO: 6422000 events read in total (168943ms).
[15:13:27.973] <TB3>     INFO: 7492200 events read in total (197529ms).
[15:13:56.523] <TB3>     INFO: 8560600 events read in total (226079ms).
[15:14:25.226] <TB3>     INFO: 9631000 events read in total (254782ms).
[15:14:53.844] <TB3>     INFO: 10701400 events read in total (283400ms).
[15:15:22.469] <TB3>     INFO: 11769800 events read in total (312026ms).
[15:15:51.126] <TB3>     INFO: 12839200 events read in total (340682ms).
[15:16:19.710] <TB3>     INFO: 13910400 events read in total (369266ms).
[15:16:48.361] <TB3>     INFO: 14978200 events read in total (397917ms).
[15:17:17.042] <TB3>     INFO: 16046000 events read in total (426598ms).
[15:17:45.686] <TB3>     INFO: 17118200 events read in total (455243ms).
[15:18:14.341] <TB3>     INFO: 18186800 events read in total (483897ms).
[15:18:43.019] <TB3>     INFO: 19255000 events read in total (512575ms).
[15:19:11.757] <TB3>     INFO: 20327200 events read in total (541313ms).
[15:19:40.424] <TB3>     INFO: 21395600 events read in total (569980ms).
[15:20:09.060] <TB3>     INFO: 22463800 events read in total (598616ms).
[15:20:37.704] <TB3>     INFO: 23535600 events read in total (627260ms).
[15:21:06.395] <TB3>     INFO: 24604400 events read in total (655951ms).
[15:21:35.030] <TB3>     INFO: 25672800 events read in total (684586ms).
[15:22:03.665] <TB3>     INFO: 26743400 events read in total (713221ms).
[15:22:32.279] <TB3>     INFO: 27812800 events read in total (741835ms).
[15:23:00.863] <TB3>     INFO: 28881200 events read in total (770419ms).
[15:23:29.430] <TB3>     INFO: 29950400 events read in total (798986ms).
[15:23:58.154] <TB3>     INFO: 31021200 events read in total (827710ms).
[15:24:26.729] <TB3>     INFO: 32089200 events read in total (856285ms).
[15:24:55.295] <TB3>     INFO: 33157800 events read in total (884851ms).
[15:25:23.938] <TB3>     INFO: 34229600 events read in total (913494ms).
[15:25:52.690] <TB3>     INFO: 35297800 events read in total (942246ms).
[15:26:21.500] <TB3>     INFO: 36366000 events read in total (971056ms).
[15:26:50.200] <TB3>     INFO: 37437800 events read in total (999756ms).
[15:27:18.976] <TB3>     INFO: 38506600 events read in total (1028532ms).
[15:27:47.684] <TB3>     INFO: 39575000 events read in total (1057240ms).
[15:28:16.434] <TB3>     INFO: 40647000 events read in total (1085990ms).
[15:28:45.101] <TB3>     INFO: 41715600 events read in total (1114657ms).
[15:29:13.750] <TB3>     INFO: 42783600 events read in total (1143306ms).
[15:29:42.441] <TB3>     INFO: 43853800 events read in total (1171997ms).
[15:30:11.103] <TB3>     INFO: 44923400 events read in total (1200659ms).
[15:30:39.776] <TB3>     INFO: 45991200 events read in total (1229332ms).
[15:31:08.580] <TB3>     INFO: 47060800 events read in total (1258136ms).
[15:31:37.410] <TB3>     INFO: 48131800 events read in total (1286966ms).
[15:32:06.199] <TB3>     INFO: 49200200 events read in total (1315755ms).
[15:32:35.034] <TB3>     INFO: 50267800 events read in total (1344590ms).
[15:33:03.756] <TB3>     INFO: 51339800 events read in total (1373312ms).
[15:33:32.462] <TB3>     INFO: 52408200 events read in total (1402018ms).
[15:34:01.218] <TB3>     INFO: 53476200 events read in total (1430774ms).
[15:34:29.974] <TB3>     INFO: 54546400 events read in total (1459530ms).
[15:34:58.737] <TB3>     INFO: 55616600 events read in total (1488293ms).
[15:35:27.528] <TB3>     INFO: 56684200 events read in total (1517084ms).
[15:35:56.255] <TB3>     INFO: 57752000 events read in total (1545811ms).
[15:36:25.229] <TB3>     INFO: 58824400 events read in total (1574785ms).
[15:36:32.129] <TB3>     INFO: 59072000 events read in total (1581685ms).
[15:36:32.150] <TB3>     INFO: Test took 1582765ms.
[15:36:32.214] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:32.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:32.342] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:33.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:33.508] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:34.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:34.671] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:35.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:35.835] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:37.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:37.010] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:38.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:38.180] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:39.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:39.350] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:40.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:40.531] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:41.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:41.707] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:42.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:42.877] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:44.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:44.042] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:45.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:45.207] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:46.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:46.392] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:47.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:47.570] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:48.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:48.742] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:49.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:49.928] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:51.107] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414019584
[15:36:51.138] <TB3>     INFO: PixTestScurves::scurves() done 
[15:36:51.138] <TB3>     INFO: Vcal mean:  35.18  35.04  35.14  35.03  35.01  35.08  35.04  35.09  35.07  35.05  35.01  35.11  35.01  35.08  35.12  35.06 
[15:36:51.138] <TB3>     INFO: Vcal RMS:    0.74   0.63   0.73   0.87   0.68   0.68   0.66   0.63   0.69   0.67   0.66   0.70   0.67   0.86   0.65   0.70 
[15:36:51.138] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:36:51.216] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:36:51.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:36:51.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:36:51.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:36:51.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:36:51.217] <TB3>     INFO: ######################################################################
[15:36:51.217] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:36:51.217] <TB3>     INFO: ######################################################################
[15:36:51.221] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:36:51.565] <TB3>     INFO: Expecting 41600 events.
[15:36:55.624] <TB3>     INFO: 41600 events read in total (3334ms).
[15:36:55.625] <TB3>     INFO: Test took 4404ms.
[15:36:55.632] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:55.632] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:36:55.632] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:36:55.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 6, 56] has eff 0/10
[15:36:55.637] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 6, 56]
[15:36:55.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 0, 75] has eff 0/10
[15:36:55.638] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 0, 75]
[15:36:55.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:36:55.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:36:55.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:36:55.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:36:55.982] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:36:56.326] <TB3>     INFO: Expecting 41600 events.
[15:37:00.449] <TB3>     INFO: 41600 events read in total (3408ms).
[15:37:00.449] <TB3>     INFO: Test took 4467ms.
[15:37:00.457] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:00.457] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:37:00.457] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.851
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.243
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.244
[15:37:00.462] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.175
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.361
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 175
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.434
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.026
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 175
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.324
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.363
[15:37:00.463] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.711
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 166
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.565
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.948
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 168
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.208
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.394
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.962
[15:37:00.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:37:00.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.146
[15:37:00.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 179
[15:37:00.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:37:00.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:37:00.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:37:00.551] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:37:00.901] <TB3>     INFO: Expecting 41600 events.
[15:37:05.065] <TB3>     INFO: 41600 events read in total (3449ms).
[15:37:05.066] <TB3>     INFO: Test took 4515ms.
[15:37:05.074] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:05.074] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:37:05.074] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:37:05.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:37:05.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 11
[15:37:05.078] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.565
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 61
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.299
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 80
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2829
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 63
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6814
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3104
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 65
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9081
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 83
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8588
[15:37:05.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 62
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.5686
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 90
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.667
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0365
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2308
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 66
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4635
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 61
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8233
[15:37:05.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 81
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6873
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 78
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6911
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 67
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.128
[15:37:05.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[15:37:05.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[15:37:05.494] <TB3>     INFO: Expecting 2560 events.
[15:37:06.450] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:06.451] <TB3>     INFO: Test took 1368ms.
[15:37:06.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:06.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[15:37:06.958] <TB3>     INFO: Expecting 2560 events.
[15:37:07.912] <TB3>     INFO: 2560 events read in total (239ms).
[15:37:07.913] <TB3>     INFO: Test took 1460ms.
[15:37:07.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:07.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[15:37:08.420] <TB3>     INFO: Expecting 2560 events.
[15:37:09.378] <TB3>     INFO: 2560 events read in total (243ms).
[15:37:09.378] <TB3>     INFO: Test took 1463ms.
[15:37:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:09.378] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:37:09.889] <TB3>     INFO: Expecting 2560 events.
[15:37:10.846] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:10.846] <TB3>     INFO: Test took 1468ms.
[15:37:10.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:10.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 4 4
[15:37:11.355] <TB3>     INFO: Expecting 2560 events.
[15:37:12.311] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:12.312] <TB3>     INFO: Test took 1466ms.
[15:37:12.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:12.314] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 5 5
[15:37:12.819] <TB3>     INFO: Expecting 2560 events.
[15:37:13.776] <TB3>     INFO: 2560 events read in total (241ms).
[15:37:13.777] <TB3>     INFO: Test took 1462ms.
[15:37:13.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:13.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:37:14.284] <TB3>     INFO: Expecting 2560 events.
[15:37:15.241] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:15.241] <TB3>     INFO: Test took 1464ms.
[15:37:15.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:15.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 7 7
[15:37:15.749] <TB3>     INFO: Expecting 2560 events.
[15:37:16.707] <TB3>     INFO: 2560 events read in total (243ms).
[15:37:16.707] <TB3>     INFO: Test took 1465ms.
[15:37:16.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:16.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[15:37:17.215] <TB3>     INFO: Expecting 2560 events.
[15:37:18.174] <TB3>     INFO: 2560 events read in total (244ms).
[15:37:18.174] <TB3>     INFO: Test took 1467ms.
[15:37:18.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:18.175] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:37:18.682] <TB3>     INFO: Expecting 2560 events.
[15:37:19.640] <TB3>     INFO: 2560 events read in total (243ms).
[15:37:19.640] <TB3>     INFO: Test took 1465ms.
[15:37:19.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:19.641] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 10 10
[15:37:20.147] <TB3>     INFO: Expecting 2560 events.
[15:37:21.106] <TB3>     INFO: 2560 events read in total (244ms).
[15:37:21.106] <TB3>     INFO: Test took 1465ms.
[15:37:21.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:21.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 11 11
[15:37:21.617] <TB3>     INFO: Expecting 2560 events.
[15:37:22.573] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:22.573] <TB3>     INFO: Test took 1466ms.
[15:37:22.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:22.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 12 12
[15:37:23.081] <TB3>     INFO: Expecting 2560 events.
[15:37:24.038] <TB3>     INFO: 2560 events read in total (242ms).
[15:37:24.039] <TB3>     INFO: Test took 1465ms.
[15:37:24.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:24.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 13 13
[15:37:24.546] <TB3>     INFO: Expecting 2560 events.
[15:37:25.505] <TB3>     INFO: 2560 events read in total (244ms).
[15:37:25.505] <TB3>     INFO: Test took 1466ms.
[15:37:25.505] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:25.506] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 14 14
[15:37:26.015] <TB3>     INFO: Expecting 2560 events.
[15:37:26.973] <TB3>     INFO: 2560 events read in total (243ms).
[15:37:26.973] <TB3>     INFO: Test took 1467ms.
[15:37:26.974] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:26.974] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[15:37:27.482] <TB3>     INFO: Expecting 2560 events.
[15:37:28.440] <TB3>     INFO: 2560 events read in total (243ms).
[15:37:28.440] <TB3>     INFO: Test took 1466ms.
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:37:28.440] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:37:28.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:37:28.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:37:28.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:37:28.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:37:28.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:37:28.446] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:37:28.949] <TB3>     INFO: Expecting 655360 events.
[15:37:40.722] <TB3>     INFO: 655360 events read in total (11058ms).
[15:37:40.732] <TB3>     INFO: Expecting 655360 events.
[15:37:52.336] <TB3>     INFO: 655360 events read in total (11035ms).
[15:37:52.351] <TB3>     INFO: Expecting 655360 events.
[15:38:04.109] <TB3>     INFO: 655360 events read in total (11195ms).
[15:38:04.129] <TB3>     INFO: Expecting 655360 events.
[15:38:15.742] <TB3>     INFO: 655360 events read in total (11087ms).
[15:38:15.766] <TB3>     INFO: Expecting 655360 events.
[15:38:27.351] <TB3>     INFO: 655360 events read in total (11028ms).
[15:38:27.381] <TB3>     INFO: Expecting 655360 events.
[15:38:39.050] <TB3>     INFO: 655360 events read in total (11120ms).
[15:38:39.083] <TB3>     INFO: Expecting 655360 events.
[15:38:50.797] <TB3>     INFO: 655360 events read in total (11173ms).
[15:38:50.834] <TB3>     INFO: Expecting 655360 events.
[15:39:02.464] <TB3>     INFO: 655360 events read in total (11103ms).
[15:39:02.506] <TB3>     INFO: Expecting 655360 events.
[15:39:13.989] <TB3>     INFO: 655360 events read in total (10956ms).
[15:39:14.035] <TB3>     INFO: Expecting 655360 events.
[15:39:25.711] <TB3>     INFO: 655360 events read in total (11141ms).
[15:39:25.760] <TB3>     INFO: Expecting 655360 events.
[15:39:37.489] <TB3>     INFO: 655360 events read in total (11198ms).
[15:39:37.543] <TB3>     INFO: Expecting 655360 events.
[15:39:49.191] <TB3>     INFO: 655360 events read in total (11121ms).
[15:39:49.249] <TB3>     INFO: Expecting 655360 events.
[15:40:00.848] <TB3>     INFO: 655360 events read in total (11073ms).
[15:40:00.918] <TB3>     INFO: Expecting 655360 events.
[15:40:12.607] <TB3>     INFO: 655360 events read in total (11162ms).
[15:40:12.677] <TB3>     INFO: Expecting 655360 events.
[15:40:24.296] <TB3>     INFO: 655360 events read in total (11092ms).
[15:40:24.379] <TB3>     INFO: Expecting 655360 events.
[15:40:36.110] <TB3>     INFO: 655360 events read in total (11205ms).
[15:40:36.190] <TB3>     INFO: Test took 187744ms.
[15:40:36.291] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:36.595] <TB3>     INFO: Expecting 655360 events.
[15:40:48.375] <TB3>     INFO: 655360 events read in total (11065ms).
[15:40:48.386] <TB3>     INFO: Expecting 655360 events.
[15:41:00.039] <TB3>     INFO: 655360 events read in total (11089ms).
[15:41:00.054] <TB3>     INFO: Expecting 655360 events.
[15:41:11.679] <TB3>     INFO: 655360 events read in total (11060ms).
[15:41:11.699] <TB3>     INFO: Expecting 655360 events.
[15:41:23.344] <TB3>     INFO: 655360 events read in total (11079ms).
[15:41:23.367] <TB3>     INFO: Expecting 655360 events.
[15:41:34.996] <TB3>     INFO: 655360 events read in total (11071ms).
[15:41:35.023] <TB3>     INFO: Expecting 655360 events.
[15:41:46.699] <TB3>     INFO: 655360 events read in total (11122ms).
[15:41:46.732] <TB3>     INFO: Expecting 655360 events.
[15:41:58.414] <TB3>     INFO: 655360 events read in total (11136ms).
[15:41:58.450] <TB3>     INFO: Expecting 655360 events.
[15:42:10.107] <TB3>     INFO: 655360 events read in total (11113ms).
[15:42:10.150] <TB3>     INFO: Expecting 655360 events.
[15:42:21.831] <TB3>     INFO: 655360 events read in total (11146ms).
[15:42:21.876] <TB3>     INFO: Expecting 655360 events.
[15:42:33.510] <TB3>     INFO: 655360 events read in total (11100ms).
[15:42:33.559] <TB3>     INFO: Expecting 655360 events.
[15:42:45.241] <TB3>     INFO: 655360 events read in total (11148ms).
[15:42:45.294] <TB3>     INFO: Expecting 655360 events.
[15:42:56.917] <TB3>     INFO: 655360 events read in total (11096ms).
[15:42:56.974] <TB3>     INFO: Expecting 655360 events.
[15:43:08.649] <TB3>     INFO: 655360 events read in total (11149ms).
[15:43:08.711] <TB3>     INFO: Expecting 655360 events.
[15:43:20.333] <TB3>     INFO: 655360 events read in total (11095ms).
[15:43:20.398] <TB3>     INFO: Expecting 655360 events.
[15:43:32.045] <TB3>     INFO: 655360 events read in total (11120ms).
[15:43:32.116] <TB3>     INFO: Expecting 655360 events.
[15:43:43.847] <TB3>     INFO: 655360 events read in total (11204ms).
[15:43:43.931] <TB3>     INFO: Test took 187640ms.
[15:43:44.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:43:44.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:43:44.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:43:44.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:43:44.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:43:44.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:43:44.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:43:44.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:43:44.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:43:44.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:43:44.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:43:44.110] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.117] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.124] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.131] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.137] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.144] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.151] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.158] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.165] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.171] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.178] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:43:44.185] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:43:44.192] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:43:44.199] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:43:44.205] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:43:44.212] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.219] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.226] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.233] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.239] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.246] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:43:44.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:43:44.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[15:43:44.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[15:43:44.289] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[15:43:44.290] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[15:43:44.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[15:43:44.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[15:43:44.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[15:43:44.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[15:43:44.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[15:43:44.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[15:43:44.651] <TB3>     INFO: Expecting 41600 events.
[15:43:48.557] <TB3>     INFO: 41600 events read in total (3191ms).
[15:43:48.557] <TB3>     INFO: Test took 4256ms.
[15:43:49.211] <TB3>     INFO: Expecting 41600 events.
[15:43:53.043] <TB3>     INFO: 41600 events read in total (3117ms).
[15:43:53.044] <TB3>     INFO: Test took 4178ms.
[15:43:53.703] <TB3>     INFO: Expecting 41600 events.
[15:43:57.570] <TB3>     INFO: 41600 events read in total (3150ms).
[15:43:57.570] <TB3>     INFO: Test took 4216ms.
[15:43:57.880] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:58.011] <TB3>     INFO: Expecting 2560 events.
[15:43:58.973] <TB3>     INFO: 2560 events read in total (245ms).
[15:43:58.973] <TB3>     INFO: Test took 1093ms.
[15:43:58.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:59.482] <TB3>     INFO: Expecting 2560 events.
[15:44:00.440] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:00.441] <TB3>     INFO: Test took 1466ms.
[15:44:00.444] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:00.949] <TB3>     INFO: Expecting 2560 events.
[15:44:01.908] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:01.909] <TB3>     INFO: Test took 1465ms.
[15:44:01.911] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:02.418] <TB3>     INFO: Expecting 2560 events.
[15:44:03.377] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:03.378] <TB3>     INFO: Test took 1467ms.
[15:44:03.379] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:03.887] <TB3>     INFO: Expecting 2560 events.
[15:44:04.844] <TB3>     INFO: 2560 events read in total (242ms).
[15:44:04.844] <TB3>     INFO: Test took 1465ms.
[15:44:04.846] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:05.353] <TB3>     INFO: Expecting 2560 events.
[15:44:06.312] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:06.313] <TB3>     INFO: Test took 1467ms.
[15:44:06.315] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:06.821] <TB3>     INFO: Expecting 2560 events.
[15:44:07.782] <TB3>     INFO: 2560 events read in total (246ms).
[15:44:07.782] <TB3>     INFO: Test took 1467ms.
[15:44:07.785] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:08.291] <TB3>     INFO: Expecting 2560 events.
[15:44:09.250] <TB3>     INFO: 2560 events read in total (245ms).
[15:44:09.250] <TB3>     INFO: Test took 1465ms.
[15:44:09.252] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:09.759] <TB3>     INFO: Expecting 2560 events.
[15:44:10.718] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:10.718] <TB3>     INFO: Test took 1466ms.
[15:44:10.720] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:11.227] <TB3>     INFO: Expecting 2560 events.
[15:44:12.185] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:12.185] <TB3>     INFO: Test took 1465ms.
[15:44:12.189] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:12.693] <TB3>     INFO: Expecting 2560 events.
[15:44:13.651] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:13.652] <TB3>     INFO: Test took 1463ms.
[15:44:13.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:14.160] <TB3>     INFO: Expecting 2560 events.
[15:44:15.116] <TB3>     INFO: 2560 events read in total (241ms).
[15:44:15.117] <TB3>     INFO: Test took 1463ms.
[15:44:15.119] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:15.625] <TB3>     INFO: Expecting 2560 events.
[15:44:16.584] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:16.584] <TB3>     INFO: Test took 1465ms.
[15:44:16.588] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:17.093] <TB3>     INFO: Expecting 2560 events.
[15:44:18.051] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:18.051] <TB3>     INFO: Test took 1463ms.
[15:44:18.053] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:18.560] <TB3>     INFO: Expecting 2560 events.
[15:44:19.517] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:19.517] <TB3>     INFO: Test took 1464ms.
[15:44:19.519] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:20.026] <TB3>     INFO: Expecting 2560 events.
[15:44:20.987] <TB3>     INFO: 2560 events read in total (246ms).
[15:44:20.988] <TB3>     INFO: Test took 1469ms.
[15:44:20.989] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:21.497] <TB3>     INFO: Expecting 2560 events.
[15:44:22.457] <TB3>     INFO: 2560 events read in total (245ms).
[15:44:22.457] <TB3>     INFO: Test took 1468ms.
[15:44:22.460] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:22.966] <TB3>     INFO: Expecting 2560 events.
[15:44:23.927] <TB3>     INFO: 2560 events read in total (246ms).
[15:44:23.927] <TB3>     INFO: Test took 1467ms.
[15:44:23.929] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:24.436] <TB3>     INFO: Expecting 2560 events.
[15:44:25.396] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:25.397] <TB3>     INFO: Test took 1468ms.
[15:44:25.400] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:25.907] <TB3>     INFO: Expecting 2560 events.
[15:44:26.865] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:26.865] <TB3>     INFO: Test took 1466ms.
[15:44:26.867] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:27.374] <TB3>     INFO: Expecting 2560 events.
[15:44:28.332] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:28.333] <TB3>     INFO: Test took 1466ms.
[15:44:28.336] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:28.841] <TB3>     INFO: Expecting 2560 events.
[15:44:29.800] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:29.800] <TB3>     INFO: Test took 1464ms.
[15:44:29.802] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:30.310] <TB3>     INFO: Expecting 2560 events.
[15:44:31.269] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:31.269] <TB3>     INFO: Test took 1467ms.
[15:44:31.273] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:31.778] <TB3>     INFO: Expecting 2560 events.
[15:44:32.737] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:32.737] <TB3>     INFO: Test took 1465ms.
[15:44:32.739] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:33.246] <TB3>     INFO: Expecting 2560 events.
[15:44:34.205] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:34.205] <TB3>     INFO: Test took 1466ms.
[15:44:34.207] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:34.714] <TB3>     INFO: Expecting 2560 events.
[15:44:35.672] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:35.672] <TB3>     INFO: Test took 1465ms.
[15:44:35.675] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:36.181] <TB3>     INFO: Expecting 2560 events.
[15:44:37.140] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:37.140] <TB3>     INFO: Test took 1465ms.
[15:44:37.142] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:37.649] <TB3>     INFO: Expecting 2560 events.
[15:44:38.607] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:38.607] <TB3>     INFO: Test took 1465ms.
[15:44:38.609] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:39.116] <TB3>     INFO: Expecting 2560 events.
[15:44:40.074] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:40.074] <TB3>     INFO: Test took 1465ms.
[15:44:40.076] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:40.585] <TB3>     INFO: Expecting 2560 events.
[15:44:41.543] <TB3>     INFO: 2560 events read in total (243ms).
[15:44:41.544] <TB3>     INFO: Test took 1468ms.
[15:44:41.545] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:42.052] <TB3>     INFO: Expecting 2560 events.
[15:44:43.014] <TB3>     INFO: 2560 events read in total (247ms).
[15:44:43.015] <TB3>     INFO: Test took 1470ms.
[15:44:43.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:43.524] <TB3>     INFO: Expecting 2560 events.
[15:44:44.482] <TB3>     INFO: 2560 events read in total (244ms).
[15:44:44.482] <TB3>     INFO: Test took 1465ms.
[15:44:45.512] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:44:45.512] <TB3>     INFO: PH scale (per ROC):    70  83  77  77  83  82  83  80  80  80  83  70  77  76  83  80
[15:44:45.512] <TB3>     INFO: PH offset (per ROC):  190 165 182 173 178 163 179 158 166 187 176 189 170 173 176 174
[15:44:45.684] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:44:45.687] <TB3>     INFO: ######################################################################
[15:44:45.687] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:44:45.687] <TB3>     INFO: ######################################################################
[15:44:45.687] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:44:45.699] <TB3>     INFO: scanning low vcal = 10
[15:44:46.048] <TB3>     INFO: Expecting 41600 events.
[15:44:49.776] <TB3>     INFO: 41600 events read in total (3013ms).
[15:44:49.776] <TB3>     INFO: Test took 4077ms.
[15:44:49.778] <TB3>     INFO: scanning low vcal = 20
[15:44:50.284] <TB3>     INFO: Expecting 41600 events.
[15:44:54.008] <TB3>     INFO: 41600 events read in total (3009ms).
[15:44:54.009] <TB3>     INFO: Test took 4231ms.
[15:44:54.012] <TB3>     INFO: scanning low vcal = 30
[15:44:54.517] <TB3>     INFO: Expecting 41600 events.
[15:44:58.243] <TB3>     INFO: 41600 events read in total (3011ms).
[15:44:58.244] <TB3>     INFO: Test took 4232ms.
[15:44:58.246] <TB3>     INFO: scanning low vcal = 40
[15:44:58.748] <TB3>     INFO: Expecting 41600 events.
[15:45:02.983] <TB3>     INFO: 41600 events read in total (3520ms).
[15:45:02.984] <TB3>     INFO: Test took 4738ms.
[15:45:02.987] <TB3>     INFO: scanning low vcal = 50
[15:45:03.409] <TB3>     INFO: Expecting 41600 events.
[15:45:07.675] <TB3>     INFO: 41600 events read in total (3551ms).
[15:45:07.676] <TB3>     INFO: Test took 4689ms.
[15:45:07.679] <TB3>     INFO: scanning low vcal = 60
[15:45:08.102] <TB3>     INFO: Expecting 41600 events.
[15:45:12.349] <TB3>     INFO: 41600 events read in total (3532ms).
[15:45:12.350] <TB3>     INFO: Test took 4671ms.
[15:45:12.353] <TB3>     INFO: scanning low vcal = 70
[15:45:12.775] <TB3>     INFO: Expecting 41600 events.
[15:45:17.030] <TB3>     INFO: 41600 events read in total (3540ms).
[15:45:17.030] <TB3>     INFO: Test took 4677ms.
[15:45:17.034] <TB3>     INFO: scanning low vcal = 80
[15:45:17.455] <TB3>     INFO: Expecting 41600 events.
[15:45:21.747] <TB3>     INFO: 41600 events read in total (3577ms).
[15:45:21.747] <TB3>     INFO: Test took 4713ms.
[15:45:21.750] <TB3>     INFO: scanning low vcal = 90
[15:45:22.171] <TB3>     INFO: Expecting 41600 events.
[15:45:26.442] <TB3>     INFO: 41600 events read in total (3556ms).
[15:45:26.442] <TB3>     INFO: Test took 4691ms.
[15:45:26.446] <TB3>     INFO: scanning low vcal = 100
[15:45:26.866] <TB3>     INFO: Expecting 41600 events.
[15:45:31.256] <TB3>     INFO: 41600 events read in total (3675ms).
[15:45:31.256] <TB3>     INFO: Test took 4810ms.
[15:45:31.259] <TB3>     INFO: scanning low vcal = 110
[15:45:31.682] <TB3>     INFO: Expecting 41600 events.
[15:45:35.937] <TB3>     INFO: 41600 events read in total (3540ms).
[15:45:35.938] <TB3>     INFO: Test took 4678ms.
[15:45:35.941] <TB3>     INFO: scanning low vcal = 120
[15:45:36.364] <TB3>     INFO: Expecting 41600 events.
[15:45:40.612] <TB3>     INFO: 41600 events read in total (3533ms).
[15:45:40.612] <TB3>     INFO: Test took 4671ms.
[15:45:40.616] <TB3>     INFO: scanning low vcal = 130
[15:45:41.040] <TB3>     INFO: Expecting 41600 events.
[15:45:45.307] <TB3>     INFO: 41600 events read in total (3552ms).
[15:45:45.308] <TB3>     INFO: Test took 4692ms.
[15:45:45.311] <TB3>     INFO: scanning low vcal = 140
[15:45:45.733] <TB3>     INFO: Expecting 41600 events.
[15:45:49.985] <TB3>     INFO: 41600 events read in total (3537ms).
[15:45:49.986] <TB3>     INFO: Test took 4675ms.
[15:45:49.989] <TB3>     INFO: scanning low vcal = 150
[15:45:50.410] <TB3>     INFO: Expecting 41600 events.
[15:45:54.651] <TB3>     INFO: 41600 events read in total (3527ms).
[15:45:54.652] <TB3>     INFO: Test took 4663ms.
[15:45:54.655] <TB3>     INFO: scanning low vcal = 160
[15:45:55.079] <TB3>     INFO: Expecting 41600 events.
[15:45:59.351] <TB3>     INFO: 41600 events read in total (3557ms).
[15:45:59.352] <TB3>     INFO: Test took 4697ms.
[15:45:59.354] <TB3>     INFO: scanning low vcal = 170
[15:45:59.774] <TB3>     INFO: Expecting 41600 events.
[15:46:04.028] <TB3>     INFO: 41600 events read in total (3539ms).
[15:46:04.028] <TB3>     INFO: Test took 4674ms.
[15:46:04.033] <TB3>     INFO: scanning low vcal = 180
[15:46:04.456] <TB3>     INFO: Expecting 41600 events.
[15:46:08.736] <TB3>     INFO: 41600 events read in total (3565ms).
[15:46:08.737] <TB3>     INFO: Test took 4704ms.
[15:46:08.740] <TB3>     INFO: scanning low vcal = 190
[15:46:09.165] <TB3>     INFO: Expecting 41600 events.
[15:46:13.425] <TB3>     INFO: 41600 events read in total (3546ms).
[15:46:13.425] <TB3>     INFO: Test took 4685ms.
[15:46:13.429] <TB3>     INFO: scanning low vcal = 200
[15:46:13.856] <TB3>     INFO: Expecting 41600 events.
[15:46:18.133] <TB3>     INFO: 41600 events read in total (3562ms).
[15:46:18.134] <TB3>     INFO: Test took 4705ms.
[15:46:18.137] <TB3>     INFO: scanning low vcal = 210
[15:46:18.558] <TB3>     INFO: Expecting 41600 events.
[15:46:22.830] <TB3>     INFO: 41600 events read in total (3557ms).
[15:46:22.831] <TB3>     INFO: Test took 4694ms.
[15:46:22.834] <TB3>     INFO: scanning low vcal = 220
[15:46:23.254] <TB3>     INFO: Expecting 41600 events.
[15:46:27.500] <TB3>     INFO: 41600 events read in total (3531ms).
[15:46:27.501] <TB3>     INFO: Test took 4667ms.
[15:46:27.504] <TB3>     INFO: scanning low vcal = 230
[15:46:27.931] <TB3>     INFO: Expecting 41600 events.
[15:46:32.186] <TB3>     INFO: 41600 events read in total (3540ms).
[15:46:32.186] <TB3>     INFO: Test took 4682ms.
[15:46:32.189] <TB3>     INFO: scanning low vcal = 240
[15:46:32.614] <TB3>     INFO: Expecting 41600 events.
[15:46:36.875] <TB3>     INFO: 41600 events read in total (3546ms).
[15:46:36.876] <TB3>     INFO: Test took 4687ms.
[15:46:36.881] <TB3>     INFO: scanning low vcal = 250
[15:46:37.303] <TB3>     INFO: Expecting 41600 events.
[15:46:41.552] <TB3>     INFO: 41600 events read in total (3534ms).
[15:46:41.553] <TB3>     INFO: Test took 4672ms.
[15:46:41.558] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:46:41.980] <TB3>     INFO: Expecting 41600 events.
[15:46:46.255] <TB3>     INFO: 41600 events read in total (3560ms).
[15:46:46.255] <TB3>     INFO: Test took 4697ms.
[15:46:46.258] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:46:46.682] <TB3>     INFO: Expecting 41600 events.
[15:46:50.942] <TB3>     INFO: 41600 events read in total (3545ms).
[15:46:50.945] <TB3>     INFO: Test took 4687ms.
[15:46:50.948] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:46:51.367] <TB3>     INFO: Expecting 41600 events.
[15:46:55.617] <TB3>     INFO: 41600 events read in total (3535ms).
[15:46:55.618] <TB3>     INFO: Test took 4670ms.
[15:46:55.621] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:46:56.043] <TB3>     INFO: Expecting 41600 events.
[15:47:00.294] <TB3>     INFO: 41600 events read in total (3536ms).
[15:47:00.295] <TB3>     INFO: Test took 4674ms.
[15:47:00.299] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:47:00.720] <TB3>     INFO: Expecting 41600 events.
[15:47:04.970] <TB3>     INFO: 41600 events read in total (3535ms).
[15:47:04.971] <TB3>     INFO: Test took 4672ms.
[15:47:05.527] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:47:05.531] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:47:05.532] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:47:05.532] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:47:05.532] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:47:05.532] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:47:05.532] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:47:05.533] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:47:05.534] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:47:05.534] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:47:05.534] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:47:05.534] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:47:46.314] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:47:46.314] <TB3>     INFO: non-linearity mean:  0.962 0.966 0.957 0.958 0.961 0.960 0.959 0.962 0.962 0.964 0.959 0.956 0.960 0.958 0.958 0.960
[15:47:46.314] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.007 0.006 0.005 0.005 0.006 0.005 0.005 0.004 0.005 0.008 0.006 0.006 0.006 0.006
[15:47:46.314] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:47:46.337] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:47:46.360] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:47:46.383] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:47:46.405] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:47:46.428] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:47:46.450] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:47:46.476] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:47:46.499] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:47:46.522] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:47:46.544] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:47:46.567] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:47:46.590] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:47:46.613] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:47:46.635] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:47:46.658] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-Q-NK_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:47:46.681] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:47:46.681] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:47:46.693] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:47:46.693] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:47:46.697] <TB3>     INFO: ######################################################################
[15:47:46.697] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:47:46.697] <TB3>     INFO: ######################################################################
[15:47:46.699] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:47:46.709] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:47:46.709] <TB3>     INFO:     run 1 of 1
[15:47:46.709] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:47.059] <TB3>     INFO: Expecting 3120000 events.
[15:48:36.639] <TB3>     INFO: 1239145 events read in total (48865ms).
[15:49:25.529] <TB3>     INFO: 2469775 events read in total (97755ms).
[15:49:51.367] <TB3>     INFO: 3120000 events read in total (123593ms).
[15:49:51.418] <TB3>     INFO: Test took 124709ms.
[15:49:51.510] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:51.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:53.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:54.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:56.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:57.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:59.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:01.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:02.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:04.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:05.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:07.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:08.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:10.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:12.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:13.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:15.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:16.898] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359055360
[15:50:16.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:50:16.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7937, RMS = 1.86361
[15:50:16.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:50:16.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:50:16.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9368, RMS = 1.96336
[15:50:16.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3163, RMS = 2.01049
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5979, RMS = 1.91867
[15:50:16.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.853, RMS = 2.07383
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5831, RMS = 2.10677
[15:50:16.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7157, RMS = 2.03011
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3211, RMS = 1.62652
[15:50:16.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4262, RMS = 2.01868
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.774, RMS = 1.82287
[15:50:16.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:50:16.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:50:16.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4864, RMS = 1.01786
[15:50:16.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:50:16.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:50:16.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5374, RMS = 1.1234
[15:50:16.940] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7709, RMS = 1.78937
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.108, RMS = 1.84776
[15:50:16.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8076, RMS = 0.936141
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6684, RMS = 1.05208
[15:50:16.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7498, RMS = 1.45647
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4044, RMS = 1.30314
[15:50:16.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8045, RMS = 1.58215
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.2607, RMS = 1.53329
[15:50:16.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4413, RMS = 1.83407
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5508, RMS = 1.74374
[15:50:16.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9396, RMS = 1.83849
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.7391, RMS = 1.69627
[15:50:16.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.758, RMS = 1.50077
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5224, RMS = 1.51557
[15:50:16.947] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:50:16.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:50:16.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6482, RMS = 1.3063
[15:50:16.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:50:16.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:50:16.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.101, RMS = 1.17851
[15:50:16.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9406, RMS = 1.80394
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.3004, RMS = 1.70841
[15:50:16.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7762, RMS = 1.41533
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6719, RMS = 1.60634
[15:50:16.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:50:16.955] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 150 seconds
[15:50:16.955] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    2    0    0    0    0
[15:50:16.956] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:50:17.053] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:50:17.053] <TB3>     INFO: enter test to run
[15:50:17.053] <TB3>     INFO:   test:  no parameter change
[15:50:17.054] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 400.3mA
[15:50:17.056] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:50:17.056] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:50:17.056] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:50:17.494] <TB3>    QUIET: Connection to board 24 closed.
[15:50:17.496] <TB3>     INFO: pXar: this is the end, my friend
[15:50:17.496] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
