

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Fri Aug  9 20:56:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2_u50_ap_r25
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  415506|  427490|  415506|  427490|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1      |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1   |   112|   112|         4|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  3090|  3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   100|   100|         2|          -|          -|    50|    no    |
        |- Dense_Loop  |   630|   630|        63|          -|          -|    10|    no    |
        | + Flat_Loop  |    60|    60|         2|          -|          -|    30|    no    |
        |- Loop 4      |    30|    30|         3|          -|          -|    10|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 23 
20 --> 21 22 
21 --> 20 
22 --> 19 
23 --> 27 24 
24 --> 25 26 
25 --> 24 
26 --> 23 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:67]   --->   Operation 31 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_1_input_V = alloca [784 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 35 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 36 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 37 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 38 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 39 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 40 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 41 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 42 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 43 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%flat_array_0_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 44 'alloca' 'flat_array_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%flat_array_1_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 45 'alloca' 'flat_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%flat_array_2_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 46 'alloca' 'flat_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%flat_array_3_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 47 'alloca' 'flat_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%flat_array_4_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 48 'alloca' 'flat_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%flat_array_5_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 49 'alloca' 'flat_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%flat_array_6_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 50 'alloca' 'flat_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%flat_array_7_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 51 'alloca' 'flat_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%flat_array_8_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 52 'alloca' 'flat_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%flat_array_9_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 53 'alloca' 'flat_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%flat_array_10_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 54 'alloca' 'flat_array_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%flat_array_11_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 55 'alloca' 'flat_array_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%flat_array_12_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 56 'alloca' 'flat_array_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%flat_array_13_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 57 'alloca' 'flat_array_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%flat_array_14_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 58 'alloca' 'flat_array_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%flat_array_15_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 59 'alloca' 'flat_array_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_16_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 60 'alloca' 'flat_array_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%flat_array_17_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 61 'alloca' 'flat_array_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_18_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 62 'alloca' 'flat_array_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%flat_array_19_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 63 'alloca' 'flat_array_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%flat_array_20_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 64 'alloca' 'flat_array_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%flat_array_21_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 65 'alloca' 'flat_array_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%flat_array_22_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 66 'alloca' 'flat_array_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%flat_array_23_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 67 'alloca' 'flat_array_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_24_V = alloca [16 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 68 'alloca' 'flat_array_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 69 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 70 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 71 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 73 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 74 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 79 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 80 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_55 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 81 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_56 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 82 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i7 %tmp_56 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_19" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 85 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 86 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 86 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 87 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 87 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 88 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 88 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 89 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 89 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 90 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 91 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 92 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 94 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i5 %j_0 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'zext' 'zext_ln203_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln203_8 = add i11 %sub_ln203, %zext_ln203_20" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'add' 'add_ln203_8' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 101 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 102 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 104 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.9>
ST_5 : Operation 105 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_40 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'zext' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_40" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_39, i54 %man_V_1, i54 %p_Result_40" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 126 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 127 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 128 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 129 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 130 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 131 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_21, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 132 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 133 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 134 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 135 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 136 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 137 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 138 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 139 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 140 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 141 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 142 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 143 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 144 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 145 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 146 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 147 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 148 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 149 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 150 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 151 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 152 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_8 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 153 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 154 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (3.25ns)   --->   "store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 158 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 158 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 161 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 162 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 163 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 2.32>
ST_14 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [16 x i14]* %flat_array_0_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 165 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (2.32ns)   --->   "store i14 0, i14* %flat_array_0_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 169 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 172 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([16 x i14]* %flat_array_0_V, [16 x i14]* %flat_array_1_V, [16 x i14]* %flat_array_2_V, [16 x i14]* %flat_array_3_V, [16 x i14]* %flat_array_4_V, [16 x i14]* %flat_array_5_V, [16 x i14]* %flat_array_6_V, [16 x i14]* %flat_array_7_V, [16 x i14]* %flat_array_8_V, [16 x i14]* %flat_array_9_V, [16 x i14]* %flat_array_10_V, [16 x i14]* %flat_array_11_V, [16 x i14]* %flat_array_12_V, [16 x i14]* %flat_array_13_V, [16 x i14]* %flat_array_14_V, [16 x i14]* %flat_array_15_V, [16 x i14]* %flat_array_16_V, [16 x i14]* %flat_array_17_V, [16 x i14]* %flat_array_18_V, [16 x i14]* %flat_array_19_V, [16 x i14]* %flat_array_20_V, [16 x i14]* %flat_array_21_V, [16 x i14]* %flat_array_22_V, [16 x i14]* %flat_array_23_V, [16 x i14]* %flat_array_24_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 173 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 175 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 175 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 176 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0_i, -2" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 177 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 178 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_0_i, 1" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 179 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_2.exit, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 181 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 182 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0_i to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 183 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0_i to i12" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 184 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 185 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 186 'getelementptr' 'prediction_V_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 187 'store' <Predicate = (icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 188 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:67]   --->   Operation 188 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 20 <SV = 15> <Delay = 7.04>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%p_Val2_29 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 189 'phi' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %DENSE_LOOP_begin ], [ %j_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 190 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0_i, -14" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 191 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_0_i, 1" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 193 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %j_0_i to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 195 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i, i5 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 196 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_57 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 197 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_58 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i, i1 false)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 198 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1117_105 = zext i7 %tmp_58 to i12" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 199 'zext' 'zext_ln1117_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_105" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 200 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 201 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 201 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 202 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 203 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 204 'getelementptr' 'dense_1_out_V_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 205 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 205 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 206 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 206 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 207 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 208 [2/2] (3.25ns)   --->   "%p_Val2_30 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 208 'load' 'p_Val2_30' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 21 <SV = 16> <Delay = 9.63>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 210 'load' 'dense_1_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_V_load to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 211 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 212 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 213 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 214 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_29, i8 0)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 215 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 216 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63]   --->   Operation 217 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 8.08>
ST_22 : Operation 219 [1/2] (3.25ns)   --->   "%p_Val2_30 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 219 'load' 'p_Val2_30' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_30 to i14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 220 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_29 to i13" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 221 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_30 to i13" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 222 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_29, %sext_ln1265" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 223 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 224 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 225 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:63]   --->   Operation 226 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_22, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:63]   --->   Operation 227 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 228 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr_1, align 2" [cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str159, i32 %tmp_i) nounwind" [cnn_ap_lp/dense_2.cpp:22->cnn_ap_lp/cnn.cpp:63]   --->   Operation 229 'specregionend' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:9->cnn_ap_lp/cnn.cpp:63]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 15> <Delay = 1.76>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %dense_2.exit ]"   --->   Operation 231 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0_i, -6" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:67]   --->   Operation 232 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:67]   --->   Operation 234 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:67]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str416) nounwind" [cnn_ap_lp/dense_out.cpp:42->cnn_ap_lp/cnn.cpp:67]   --->   Operation 236 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str416) nounwind" [cnn_ap_lp/dense_out.cpp:42->cnn_ap_lp/cnn.cpp:67]   --->   Operation 237 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0_i to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 238 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0_i to i9" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 239 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 240 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_23 : Operation 241 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:67]   --->   Operation 241 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 16> <Delay = 6.95>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%p_Val2_34 = phi i14 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i41 ]"   --->   Operation 242 'phi' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i41 ]"   --->   Operation 243 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 244 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 245 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (1.78ns)   --->   "%f = add i5 %f_0_i, 1" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 246 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i41" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0_i to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 248 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 249 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_59 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 250 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 251 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i6 %tmp_60 to i9" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 252 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_9, %zext_ln1116" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 253 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 254 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_4 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 254 'add' 'add_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i9 %add_ln1116_4 to i64" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 255 'zext' 'zext_ln1116_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_10" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 256 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 257 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 257 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 258 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 259 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 259 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 260 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 261 [2/2] (3.25ns)   --->   "%p_Val2_36 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 261 'load' 'p_Val2_36' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 25 <SV = 17> <Delay = 9.63>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str517) nounwind" [cnn_ap_lp/dense_out.cpp:47->cnn_ap_lp/cnn.cpp:67]   --->   Operation 262 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 263 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 264 'sext' 'sext_ln1192_100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 265 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i13 %dense_2_out_V_load to i22" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 266 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (3.36ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln1192_50 = mul i22 %zext_ln1192_1, %sext_ln1192_100" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 267 'mul' 'mul_ln1192_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_34, i8 0)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 268 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_3 = add i22 %mul_ln1192_50, %lhs_V_1" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 269 'add' 'ret_V_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)" [cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67]   --->   Operation 270 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 17> <Delay = 7.38>
ST_26 : Operation 272 [1/2] (3.25ns)   --->   "%p_Val2_36 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 272 'load' 'p_Val2_36' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %p_Val2_36 to i14" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 273 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (1.81ns)   --->   "%add_ln703_1 = add i14 %sext_ln1265_1, %p_Val2_34" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 274 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 275 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 276 [1/1] (2.32ns)   --->   "store i14 %add_ln703_1, i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67]   --->   Operation 276 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str416, i32 %tmp_i1) nounwind" [cnn_ap_lp/dense_out.cpp:52->cnn_ap_lp/cnn.cpp:67]   --->   Operation 277 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn_ap_lp/dense_out.cpp:41->cnn_ap_lp/cnn.cpp:67]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 16> <Delay = 1.76>
ST_27 : Operation 279 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/dense_out.cpp:54->cnn_ap_lp/cnn.cpp:67]   --->   Operation 279 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 280 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 280 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 17> <Delay = 2.32>
ST_28 : Operation 281 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_2, %_ifconv24 ]"   --->   Operation 281 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 282 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 282 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 283 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 284 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %6, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 286 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 287 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_28 : Operation 288 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 288 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 289 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 16.7>
ST_29 : Operation 290 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 290 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 291 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_12, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 291 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 292 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 293 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 293 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 294 [1/1] (0.70ns)   --->   "%tmp_V_13 = select i1 %p_Result_41, i14 %tmp_V, i14 %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 294 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 295 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 296 'bitconcatenate' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_42, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 297 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 298 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 298 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 299 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 300 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 301 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_24, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 302 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 303 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 304 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 305 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 306 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_13, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 307 'and' 'p_Result_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 308 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 308 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 309 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 310 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_25, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 311 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 312 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 312 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 313 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 314 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 315 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 316 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_29 : Operation 317 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 317 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 318 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 30 <SV = 19> <Delay = 14.9>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_13 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 319 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 320 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 321 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 322 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 322 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 323 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 324 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 325 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 326 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 327 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 328 'bitselect' 'tmp_26' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_26, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 329 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 330 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 331 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 331 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_41, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 332 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_43 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_s, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 333 'partset' 'p_Result_43' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_43 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 334 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 335 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 336 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 336 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 337 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 337 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn_ap_lp/cnn.cpp:28) [59]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_lp/cnn.cpp:32) of constant 0 on array 'conv_1_out.V', cnn_ap_lp/cnn.cpp:32 [142]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn_ap_lp/cnn.cpp:28) with incoming values : ('ix_in', cnn_ap_lp/cnn.cpp:28) ('add_ln28', cnn_ap_lp/cnn.cpp:28) [74]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn_ap_lp/cnn.cpp:27) [86]  (0 ns)
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [87]  (3.25 ns)

 <State 4>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_lp/cnn.cpp:27) on array 'cnn_input' [87]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [88]  (4.44 ns)

 <State 5>: 17ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_lp/cnn.cpp:27) [88]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_lp/cnn.cpp:27) [100]  (1.55 ns)
	'icmp' operation ('icmp_ln581', cnn_ap_lp/cnn.cpp:27) [101]  (1.99 ns)
	'select' operation ('sh_amt', cnn_ap_lp/cnn.cpp:27) [104]  (0.697 ns)
	'icmp' operation ('icmp_ln603', cnn_ap_lp/cnn.cpp:27) [109]  (1.99 ns)
	'and' operation ('and_ln603', cnn_ap_lp/cnn.cpp:27) [128]  (0.978 ns)
	'select' operation ('select_ln603', cnn_ap_lp/cnn.cpp:27) [129]  (4.61 ns)
	'select' operation ('select_ln603_2', cnn_ap_lp/cnn.cpp:27) [133]  (0 ns)
	'select' operation ('select_ln603_3', cnn_ap_lp/cnn.cpp:27) [135]  (0.702 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_input_V_addr', cnn_ap_lp/cnn.cpp:27) [84]  (0 ns)
	'store' operation ('store_ln27', cnn_ap_lp/cnn.cpp:27) of variable 'select_ln603_3', cnn_ap_lp/cnn.cpp:27 on array 'conv_1_input.V', cnn_ap_lp/cnn.cpp:19 [136]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_0_V_addr', cnn_ap_lp/cnn.cpp:52) [150]  (0 ns)
	'store' operation ('store_ln52', cnn_ap_lp/cnn.cpp:52) of constant 0 on array 'flat_array[0].V', cnn_ap_lp/cnn.cpp:52 [151]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_out_V_addr', cnn_ap_lp/cnn.cpp:57) [153]  (0 ns)
	'store' operation ('store_ln57', cnn_ap_lp/cnn.cpp:57) of constant 0 on array 'dense_1_out.V', cnn_ap_lp/cnn.cpp:57 [154]  (2.32 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_lp/cnn.cpp:62) [156]  (0 ns)
	'store' operation ('store_ln62', cnn_ap_lp/cnn.cpp:62) of constant 0 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:62 [157]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_lp/cnn.cpp:66) [214]  (0 ns)
	'store' operation ('store_ln66', cnn_ap_lp/cnn.cpp:66) of constant 0 on array 'prediction.V', cnn_ap_lp/cnn.cpp:66 [215]  (2.32 ns)

 <State 20>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_lp/dense_2.cpp:13->cnn_ap_lp/cnn.cpp:63) [173]  (0 ns)
	'sub' operation ('sub_ln1117', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) [185]  (0 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) [186]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) [188]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) on array 'dense_2_weights_V' [192]  (3.25 ns)

 <State 21>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) on array 'dense_2_weights_V' [192]  (3.25 ns)
	'mul' operation of DSP[196] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) [194]  (3.36 ns)
	'add' operation of DSP[196] ('ret.V', cnn_ap_lp/dense_2.cpp:14->cnn_ap_lp/cnn.cpp:63) [196]  (3.02 ns)

 <State 22>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63) on array 'dense_2_bias_V' [201]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63) [205]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:63) [209]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_2.cpp:17->cnn_ap_lp/cnn.cpp:63) of variable 'select_ln19', cnn_ap_lp/dense_2.cpp:19->cnn_ap_lp/cnn.cpp:63 on array 'dense_2_out.V', cnn_ap_lp/cnn.cpp:62 [210]  (2.32 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum.V') with incoming values : ('w_sum.V', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [230]  (1.77 ns)

 <State 24>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/dense_out.cpp:46->cnn_ap_lp/cnn.cpp:67) [231]  (0 ns)
	'add' operation ('add_ln1116', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [243]  (0 ns)
	'add' operation ('add_ln1116_4', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [244]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [246]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) on array 'dense_out_weights_V' [247]  (3.25 ns)

 <State 25>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) on array 'dense_out_weights_V' [247]  (3.25 ns)
	'mul' operation of DSP[254] ('mul_ln1192_50', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [252]  (3.36 ns)
	'add' operation of DSP[254] ('ret.V', cnn_ap_lp/dense_out.cpp:48->cnn_ap_lp/cnn.cpp:67) [254]  (3.02 ns)

 <State 26>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67) on array 'dense_out_bias_V' [259]  (3.25 ns)
	'add' operation ('add_ln703_1', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67) [261]  (1.81 ns)
	'store' operation ('store_ln51', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67) of variable 'add_ln703_1', cnn_ap_lp/dense_out.cpp:51->cnn_ap_lp/cnn.cpp:67 on array 'dense_array.V', cnn_ap_lp/dense_out.cpp:38->cnn_ap_lp/cnn.cpp:67 [263]  (2.32 ns)

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:69) [270]  (1.77 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/cnn.cpp:69) [270]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_lp/cnn.cpp:70) [277]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:70) on array 'prediction.V', cnn_ap_lp/cnn.cpp:66 [278]  (2.32 ns)

 <State 29>: 16.8ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_lp/cnn.cpp:70) on array 'prediction.V', cnn_ap_lp/cnn.cpp:66 [278]  (2.32 ns)
	'sub' operation ('tmp.V', cnn_ap_lp/cnn.cpp:70) [281]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_lp/cnn.cpp:70) [282]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/cnn.cpp:70) [285]  (3.4 ns)
	'sub' operation ('sub_ln944', cnn_ap_lp/cnn.cpp:70) [286]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_lp/cnn.cpp:70) [288]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_lp/cnn.cpp:70) [290]  (2.47 ns)
	'and' operation ('a', cnn_ap_lp/cnn.cpp:70) [297]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_lp/cnn.cpp:70) [303]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 30>: 14.9ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_lp/cnn.cpp:70) [307]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_lp/cnn.cpp:70) [308]  (0 ns)
	'select' operation ('m', cnn_ap_lp/cnn.cpp:70) [311]  (0 ns)
	'add' operation ('m', cnn_ap_lp/cnn.cpp:70) [312]  (4.42 ns)
	'select' operation ('select_ln964', cnn_ap_lp/cnn.cpp:70) [316]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_lp/cnn.cpp:70) [319]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_lp/cnn.cpp:70) [323]  (0.698 ns)
	'store' operation ('store_ln70', cnn_ap_lp/cnn.cpp:70) of variable 'select_ln935', cnn_ap_lp/cnn.cpp:70 on array 'prediction_output' [325]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
