#BEGIN_HEADER
#
# Copyright (C) 2020 Mahdi Safsafi.
#
# https://github.com/MahdiSafsafi/opcodesDB
#
# See licence file 'LICENCE' for use and distribution rights.
#
#END_HEADER

use strict;
use warnings;


# fp_extins: Floating-point extraction and insertion.
# T32: ig0=0b111111101 D:u=0bx ig1=0b110000 Vd:u=0bxxxx ig2=0b10 size:u!=0b00 op:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_extins', 'T32');

DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;

T[' VINS  REG:F16=$Sd REG:F16=$Sm ', 'NONE ', 'VINS_T1  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMOVX REG:F16=$Sd REG:F16=$Sm ', 'NONE ', 'VMOVX_T1 ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];



# fpcsel: Floating-point conditional select.
# A32: ig0=0b111111100 D:u=0bx cc:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u!=0b00 N:u=0bx ig2=0b0 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpcsel', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VSELEQ REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELEQ_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELEQ REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELEQ_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VSELEQ REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELEQ_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELGE REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELGE_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELGE REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELGE_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VSELGE REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELGE_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELGT REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELGT_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELGT REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELGT_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VSELGT REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELGT_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELVS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELVS_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSELVS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELVS_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VSELVS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELVS_A1_S ', 'extensions=FP16 cond=UNCOND                      '];



# fp_csel: Floating-point conditional select.
# T32: ig0=0b111111100 D:u=0bx cc:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u!=0b00 N:u=0bx ig2=0b0 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_csel', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VSELEQ REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELEQ_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELEQ REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELEQ_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VSELEQ REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELEQ_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELGE REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELGE_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELGE REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELGE_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VSELGE REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELGE_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELGT REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELGT_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELGT REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELGT_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VSELGT REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELGT_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELVS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSELVS_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VSELVS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSELVS_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VSELVS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSELVS_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];



# fpcvtrnd: Floating-point directed convert to integer.
# A32: ig0=0b111111101 D:u=0bx ig1=0b111 o1:u=0bx RM:u=0bxx Vd:u=0bxxxx ig2=0b10 size:u!=0b00 op:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpcvtrnd', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;

T[' VCVTA  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTA_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTA  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTA_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTA  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTA_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTA_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTA_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTA_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTM_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTM  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTM_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTM  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTM_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTM_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTM_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTM_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTN_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTN  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTN_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTN  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTN_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTN_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTN_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTN_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTP_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTP  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTP_vfp_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VCVTP  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTP_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTP_vfp_A1_S  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTP_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTP_vfp_A1_D  ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTA REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTA_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VRINTA REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTA_vfp_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTA REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTA_vfp_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTM_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VRINTM REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTM_vfp_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTM_vfp_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTN_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VRINTN REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTN_vfp_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTN_vfp_A1_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTP_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VRINTP REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTP_vfp_A1_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTP_vfp_A1_D ', 'extensions=FP16 cond=UNCOND                      '];



# fp_toint: Floating-point directed convert to integer.
# T32: ig0=0b111111101 D:u=0bx ig1=0b111 o1:u=0bx RM:u=0bxx Vd:u=0bxxxx ig2=0b10 size:u!=0b00 op:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_toint', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;

T[' VCVTA  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTA_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTA  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTA_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTA  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTA_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTA  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTA_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTA  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTA_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTA  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTA_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTM  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTM_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTM  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTM_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTM  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTM_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTM  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTM_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTM  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTM_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTM  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTM_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTN  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTN_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTN  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTN_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTN  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTN_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTN  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTN_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTN  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTN_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTN  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTN_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTP  REG:U32=$Sd REG:F16=$Sm ', 'op=0b0 ', 'VCVTP_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTP  REG:S32=$Sd REG:F16=$Sm ', 'op=0b1 ', 'VCVTP_vfp_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VCVTP  REG:U32=$Sd REG:F32=$Sm ', 'op=0b0 ', 'VCVTP_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTP  REG:S32=$Sd REG:F32=$Sm ', 'op=0b1 ', 'VCVTP_vfp_T1_S  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTP  REG:U32=$Sd REG:F64=$Dm ', 'op=0b0 ', 'VCVTP_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VCVTP  REG:S32=$Sd REG:F64=$Dm ', 'op=0b1 ', 'VCVTP_vfp_T1_D  ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTA REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTA_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VRINTA REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTA_vfp_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTA REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTA_vfp_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTM REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTM_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VRINTM REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTM_vfp_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTM REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTM_vfp_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTN REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTN_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VRINTN REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTN_vfp_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTN REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTN_vfp_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTP REG:F16=$Sd REG:F16=$Sm ', 'NONE   ', 'VRINTP_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VRINTP REG:F32=$Sd REG:F32=$Sm ', 'NONE   ', 'VRINTP_vfp_T1_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VRINTP REG:F64=$Dd REG:F64=$Dm ', 'NONE   ', 'VRINTP_vfp_T1_D ', 'extensions=FP16 cond=UNP_COND                      '];



# fpdp2reg: Floating-point data-processing (two registers).
# A32: cond:u!=0b1111 ig0=0b11101 D:u=0bx ig1=0b11 o1:u=0bx opc2:u=0bxxx Vd:u=0bxxxx ig2=0b10 size:u=0bxx o3:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpdp2reg', 'A32');

DEF Dd           => SIMD64('Dd', 'D:Vd', 'write')            ;
DEF Ddm          => SIMD64('Ddm', 'D:Vd', 'read|write')      ;
DEF Dm           => SIMD64('Dm', 'M:Vm', 'read')             ;
DEF Sd           => SIMD32('Sd', 'Vd:D', 'write')            ;
DEF Sdm          => SIMD32('Sdm', 'Vd:D', 'read|write')      ;
DEF Sm           => SIMD32('Sm', 'Vm:M', 'read')             ;
DEF fbits_right  => IMM('fbits_right', 'imm4:i', arg0 => 16) ;
DEF fbits_right2 => IMM('fbits_right', 'imm4:i', arg0 => 32) ;

T[' VABS   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VABS_A2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VABS   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VABS_A2_S       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VABS   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VABS_A2_D       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMP   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCMP_A1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCMP   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCMP_A1_S       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMP   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VCMP_A1_D       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMP   REG:F16=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_A2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCMP   REG:F32=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_A2_S       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMP   REG:F64=$Dd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_A2_D       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMPE  REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCMPE_A1_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCMPE  REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCMPE_A1_S      ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMPE  REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VCMPE_A1_D      ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMPE  REG:F16=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_A2_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCMPE  REG:F32=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_A2_S      ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCMPE  REG:F64=$Dd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_A2_D      ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Dd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_ds_A1      ', 'cond=NO_NV                                                  '];
T[' VCVT   REG:F32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_sd_A1      ', 'cond=NO_NV                                                  '];
T[' VCVT   REG:U32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVT_uiv_A1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:S32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVT_siv_A1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:U32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_uiv_A1_S   ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_siv_A1_S   ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:U32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_uiv_A1_D   ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_siv_A1_D   ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F16=$Sd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F16=$Sd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F32=$Sd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F32=$Sd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Dd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Dd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F16=$Sdm REG:S16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F16=$Sdm REG:S32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F16=$Sdm REG:U16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F16=$Sdm REG:U32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:S16=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:S32=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:U16=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:U32=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_A1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVT   REG:F32=$Sdm REG:S16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F32=$Sdm REG:S32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F32=$Sdm REG:U16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F32=$Sdm REG:U32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S16=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S32=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:U16=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:U32=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_A1_S    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Ddm REG:S16=$Ddm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Ddm REG:S32=$Ddm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Ddm REG:U16=$Ddm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:F64=$Ddm REG:U32=$Ddm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S16=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:S32=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:U16=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVT   REG:U32=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_A1_D    ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVTB  REG:F32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTB_A1_SH     ', 'cond=NO_NV                                                  '];
T[' VCVTB  REG:F64=$Dd REG:F16=$Sm                        ', 'NONE         ', 'VCVTB_A1_DH     ', 'cond=NO_NV                                                  '];
T[' VCVTB  REG:F16=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTB_A1_HS     ', 'cond=NO_NV                                                  '];
T[' VCVTB  REG:F16=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTB_A1_HD     ', 'cond=NO_NV                                                  '];
T[' VCVTB  REG:BF16=$Sd REG:F32=$Sm                       ', 'NONE         ', 'VCVTB_A1_bfs    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=NO_NV             '];
T[' VCVTR  REG:U32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTR_uiv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVTR  REG:S32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTR_siv_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VCVTR  REG:U32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTR_uiv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVTR  REG:S32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTR_siv_A1_S  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVTR  REG:U32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTR_uiv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVTR  REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTR_siv_A1_D  ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VCVTT  REG:F32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTT_A1_SH     ', 'cond=NO_NV                                                  '];
T[' VCVTT  REG:F64=$Dd REG:F16=$Sm                        ', 'NONE         ', 'VCVTT_A1_DH     ', 'cond=NO_NV                                                  '];
T[' VCVTT  REG:F16=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTT_A1_HS     ', 'cond=NO_NV                                                  '];
T[' VCVTT  REG:F16=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTT_A1_HD     ', 'cond=NO_NV                                                  '];
T[' VCVTT  REG:BF16=$Sd REG:F32=$Sm                       ', 'NONE         ', 'VCVTT_A1_bfs    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=NO_NV             '];
T[' VJCVT  REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VJCVT_A1        ', 'arch_variant=ARMv8v3 extensions=FJCVTZS cond=NO_NV_UNP_COND '];
T[' VMOV   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VMOV_r_A2_S     ', 'cond=NO_NV                                                  '];
T[' VMOV   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VMOV_r_A2_D     ', 'cond=NO_NV                                                  '];
T[' VNEG   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VNEG_A2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VNEG   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VNEG_A2_S       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VNEG   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VNEG_A2_D       ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTR REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTR_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VRINTR REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTR_vfp_A1_S ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTR REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTR_vfp_A1_D ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTX REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTX_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VRINTX REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTX_vfp_A1_S ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTX REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTX_vfp_A1_D ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTZ REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTZ_vfp_A1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VRINTZ REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTZ_vfp_A1_S ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VRINTZ REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTZ_vfp_A1_D ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VSQRT  REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VSQRT_A1_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV             '];
T[' VSQRT  REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VSQRT_A1_S      ', 'extensions=FP16 cond=NO_NV                                  '];
T[' VSQRT  REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VSQRT_A1_D      ', 'extensions=FP16 cond=NO_NV                                  '];



# fp_2r: Floating-point data-processing (two registers).
# T32: ig0=0b111011101 D:u=0bx ig1=0b11 o1:u=0bx opc2:u=0bxxx Vd:u=0bxxxx ig2=0b10 size:u=0bxx o3:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_2r', 'T32');

DEF Dd           => SIMD64('Dd', 'D:Vd', 'write')            ;
DEF Ddm          => SIMD64('Ddm', 'D:Vd', 'read|write')      ;
DEF Dm           => SIMD64('Dm', 'M:Vm', 'read')             ;
DEF Sd           => SIMD32('Sd', 'Vd:D', 'write')            ;
DEF Sdm          => SIMD32('Sdm', 'Vd:D', 'read|write')      ;
DEF Sm           => SIMD32('Sm', 'Vm:M', 'read')             ;
DEF fbits_right  => IMM('fbits_right', 'imm4:i', arg0 => 16) ;
DEF fbits_right2 => IMM('fbits_right', 'imm4:i', arg0 => 32) ;

T[' VABS   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VABS_T2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VABS   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VABS_T2_S       ', 'extensions=FP16 cond=COND                             '];
T[' VABS   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VABS_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCMP   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCMP_T1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCMP   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCMP_T1_S       ', 'extensions=FP16 cond=COND                             '];
T[' VCMP   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VCMP_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCMP   REG:F16=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_T2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCMP   REG:F32=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_T2_S       ', 'extensions=FP16 cond=COND                             '];
T[' VCMP   REG:F64=$Dd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMP_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCMPE  REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCMPE_T1_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCMPE  REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCMPE_T1_S      ', 'extensions=FP16 cond=COND                             '];
T[' VCMPE  REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VCMPE_T1_D      ', 'extensions=FP16 cond=COND                             '];
T[' VCMPE  REG:F16=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_T2_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCMPE  REG:F32=$Sd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_T2_S      ', 'extensions=FP16 cond=COND                             '];
T[' VCMPE  REG:F64=$Dd FPIMM:f32=0.0                      ', 'NONE         ', 'VCMPE_T2_D      ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Dd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_ds_T1      ', 'cond=COND                                             '];
T[' VCVT   REG:F32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_sd_T1      ', 'cond=COND                                             '];
T[' VCVT   REG:U32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVT_uiv_T1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:S32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVT_siv_T1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:U32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_uiv_T1_S   ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVT_siv_T1_S   ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:U32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_uiv_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVT_siv_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F16=$Sd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F16=$Sd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F32=$Sd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F32=$Sd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Dd REG:U32=$Sm                        ', 'op=0b0       ', 'VCVT_vi_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Dd REG:S32=$Sm                        ', 'op=0b1       ', 'VCVT_vi_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F16=$Sdm REG:S16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F16=$Sdm REG:S32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F16=$Sdm REG:U16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F16=$Sdm REG:U32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:S16=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:S32=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:U16=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:U32=$Sdm REG:F16=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_T1_H    ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVT   REG:F32=$Sdm REG:S16=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F32=$Sdm REG:S32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F32=$Sdm REG:U16=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F32=$Sdm REG:U32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S16=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S32=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:U16=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:U32=$Sdm REG:F32=$Sdm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_T1_S    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Ddm REG:S16=$Ddm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_toxv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Ddm REG:S32=$Ddm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_toxv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Ddm REG:U16=$Ddm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_toxv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:F64=$Ddm REG:U32=$Ddm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_toxv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S16=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right  ', 'U=0b0 sx=0b0 ', 'VCVT_xv_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:S32=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right2 ', 'U=0b0 sx=0b1 ', 'VCVT_xv_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:U16=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right  ', 'U=0b1 sx=0b0 ', 'VCVT_xv_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVT   REG:U32=$Ddm REG:F64=$Ddm IMM:u8=$fbits_right2 ', 'U=0b1 sx=0b1 ', 'VCVT_xv_T1_D    ', 'extensions=FP16 cond=COND                             '];
T[' VCVTB  REG:F32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTB_T1_SH     ', 'cond=UNP_COND                                         '];
T[' VCVTB  REG:F64=$Dd REG:F16=$Sm                        ', 'NONE         ', 'VCVTB_T1_DH     ', 'cond=UNP_COND                                         '];
T[' VCVTB  REG:F16=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTB_T1_HS     ', 'cond=UNP_COND                                         '];
T[' VCVTB  REG:F16=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTB_T1_HD     ', 'cond=UNP_COND                                         '];
T[' VCVTB  REG:BF16=$Sd REG:F32=$Sm                       ', 'NONE         ', 'VCVTB_T1_bfs    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=COND        '];
T[' VCVTR  REG:U32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTR_uiv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVTR  REG:S32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTR_siv_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VCVTR  REG:U32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTR_uiv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVTR  REG:S32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTR_siv_T1_S  ', 'extensions=FP16 cond=COND                             '];
T[' VCVTR  REG:U32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTR_uiv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVTR  REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTR_siv_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCVTT  REG:F32=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VCVTT_T1_SH     ', 'cond=UNP_COND                                         '];
T[' VCVTT  REG:F64=$Dd REG:F16=$Sm                        ', 'NONE         ', 'VCVTT_T1_DH     ', 'cond=UNP_COND                                         '];
T[' VCVTT  REG:F16=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VCVTT_T1_HS     ', 'cond=UNP_COND                                         '];
T[' VCVTT  REG:F16=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VCVTT_T1_HD     ', 'cond=UNP_COND                                         '];
T[' VCVTT  REG:BF16=$Sd REG:F32=$Sm                       ', 'NONE         ', 'VCVTT_T1_bfs    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=COND        '];
T[' VJCVT  REG:S32=$Sd REG:F64=$Dm                        ', 'NONE         ', 'VJCVT_T1        ', 'arch_variant=ARMv8v3 extensions=FJCVTZS cond=UNP_COND '];
T[' VMOV   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VMOV_r_T2_S     ', 'cond=COND                                             '];
T[' VMOV   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VMOV_r_T2_D     ', 'cond=COND                                             '];
T[' VNEG   REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VNEG_T2_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VNEG   REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VNEG_T2_S       ', 'extensions=FP16 cond=COND                             '];
T[' VNEG   REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VNEG_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VRINTR REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTR_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VRINTR REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTR_vfp_T1_S ', 'extensions=FP16 cond=COND                             '];
T[' VRINTR REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTR_vfp_T1_D ', 'extensions=FP16 cond=COND                             '];
T[' VRINTX REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTX_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VRINTX REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTX_vfp_T1_S ', 'extensions=FP16 cond=COND                             '];
T[' VRINTX REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTX_vfp_T1_D ', 'extensions=FP16 cond=COND                             '];
T[' VRINTZ REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VRINTZ_vfp_T1_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VRINTZ REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VRINTZ_vfp_T1_S ', 'extensions=FP16 cond=COND                             '];
T[' VRINTZ REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VRINTZ_vfp_T1_D ', 'extensions=FP16 cond=COND                             '];
T[' VSQRT  REG:F16=$Sd REG:F16=$Sm                        ', 'NONE         ', 'VSQRT_T1_H      ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND    '];
T[' VSQRT  REG:F32=$Sd REG:F32=$Sm                        ', 'NONE         ', 'VSQRT_T1_S      ', 'extensions=FP16 cond=COND                             '];
T[' VSQRT  REG:F64=$Dd REG:F64=$Dm                        ', 'NONE         ', 'VSQRT_T1_D      ', 'extensions=FP16 cond=COND                             '];



# fpdp3reg: Floating-point data-processing (three registers).
# A32: cond:u!=0b1111 ig0=0b1110 o0:u=0bx D:u=0bx o1:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u=0bxx N:u=0bx o2:u=0bx M:u=0bx ig2=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpdp3reg', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VADD  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VADD_f_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VADD  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VADD_f_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VADD  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VADD_f_A2_D ', 'extensions=FP16 cond=NO_NV                      '];
T[' VDIV  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VDIV_A1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VDIV  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VDIV_A1_S   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VDIV  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VDIV_A1_D   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFMA  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFMA_A2_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VFMA  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFMA_A2_S   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFMA  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFMA_A2_D   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFMS  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFMS_A2_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VFMS  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFMS_A2_S   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFMS  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFMS_A2_D   ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFNMA REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFNMA_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VFNMA REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFNMA_A1_S  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFNMA REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFNMA_A1_D  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFNMS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFNMS_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VFNMS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFNMS_A1_S  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VFNMS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFNMS_A1_D  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMLA  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VMLA_f_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VMLA  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VMLA_f_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMLA  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VMLA_f_A2_D ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMLS  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VMLS_f_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VMLS  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VMLS_f_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMLS  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VMLS_f_A2_D ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMUL  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMUL_f_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VMUL  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMUL_f_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMUL  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMUL_f_A2_D ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMLA REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VNMLA_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VNMLA REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VNMLA_A1_S  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMLA REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VNMLA_A1_D  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMLS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VNMLS_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VNMLS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VNMLS_A1_S  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMLS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VNMLS_A1_D  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMUL REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VNMUL_A1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VNMUL REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VNMUL_A1_S  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VNMUL REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VNMUL_A1_D  ', 'extensions=FP16 cond=NO_NV                      '];
T[' VSUB  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSUB_f_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VSUB  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSUB_f_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VSUB  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSUB_f_A2_D ', 'extensions=FP16 cond=NO_NV                      '];



# fp_3r: Floating-point data-processing (three registers).
# T32: ig0=0b11101110 o0:u=0bx D:u=0bx o1:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u=0bxx N:u=0bx o2:u=0bx M:u=0bx ig2=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_3r', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VADD  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VADD_f_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VADD  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VADD_f_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VADD  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VADD_f_T2_D ', 'extensions=FP16 cond=COND                          '];
T[' VDIV  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VDIV_T1_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VDIV  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VDIV_T1_S   ', 'extensions=FP16 cond=COND                          '];
T[' VDIV  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VDIV_T1_D   ', 'extensions=FP16 cond=COND                          '];
T[' VFMA  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFMA_T2_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VFMA  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFMA_T2_S   ', 'extensions=FP16 cond=COND                          '];
T[' VFMA  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFMA_T2_D   ', 'extensions=FP16 cond=COND                          '];
T[' VFMS  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFMS_T2_H   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VFMS  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFMS_T2_S   ', 'extensions=FP16 cond=COND                          '];
T[' VFMS  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFMS_T2_D   ', 'extensions=FP16 cond=COND                          '];
T[' VFNMA REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFNMA_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VFNMA REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFNMA_T1_S  ', 'extensions=FP16 cond=COND                          '];
T[' VFNMA REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFNMA_T1_D  ', 'extensions=FP16 cond=COND                          '];
T[' VFNMS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VFNMS_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VFNMS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VFNMS_T1_S  ', 'extensions=FP16 cond=COND                          '];
T[' VFNMS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VFNMS_T1_D  ', 'extensions=FP16 cond=COND                          '];
T[' VMLA  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VMLA_f_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMLA  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VMLA_f_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VMLA  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VMLA_f_T2_D ', 'extensions=FP16 cond=COND                          '];
T[' VMLS  REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VMLS_f_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMLS  REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VMLS_f_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VMLS  REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VMLS_f_T2_D ', 'extensions=FP16 cond=COND                          '];
T[' VMUL  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMUL_f_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMUL  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMUL_f_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VMUL  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMUL_f_T2_D ', 'extensions=FP16 cond=COND                          '];
T[' VNMLA REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VNMLA_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VNMLA REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VNMLA_T1_S  ', 'extensions=FP16 cond=COND                          '];
T[' VNMLA REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VNMLA_T1_D  ', 'extensions=FP16 cond=COND                          '];
T[' VNMLS REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm     ', 'NONE ', 'VNMLS_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VNMLS REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm     ', 'NONE ', 'VNMLS_T1_S  ', 'extensions=FP16 cond=COND                          '];
T[' VNMLS REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm     ', 'NONE ', 'VNMLS_T1_D  ', 'extensions=FP16 cond=COND                          '];
T[' VNMUL REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VNMUL_T1_H  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VNMUL REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VNMUL_T1_S  ', 'extensions=FP16 cond=COND                          '];
T[' VNMUL REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VNMUL_T1_D  ', 'extensions=FP16 cond=COND                          '];
T[' VSUB  REG:OPT:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VSUB_f_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VSUB  REG:OPT:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VSUB_f_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VSUB  REG:OPT:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VSUB_f_T2_D ', 'extensions=FP16 cond=COND                          '];



# fpextins: Floating-point extraction and insertion.
# A32: ig0=0b111111101 D:u=0bx ig1=0b110000 Vd:u=0bxxxx ig2=0b10 size:u!=0b00 op:u=0bx ig3=0b1 M:u=0bx ig4=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpextins', 'A32');

DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;

T[' VINS  REG:F16=$Sd REG:F16=$Sm ', 'NONE ', 'VINS_A1  ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VMOVX REG:F16=$Sd REG:F16=$Sm ', 'NONE ', 'VMOVX_A1 ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];



# fpimm: Floating-point move immediate.
# A32: cond:u!=0b1111 ig0=0b11101 D:u=0bx ig1=0b11 imm4H:u=0bxxxx Vd:u=0bxxxx ig2=0b10 size:u=0bxx ig3=0bZ ig4=0b0 ig5=0bZ ig6=0b0 imm4L:u=0bxxxx
HINT('ICLASS', 'fpimm', 'A32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Sd     => SIMD32('Sd', 'Vd:D', 'write')  ;
DEF vfpimm => FPIMM('vfpimm', 'imm4H:imm4L') ;

T[' VMOV REG:F16=$Sd FPIMM:F16=$vfpimm ', 'NONE ', 'VMOV_i_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VMOV REG:F32=$Sd FPIMM:F32=$vfpimm ', 'NONE ', 'VMOV_i_A2_S ', 'extensions=FP16 cond=NO_NV                      '];
T[' VMOV REG:F64=$Dd FPIMM:F64=$vfpimm ', 'NONE ', 'VMOV_i_A2_D ', 'extensions=FP16 cond=NO_NV                      '];



# fp_movi: Floating-point move immediate.
# T32: ig0=0b111011101 D:u=0bx ig1=0b11 imm4H:u=0bxxxx Vd:u=0bxxxx ig2=0b10 size:u=0bxx ig3=0bZ ig4=0b0 ig5=0bZ ig6=0b0 imm4L:u=0bxxxx
HINT('ICLASS', 'fp_movi', 'T32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Sd     => SIMD32('Sd', 'Vd:D', 'write')  ;
DEF vfpimm => FPIMM('vfpimm', 'imm4H:imm4L') ;

T[' VMOV REG:F16=$Sd FPIMM:F16=$vfpimm ', 'NONE ', 'VMOV_i_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMOV REG:F32=$Sd FPIMM:F32=$vfpimm ', 'NONE ', 'VMOV_i_T2_S ', 'extensions=FP16 cond=COND                          '];
T[' VMOV REG:F64=$Dd FPIMM:F64=$vfpimm ', 'NONE ', 'VMOV_i_T2_D ', 'extensions=FP16 cond=COND                          '];



# fpminmaxnm: Floating-point minNum/maxNum.
# A32: ig0=0b111111101 D:u=0bx ig1=0b00 Vn:u=0bxxxx Vd:u=0bxxxx ig2=0b10 size:u!=0b00 N:u=0bx op:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fpminmaxnm', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VMAXNM REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMAXNM_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VMAXNM REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMAXNM_A2_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VMAXNM REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMAXNM_A2_D ', 'extensions=FP16 cond=UNCOND                      '];
T[' VMINNM REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMINNM_A2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNCOND '];
T[' VMINNM REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMINNM_A2_S ', 'extensions=FP16 cond=UNCOND                      '];
T[' VMINNM REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMINNM_A2_D ', 'extensions=FP16 cond=UNCOND                      '];



# fp_minmax: Floating-point minNum/maxNum.
# T32: ig0=0b111111101 D:u=0bx ig1=0b00 Vn:u=0bxxxx Vd:u=0bxxxx ig2=0b10 size:u!=0b00 N:u=0bx op:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'fp_minmax', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;
DEF Sd => SIMD32('Sd', 'Vd:D', 'write') ;
DEF Sm => SIMD32('Sm', 'Vm:M', 'read')  ;
DEF Sn => SIMD32('Sn', 'Vn:N', 'read')  ;

T[' VMAXNM REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMAXNM_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMAXNM REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMAXNM_T2_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VMAXNM REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMAXNM_T2_D ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VMINNM REG:F16=$Sd REG:F16=$Sn REG:F16=$Sm ', 'NONE ', 'VMINNM_T2_H ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMINNM REG:F32=$Sd REG:F32=$Sn REG:F32=$Sm ', 'NONE ', 'VMINNM_T2_S ', 'extensions=FP16 cond=UNP_COND                      '];
T[' VMINNM REG:F64=$Dd REG:F64=$Dn REG:F64=$Dm ', 'NONE ', 'VMINNM_T2_D ', 'extensions=FP16 cond=UNP_COND                      '];



# ldstsimdfp: Advanced SIMD and floating-point load/store.
# A32: cond:u!=0b1111 ig0=0b110 P:u=0bx U:u=0bx D:u=0bx W:u=0bx L:u=0bx Rn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u=0bxx imm8:u=0bxxxxxxxx
HINT('ICLASS', 'ldstsimdfp', 'A32');

DEF ADD   => ADD('ADD', 'U')                                                  ;
DEF Dd    => SIMD64('Dd', 'D:Vd')                                             ;
DEF Dd2   => SIMD64('Dd', 'D:Vd', 'write')                                    ;
DEF Rn    => GPR32('Rn', 'Rn', 'read')                                        ;
DEF Rndpc => GPR32('Rn', 'Rn', 'read|dpc')                                    ;
DEF Rnnpc => GPR32('Rn', 'Rn', 'read|nopc')                                   ;
DEF Sd    => SIMD32('Sd', 'Vd:D')                                             ;
DEF Sd2   => SIMD32('Sd', 'Vd:D', 'write')                                    ;
DEF count => COUNT('count', 'imm8')                                           ;
DEF immx4 => IMM('imm', 'imm8', scale => 4, range => (0, 1020), default => 0) ;
DEF wback => WBACK('wback', 'W')                                              ;

T[' FLDMDBX WREG={REG=$Rn WBACK=1} FDLIST={BASE=$Dd COUNT=$count}                               ', 'NONE ', 'FLDMDBX_A1      ', 'cond=NO_NV                                      '];
T[' FLDMIAX WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE=$Dd COUNT=$count}                      ', 'NONE ', 'FLDMIAX_A1      ', 'cond=NO_NV                                      '];
T[' FSTMDBX WREG={REG=$Rn WBACK=1} FDLIST={BASE=$Dd COUNT=$count}                               ', 'NONE ', 'FSTMDBX_A1      ', 'cond=NO_NV                                      '];
T[' FSTMIAX WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE=$Dd COUNT=$count}                      ', 'NONE ', 'FSTMIAX_A1      ', 'cond=NO_NV                                      '];
T[' VLDMDB  SZ=64 WREG={REG=$Rn WBACK=1} FDLIST={BASE:i64=$Dd COUNT=$count}                     ', 'NONE ', 'VLDMDB_A1       ', 'cond=NO_NV may_load=1                           '];
T[' VLDM    SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VLDM_A1         ', 'cond=NO_NV may_load=1                           '];
T[' VLDMIA  SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VLDM_A1         ', 'cond=NO_NV asmonly=1 may_load=1                 '];
T[' VLDMDB  SZ=32 WREG={REG=$Rn WBACK=1} FSLIST={BASE:i32=$Sd COUNT=$count}                     ', 'NONE ', 'VLDMDB_A2       ', 'cond=NO_NV may_load=1                           '];
T[' VLDM    SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VLDM_A2         ', 'cond=NO_NV may_load=1                           '];
T[' VLDMIA  SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VLDM_A2         ', 'cond=NO_NV asmonly=1 may_load=1                 '];
T[' VLDR    SZ=16 REG:i16=$Sd2 MEM:OFF:r:f16={BASE=$Rnnpc SZ=16 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_A1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VLDR    SZ=32 REG:i32=$Sd2 MEM:OFF:r:f32={BASE=$Rnnpc SZ=32 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_A1_S       ', 'extensions=FP16 cond=NO_NV                      '];
T[' VLDR    SZ=64 REG:i64=$Dd2 MEM:OFF:r:f64={BASE=$Rnnpc SZ=64 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_A1_D       ', 'extensions=FP16 cond=NO_NV                      '];
T[' VLDR    SZ=16 REG:i16=$Sd2 LM:OFF:r:f16={BASE=PC SZ=16 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_A1_H     ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VLDR    SZ=32 REG:i32=$Sd2 LM:OFF:r:f32={BASE=PC SZ=32 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_A1_S     ', 'extensions=FP16 cond=NO_NV                      '];
T[' VLDR    SZ=64 REG:i64=$Dd2 LM:OFF:r:f64={BASE=PC SZ=64 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_A1_D     ', 'extensions=FP16 cond=NO_NV                      '];
T[' VSTMDB  SZ=64 WREG={REG=$Rn WBACK=1} FDLIST={BASE:i64=$Dd COUNT=$count}                     ', 'NONE ', 'VSTMDB_A1       ', 'cond=NO_NV may_store=1                          '];
T[' VSTM    SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VSTM_A1         ', 'cond=NO_NV may_store=1                          '];
T[' VSTMIA  SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VSTM_A1         ', 'cond=NO_NV asmonly=1 may_store=1                '];
T[' VSTMDB  SZ=32 WREG={REG=$Rn WBACK=1} FSLIST={BASE:i32=$Sd COUNT=$count}                     ', 'NONE ', 'VSTMDB_A2       ', 'cond=NO_NV may_store=1                          '];
T[' VSTM    SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VSTM_A2         ', 'cond=NO_NV may_store=1                          '];
T[' VSTMIA  SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VSTM_A2         ', 'cond=NO_NV asmonly=1 may_store=1                '];
T[' VSTR    SZ=16 REG:i16=$Sd2 MEM:OFF:w:f16={BASE=$Rndpc SZ=16 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_A1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VSTR    SZ=32 REG:i32=$Sd2 MEM:OFF:w:f32={BASE=$Rndpc SZ=32 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_A1_S       ', 'extensions=FP16 cond=NO_NV                      '];
T[' VSTR    SZ=64 REG:i64=$Dd2 MEM:OFF:w:f64={BASE=$Rndpc SZ=64 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_A1_D       ', 'extensions=FP16 cond=NO_NV                      '];
T[' VPOP    SZ=64 FDLIST={BASE:i64=$Dd COUNT=$count}                                            ', 'NONE ', 'VPOP_VLDM_A1    ', 'cond=NO_NV                                      '];
T[' VPOP    SZ=32 FSLIST={BASE:i32=$Sd COUNT=$count}                                            ', 'NONE ', 'VPOP_VLDM_A2    ', 'cond=NO_NV                                      '];
T[' VPUSH   SZ=64 FDLIST={BASE:i64=$Dd COUNT=$count}                                            ', 'NONE ', 'VPUSH_VSTMDB_A1 ', 'cond=NO_NV                                      '];
T[' VPUSH   SZ=32 FSLIST={BASE:i32=$Sd COUNT=$count}                                            ', 'NONE ', 'VPUSH_VSTMDB_A2 ', 'cond=NO_NV                                      '];



# simdfp_ldst: Advanced SIMD and floating-point load/store.
# T32: ig0=0b1110110 P:u=0bx U:u=0bx D:u=0bx W:u=0bx L:u=0bx Rn:u=0bxxxx Vd:u=0bxxxx ig1=0b10 size:u=0bxx imm8:u=0bxxxxxxxx
HINT('ICLASS', 'simdfp_ldst', 'T32');

DEF ADD   => ADD('ADD', 'U')                                                  ;
DEF Dd    => SIMD64('Dd', 'D:Vd')                                             ;
DEF Dd2   => SIMD64('Dd', 'D:Vd', 'write')                                    ;
DEF Rn    => GPR32('Rn', 'Rn', 'read')                                        ;
DEF Rndpc => GPR32('Rn', 'Rn', 'read|dpc')                                    ;
DEF Rnnpc => GPR32('Rn', 'Rn', 'read|nopc')                                   ;
DEF Sd    => SIMD32('Sd', 'Vd:D')                                             ;
DEF Sd2   => SIMD32('Sd', 'Vd:D', 'write')                                    ;
DEF count => COUNT('count', 'imm8')                                           ;
DEF immx4 => IMM('imm', 'imm8', scale => 4, range => (0, 1020), default => 0) ;
DEF wback => WBACK('wback', 'W')                                              ;

T[' FLDMDBX WREG={REG=$Rn WBACK=1} FDLIST={BASE=$Dd COUNT=$count}                               ', 'NONE ', 'FLDMDBX_T1      ', 'cond=COND                                      '];
T[' FLDMIAX WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE=$Dd COUNT=$count}                      ', 'NONE ', 'FLDMIAX_T1      ', 'cond=COND                                      '];
T[' FSTMDBX WREG={REG=$Rn WBACK=1} FDLIST={BASE=$Dd COUNT=$count}                               ', 'NONE ', 'FSTMDBX_T1      ', 'cond=COND                                      '];
T[' FSTMIAX WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE=$Dd COUNT=$count}                      ', 'NONE ', 'FSTMIAX_T1      ', 'cond=COND                                      '];
T[' VLDMDB  SZ=64 WREG={REG=$Rn WBACK=1} FDLIST={BASE:i64=$Dd COUNT=$count}                     ', 'NONE ', 'VLDMDB_T1       ', 'cond=COND may_load=1                           '];
T[' VLDM    SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VLDM_T1         ', 'cond=COND may_load=1                           '];
T[' VLDMIA  SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VLDM_T1         ', 'cond=COND asmonly=1 may_load=1                 '];
T[' VLDMDB  SZ=32 WREG={REG=$Rn WBACK=1} FSLIST={BASE:i32=$Sd COUNT=$count}                     ', 'NONE ', 'VLDMDB_T2       ', 'cond=COND may_load=1                           '];
T[' VLDM    SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VLDM_T2         ', 'cond=COND may_load=1                           '];
T[' VLDMIA  SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VLDM_T2         ', 'cond=COND asmonly=1 may_load=1                 '];
T[' VLDR    SZ=16 REG:i16=$Sd2 MEM:OFF:r:f16={BASE=$Rnnpc SZ=16 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_T1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=COND '];
T[' VLDR    SZ=32 REG:i32=$Sd2 MEM:OFF:r:f32={BASE=$Rnnpc SZ=32 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_T1_S       ', 'extensions=FP16 cond=COND                      '];
T[' VLDR    SZ=64 REG:i64=$Dd2 MEM:OFF:r:f64={BASE=$Rnnpc SZ=64 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VLDR_T1_D       ', 'extensions=FP16 cond=COND                      '];
T[' VLDR    SZ=16 REG:i16=$Sd2 LM:OFF:r:f16={BASE=PC SZ=16 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_T1_H     ', 'arch_variant=ARMv8v2 extensions=FP16 cond=COND '];
T[' VLDR    SZ=32 REG:i32=$Sd2 LM:OFF:r:f32={BASE=PC SZ=32 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_T1_S     ', 'extensions=FP16 cond=COND                      '];
T[' VLDR    SZ=64 REG:i64=$Dd2 LM:OFF:r:f64={BASE=PC SZ=64 ADD=$ADD IMMOFF:u16=$immx4}          ', 'NONE ', 'VLDR_l_T1_D     ', 'extensions=FP16 cond=COND                      '];
T[' VSTMDB  SZ=64 WREG={REG=$Rn WBACK=1} FDLIST={BASE:i64=$Dd COUNT=$count}                     ', 'NONE ', 'VSTMDB_T1       ', 'cond=COND may_store=1                          '];
T[' VSTM    SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VSTM_T1         ', 'cond=COND may_store=1                          '];
T[' VSTMIA  SZ=64 WREG={REG=$Rn WBACK:OPT=$wback} FDLIST={BASE:i64=$Dd COUNT=$count}            ', 'NONE ', 'VSTM_T1         ', 'cond=COND asmonly=1 may_store=1                '];
T[' VSTMDB  SZ=32 WREG={REG=$Rn WBACK=1} FSLIST={BASE:i32=$Sd COUNT=$count}                     ', 'NONE ', 'VSTMDB_T2       ', 'cond=COND may_store=1                          '];
T[' VSTM    SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VSTM_T2         ', 'cond=COND may_store=1                          '];
T[' VSTMIA  SZ=32 WREG={REG=$Rn WBACK:OPT=$wback} FSLIST={BASE:i32=$Sd COUNT=$count}            ', 'NONE ', 'VSTM_T2         ', 'cond=COND asmonly=1 may_store=1                '];
T[' VSTR    SZ=16 REG:i16=$Sd2 MEM:OFF:w:f16={BASE=$Rndpc SZ=16 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_T1_H       ', 'arch_variant=ARMv8v2 extensions=FP16 cond=COND '];
T[' VSTR    SZ=32 REG:i32=$Sd2 MEM:OFF:w:f32={BASE=$Rndpc SZ=32 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_T1_S       ', 'extensions=FP16 cond=COND                      '];
T[' VSTR    SZ=64 REG:i64=$Dd2 MEM:OFF:w:f64={BASE=$Rndpc SZ=64 ADD=$ADD IMMOFF:OPT:u16=$immx4} ', 'NONE ', 'VSTR_T1_D       ', 'extensions=FP16 cond=COND                      '];
T[' VPOP    SZ=64 FDLIST={BASE:i64=$Dd COUNT=$count}                                            ', 'NONE ', 'VPOP_VLDM_T1    ', 'cond=COND                                      '];
T[' VPOP    SZ=32 FSLIST={BASE:i32=$Sd COUNT=$count}                                            ', 'NONE ', 'VPOP_VLDM_T2    ', 'cond=COND                                      '];
T[' VPUSH   SZ=64 FDLIST={BASE:i64=$Dd COUNT=$count}                                            ', 'NONE ', 'VPUSH_VSTMDB_T1 ', 'cond=COND                                      '];
T[' VPUSH   SZ=32 FSLIST={BASE:i32=$Sd COUNT=$count}                                            ', 'NONE ', 'VPUSH_VSTMDB_T2 ', 'cond=COND                                      '];



# ldstv_ms: Advanced SIMD load/store multiple structures.
# A32: ig0=0b111101000 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx itype:u=0bxxxx size:u=0bxx align:u=0bxx Rm:u=0bxxxx
HINT('ICLASS', 'ldstv_ms', 'A32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')                  ;
DEF INC     => INC('INC', 'itype<0>', table => 'tbl_inc')     ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')            ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')                  ;
DEF align   => ALIGN('align', 'align', table => 'tbl_align')  ;
DEF align2  => ALIGN('align', 'align', table => 'tbl_align1') ;
DEF align3  => ALIGN('align', 'align', table => 'tbl_align2') ;

T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                           ', 'size=0b00 ', 'VLD1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                         ', 'size=0b01 ', 'VLD1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                         ', 'size=0b10 ', 'VLD1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                         ', 'size=0b11 ', 'VLD1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                       ', 'size=0b00 ', 'VLD1_m_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                     ', 'size=0b01 ', 'VLD1_m_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                     ', 'size=0b10 ', 'VLD1_m_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                     ', 'size=0b11 ', 'VLD1_m_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VLD1_m_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VLD1_m_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VLD1_m_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VLD1_m_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                          ', 'size=0b00 ', 'VLD1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                        ', 'size=0b01 ', 'VLD1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                        ', 'size=0b10 ', 'VLD1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                        ', 'size=0b11 ', 'VLD1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                      ', 'size=0b00 ', 'VLD1_m_A2_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                    ', 'size=0b01 ', 'VLD1_m_A2_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                    ', 'size=0b10 ', 'VLD1_m_A2_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                    ', 'size=0b11 ', 'VLD1_m_A2_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD1_m_A2_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD1_m_A2_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD1_m_A2_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VLD1_m_A2_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                           ', 'size=0b00 ', 'VLD1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                         ', 'size=0b01 ', 'VLD1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                         ', 'size=0b10 ', 'VLD1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                         ', 'size=0b11 ', 'VLD1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                       ', 'size=0b00 ', 'VLD1_m_A3_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                     ', 'size=0b01 ', 'VLD1_m_A3_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                     ', 'size=0b10 ', 'VLD1_m_A3_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                     ', 'size=0b11 ', 'VLD1_m_A3_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VLD1_m_A3_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VLD1_m_A3_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VLD1_m_A3_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VLD1_m_A3_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VLD1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VLD1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VLD1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                        ', 'size=0b11 ', 'VLD1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VLD1_m_A4_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VLD1_m_A4_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VLD1_m_A4_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                    ', 'size=0b11 ', 'VLD1_m_A4_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD1_m_A4_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD1_m_A4_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD1_m_A4_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VLD1_m_A4_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                       ', 'size=0b00 ', 'VLD2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                     ', 'size=0b01 ', 'VLD2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                     ', 'size=0b10 ', 'VLD2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                   ', 'size=0b00 ', 'VLD2_m_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                 ', 'size=0b01 ', 'VLD2_m_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                 ', 'size=0b10 ', 'VLD2_m_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}   ', 'size=0b00 ', 'VLD2_m_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc} ', 'size=0b01 ', 'VLD2_m_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc} ', 'size=0b10 ', 'VLD2_m_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VLD2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VLD2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VLD2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VLD2_m_A2_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VLD2_m_A2_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VLD2_m_A2_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD2_m_A2_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD2_m_A2_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD2_m_A2_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                          ', 'size=0b00 ', 'VLD3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                        ', 'size=0b01 ', 'VLD3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                        ', 'size=0b10 ', 'VLD3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                      ', 'size=0b00 ', 'VLD3_m_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                    ', 'size=0b01 ', 'VLD3_m_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                    ', 'size=0b10 ', 'VLD3_m_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD3_m_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD3_m_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD3_m_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                         ', 'size=0b00 ', 'VLD4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                       ', 'size=0b01 ', 'VLD4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                       ', 'size=0b10 ', 'VLD4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                     ', 'size=0b00 ', 'VLD4_m_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                   ', 'size=0b01 ', 'VLD4_m_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                   ', 'size=0b10 ', 'VLD4_m_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8 REGOFF=$Rmnsppc}     ', 'size=0b00 ', 'VLD4_m_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16 REGOFF=$Rmnsppc}   ', 'size=0b01 ', 'VLD4_m_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32 REGOFF=$Rmnsppc}   ', 'size=0b10 ', 'VLD4_m_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                           ', 'size=0b00 ', 'VST1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                         ', 'size=0b01 ', 'VST1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                         ', 'size=0b10 ', 'VST1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                         ', 'size=0b11 ', 'VST1_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                       ', 'size=0b00 ', 'VST1_m_A1_posti ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                     ', 'size=0b01 ', 'VST1_m_A1_posti ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                     ', 'size=0b10 ', 'VST1_m_A1_posti ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                     ', 'size=0b11 ', 'VST1_m_A1_posti ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VST1_m_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VST1_m_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VST1_m_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VST1_m_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                          ', 'size=0b00 ', 'VST1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                        ', 'size=0b01 ', 'VST1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                        ', 'size=0b10 ', 'VST1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                        ', 'size=0b11 ', 'VST1_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                      ', 'size=0b00 ', 'VST1_m_A2_posti ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                    ', 'size=0b01 ', 'VST1_m_A2_posti ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                    ', 'size=0b10 ', 'VST1_m_A2_posti ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                    ', 'size=0b11 ', 'VST1_m_A2_posti ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST1_m_A2_postr ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST1_m_A2_postr ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST1_m_A2_postr ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VST1_m_A2_postr ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                           ', 'size=0b00 ', 'VST1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                         ', 'size=0b01 ', 'VST1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                         ', 'size=0b10 ', 'VST1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                         ', 'size=0b11 ', 'VST1_m_A3_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                       ', 'size=0b00 ', 'VST1_m_A3_posti ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                     ', 'size=0b01 ', 'VST1_m_A3_posti ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                     ', 'size=0b10 ', 'VST1_m_A3_posti ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                     ', 'size=0b11 ', 'VST1_m_A3_posti ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VST1_m_A3_postr ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VST1_m_A3_postr ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VST1_m_A3_postr ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VST1_m_A3_postr ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VST1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VST1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VST1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                        ', 'size=0b11 ', 'VST1_m_A4_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VST1_m_A4_posti ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VST1_m_A4_posti ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VST1_m_A4_posti ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                    ', 'size=0b11 ', 'VST1_m_A4_posti ', 'cond=UNCOND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST1_m_A4_postr ', 'cond=UNCOND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST1_m_A4_postr ', 'cond=UNCOND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST1_m_A4_postr ', 'cond=UNCOND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VST1_m_A4_postr ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                       ', 'size=0b00 ', 'VST2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                     ', 'size=0b01 ', 'VST2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                     ', 'size=0b10 ', 'VST2_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                   ', 'size=0b00 ', 'VST2_m_A1_posti ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                 ', 'size=0b01 ', 'VST2_m_A1_posti ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                 ', 'size=0b10 ', 'VST2_m_A1_posti ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}   ', 'size=0b00 ', 'VST2_m_A1_postr ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc} ', 'size=0b01 ', 'VST2_m_A1_postr ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc} ', 'size=0b10 ', 'VST2_m_A1_postr ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VST2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VST2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VST2_m_A2_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VST2_m_A2_posti ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VST2_m_A2_posti ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VST2_m_A2_posti ', 'cond=UNCOND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST2_m_A2_postr ', 'cond=UNCOND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST2_m_A2_postr ', 'cond=UNCOND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST2_m_A2_postr ', 'cond=UNCOND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                          ', 'size=0b00 ', 'VST3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                        ', 'size=0b01 ', 'VST3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                        ', 'size=0b10 ', 'VST3_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                      ', 'size=0b00 ', 'VST3_m_A1_posti ', 'cond=UNCOND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                    ', 'size=0b01 ', 'VST3_m_A1_posti ', 'cond=UNCOND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                    ', 'size=0b10 ', 'VST3_m_A1_posti ', 'cond=UNCOND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST3_m_A1_postr ', 'cond=UNCOND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST3_m_A1_postr ', 'cond=UNCOND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST3_m_A1_postr ', 'cond=UNCOND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                         ', 'size=0b00 ', 'VST4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                       ', 'size=0b01 ', 'VST4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                       ', 'size=0b10 ', 'VST4_m_A1_nowb  ', 'cond=UNCOND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                     ', 'size=0b00 ', 'VST4_m_A1_posti ', 'cond=UNCOND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                   ', 'size=0b01 ', 'VST4_m_A1_posti ', 'cond=UNCOND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                   ', 'size=0b10 ', 'VST4_m_A1_posti ', 'cond=UNCOND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8 REGOFF=$Rmnsppc}     ', 'size=0b00 ', 'VST4_m_A1_postr ', 'cond=UNCOND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16 REGOFF=$Rmnsppc}   ', 'size=0b01 ', 'VST4_m_A1_postr ', 'cond=UNCOND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32 REGOFF=$Rmnsppc}   ', 'size=0b10 ', 'VST4_m_A1_postr ', 'cond=UNCOND '];



# asimldstms: Advanced SIMD load/store multiple structures.
# T32: ig0=0b111110010 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx itype:u=0bxxxx size:u=0bxx align:u=0bxx Rm:u=0bxxxx
HINT('ICLASS', 'asimldstms', 'T32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')                  ;
DEF INC     => INC('INC', 'itype<0>', table => 'tbl_inc')     ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')            ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')                  ;
DEF align   => ALIGN('align', 'align', table => 'tbl_align')  ;
DEF align2  => ALIGN('align', 'align', table => 'tbl_align1') ;
DEF align3  => ALIGN('align', 'align', table => 'tbl_align2') ;

T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                           ', 'size=0b00 ', 'VLD1_m_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                         ', 'size=0b01 ', 'VLD1_m_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                         ', 'size=0b10 ', 'VLD1_m_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                         ', 'size=0b11 ', 'VLD1_m_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                       ', 'size=0b00 ', 'VLD1_m_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                     ', 'size=0b01 ', 'VLD1_m_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                     ', 'size=0b10 ', 'VLD1_m_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                     ', 'size=0b11 ', 'VLD1_m_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VLD1_m_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VLD1_m_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VLD1_m_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VLD1_m_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                          ', 'size=0b00 ', 'VLD1_m_T2_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                        ', 'size=0b01 ', 'VLD1_m_T2_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                        ', 'size=0b10 ', 'VLD1_m_T2_nowb  ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                        ', 'size=0b11 ', 'VLD1_m_T2_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                      ', 'size=0b00 ', 'VLD1_m_T2_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                    ', 'size=0b01 ', 'VLD1_m_T2_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                    ', 'size=0b10 ', 'VLD1_m_T2_posti ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                    ', 'size=0b11 ', 'VLD1_m_T2_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD1_m_T2_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD1_m_T2_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD1_m_T2_postr ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VLD1_m_T2_postr ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                           ', 'size=0b00 ', 'VLD1_m_T3_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                         ', 'size=0b01 ', 'VLD1_m_T3_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                         ', 'size=0b10 ', 'VLD1_m_T3_nowb  ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                         ', 'size=0b11 ', 'VLD1_m_T3_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                       ', 'size=0b00 ', 'VLD1_m_T3_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                     ', 'size=0b01 ', 'VLD1_m_T3_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                     ', 'size=0b10 ', 'VLD1_m_T3_posti ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                     ', 'size=0b11 ', 'VLD1_m_T3_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VLD1_m_T3_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VLD1_m_T3_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VLD1_m_T3_postr ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VLD1_m_T3_postr ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VLD1_m_T4_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VLD1_m_T4_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VLD1_m_T4_nowb  ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                        ', 'size=0b11 ', 'VLD1_m_T4_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VLD1_m_T4_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VLD1_m_T4_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VLD1_m_T4_posti ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PRE:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                    ', 'size=0b11 ', 'VLD1_m_T4_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD1_m_T4_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD1_m_T4_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD1_m_T4_postr ', 'cond=COND '];
T[' VLD1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PST:r:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VLD1_m_T4_postr ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                       ', 'size=0b00 ', 'VLD2_m_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                     ', 'size=0b01 ', 'VLD2_m_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                     ', 'size=0b10 ', 'VLD2_m_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                   ', 'size=0b00 ', 'VLD2_m_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                 ', 'size=0b01 ', 'VLD2_m_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                 ', 'size=0b10 ', 'VLD2_m_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}   ', 'size=0b00 ', 'VLD2_m_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc} ', 'size=0b01 ', 'VLD2_m_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc} ', 'size=0b10 ', 'VLD2_m_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VLD2_m_T2_nowb  ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VLD2_m_T2_nowb  ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VLD2_m_T2_nowb  ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VLD2_m_T2_posti ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VLD2_m_T2_posti ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VLD2_m_T2_posti ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD2_m_T2_postr ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD2_m_T2_postr ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD2_m_T2_postr ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                          ', 'size=0b00 ', 'VLD3_m_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                        ', 'size=0b01 ', 'VLD3_m_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                        ', 'size=0b10 ', 'VLD3_m_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                      ', 'size=0b00 ', 'VLD3_m_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                    ', 'size=0b01 ', 'VLD3_m_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                    ', 'size=0b10 ', 'VLD3_m_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VLD3_m_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VLD3_m_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VLD3_m_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                         ', 'size=0b00 ', 'VLD4_m_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                       ', 'size=0b01 ', 'VLD4_m_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                       ', 'size=0b10 ', 'VLD4_m_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                     ', 'size=0b00 ', 'VLD4_m_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                   ', 'size=0b01 ', 'VLD4_m_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                   ', 'size=0b10 ', 'VLD4_m_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8 REGOFF=$Rmnsppc}     ', 'size=0b00 ', 'VLD4_m_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16 REGOFF=$Rmnsppc}   ', 'size=0b01 ', 'VLD4_m_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32 REGOFF=$Rmnsppc}   ', 'size=0b10 ', 'VLD4_m_T1_postr ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                           ', 'size=0b00 ', 'VST1_m_T1_nowb  ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                         ', 'size=0b01 ', 'VST1_m_T1_nowb  ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                         ', 'size=0b10 ', 'VST1_m_T1_nowb  ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                         ', 'size=0b11 ', 'VST1_m_T1_nowb  ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8}                       ', 'size=0b00 ', 'VST1_m_T1_posti ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16}                     ', 'size=0b01 ', 'VST1_m_T1_posti ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32}                     ', 'size=0b10 ', 'VST1_m_T1_posti ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64}                     ', 'size=0b11 ', 'VST1_m_T1_posti ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=1 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VST1_m_T1_postr ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=1 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=1x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VST1_m_T1_postr ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=1 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=1x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VST1_m_T1_postr ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=1 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=1x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VST1_m_T1_postr ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                          ', 'size=0b00 ', 'VST1_m_T2_nowb  ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                        ', 'size=0b01 ', 'VST1_m_T2_nowb  ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                        ', 'size=0b10 ', 'VST1_m_T2_nowb  ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                        ', 'size=0b11 ', 'VST1_m_T2_nowb  ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                      ', 'size=0b00 ', 'VST1_m_T2_posti ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                    ', 'size=0b01 ', 'VST1_m_T2_posti ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                    ', 'size=0b10 ', 'VST1_m_T2_posti ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64}                    ', 'size=0b11 ', 'VST1_m_T2_posti ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST1_m_T2_postr ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST1_m_T2_postr ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST1_m_T2_postr ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=2 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VST1_m_T2_postr ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                           ', 'size=0b00 ', 'VST1_m_T3_nowb  ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                         ', 'size=0b01 ', 'VST1_m_T3_nowb  ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                         ', 'size=0b10 ', 'VST1_m_T3_nowb  ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                         ', 'size=0b11 ', 'VST1_m_T3_nowb  ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8}                       ', 'size=0b00 ', 'VST1_m_T3_posti ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16}                     ', 'size=0b01 ', 'VST1_m_T3_posti ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32}                     ', 'size=0b10 ', 'VST1_m_T3_posti ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64}                     ', 'size=0b11 ', 'VST1_m_T3_posti ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=3x8x8 REGOFF=$Rmnsppc}       ', 'size=0b00 ', 'VST1_m_T3_postr ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=3x4x16 REGOFF=$Rmnsppc}     ', 'size=0b01 ', 'VST1_m_T3_postr ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=3x2x32 REGOFF=$Rmnsppc}     ', 'size=0b10 ', 'VST1_m_T3_postr ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=3 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align SZ=3x1x64 REGOFF=$Rmnsppc}     ', 'size=0b11 ', 'VST1_m_T3_postr ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VST1_m_T4_nowb  ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VST1_m_T4_nowb  ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VST1_m_T4_nowb  ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                        ', 'size=0b11 ', 'VST1_m_T4_nowb  ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VST1_m_T4_posti ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VST1_m_T4_posti ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VST1_m_T4_posti ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PRE:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64}                    ', 'size=0b11 ', 'VST1_m_T4_posti ', 'cond=COND '];
T[' VST1 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST1_m_T4_postr ', 'cond=COND '];
T[' VST1 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST1_m_T4_postr ', 'cond=COND '];
T[' VST1 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST1_m_T4_postr ', 'cond=COND '];
T[' VST1 SZ=64 VLIST={VBASE:i64=$Dd COUNT=4 INC=1} MEM:PST:w:i64={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x1x64 REGOFF=$Rmnsppc}    ', 'size=0b11 ', 'VST1_m_T4_postr ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                       ', 'size=0b00 ', 'VST2_m_T1_nowb  ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                     ', 'size=0b01 ', 'VST2_m_T1_nowb  ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                     ', 'size=0b10 ', 'VST2_m_T1_nowb  ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8}                   ', 'size=0b00 ', 'VST2_m_T1_posti ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16}                 ', 'size=0b01 ', 'VST2_m_T1_posti ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32}                 ', 'size=0b10 ', 'VST2_m_T1_posti ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8x8 REGOFF=$Rmnsppc}   ', 'size=0b00 ', 'VST2_m_T1_postr ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x4x16 REGOFF=$Rmnsppc} ', 'size=0b01 ', 'VST2_m_T1_postr ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x2x32 REGOFF=$Rmnsppc} ', 'size=0b10 ', 'VST2_m_T1_postr ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                          ', 'size=0b00 ', 'VST2_m_T2_nowb  ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                        ', 'size=0b01 ', 'VST2_m_T2_nowb  ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                        ', 'size=0b10 ', 'VST2_m_T2_nowb  ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8}                      ', 'size=0b00 ', 'VST2_m_T2_posti ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16}                    ', 'size=0b01 ', 'VST2_m_T2_posti ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32}                    ', 'size=0b10 ', 'VST2_m_T2_posti ', 'cond=COND '];
T[' VST2 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST2_m_T2_postr ', 'cond=COND '];
T[' VST2 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST2_m_T2_postr ', 'cond=COND '];
T[' VST2 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST2_m_T2_postr ', 'cond=COND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                          ', 'size=0b00 ', 'VST3_m_T1_nowb  ', 'cond=COND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                        ', 'size=0b01 ', 'VST3_m_T1_nowb  ', 'cond=COND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                        ', 'size=0b10 ', 'VST3_m_T1_nowb  ', 'cond=COND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8}                      ', 'size=0b00 ', 'VST3_m_T1_posti ', 'cond=COND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16}                    ', 'size=0b01 ', 'VST3_m_T1_posti ', 'cond=COND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32}                    ', 'size=0b10 ', 'VST3_m_T1_posti ', 'cond=COND '];
T[' VST3 SZ=8  VLIST={VBASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=8x8 REGOFF=$Rmnsppc}      ', 'size=0b00 ', 'VST3_m_T1_postr ', 'cond=COND '];
T[' VST3 SZ=16 VLIST={VBASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align SZ=4x16 REGOFF=$Rmnsppc}    ', 'size=0b01 ', 'VST3_m_T1_postr ', 'cond=COND '];
T[' VST3 SZ=32 VLIST={VBASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=2x32 REGOFF=$Rmnsppc}    ', 'size=0b10 ', 'VST3_m_T1_postr ', 'cond=COND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                         ', 'size=0b00 ', 'VST4_m_T1_nowb  ', 'cond=COND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                       ', 'size=0b01 ', 'VST4_m_T1_nowb  ', 'cond=COND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                       ', 'size=0b10 ', 'VST4_m_T1_nowb  ', 'cond=COND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8}                     ', 'size=0b00 ', 'VST4_m_T1_posti ', 'cond=COND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16}                   ', 'size=0b01 ', 'VST4_m_T1_posti ', 'cond=COND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32}                   ', 'size=0b10 ', 'VST4_m_T1_posti ', 'cond=COND '];
T[' VST4 SZ=8  VLIST={VBASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=8x8 REGOFF=$Rmnsppc}     ', 'size=0b00 ', 'VST4_m_T1_postr ', 'cond=COND '];
T[' VST4 SZ=16 VLIST={VBASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x16 REGOFF=$Rmnsppc}   ', 'size=0b01 ', 'VST4_m_T1_postr ', 'cond=COND '];
T[' VST4 SZ=32 VLIST={VBASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x32 REGOFF=$Rmnsppc}   ', 'size=0b10 ', 'VST4_m_T1_postr ', 'cond=COND '];



# ldstv_ssone: Advanced SIMD load/store single structure to one lane.
# A32: ig0=0b111101001 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx size:u!=0b11 N:u=0bxx index_align:u=0bxxxx Rm:u=0bxxxx
HINT('ICLASS', 'ldstv_ssone', 'A32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')                             ;
DEF INC     => INC('INC', 'index_align<2>', table => 'tbl_inc')          ;
DEF INC2    => INC('INC', 'index_align<1>', table => 'tbl_inc')          ;
DEF INC3    => INC('INC', 'index_align<0>', table => 'tbl_inc1')         ;
DEF INC4    => INC('INC', 'index_align<1:0>', table => 'tbl_inc2')       ;
DEF INC5    => INC('INC', 'index_align<2:0>', table => 'tbl_inc3')       ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')                       ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')                             ;
DEF align   => ALIGN('align', 'index_align<1:0>', table => 'tbl_align1') ;
DEF align2  => ALIGN('align', 'index_align<0>', table => 'tbl_align3')   ;
DEF align3  => ALIGN('align', 'index_align<1:0>', table => 'tbl_align4') ;
DEF align4  => ALIGN('align', 'index_align<2:0>', table => 'tbl_align5') ;
DEF align5  => ALIGN('align', 'index_align<0>', table => 'tbl_align6')   ;
DEF align6  => ALIGN('align', 'index_align<0>', table => 'tbl_align7')   ;
DEF align7  => ALIGN('align', 'index_align<1:0>', table => 'tbl_align')  ;
DEF align8  => ALIGN('align', 'index_align<0>', table => 'tbl_align8')   ;

T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32}                         ', 'NONE ', 'VST4_1_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8}                         ', 'NONE ', 'VLD1_1_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8}                     ', 'NONE ', 'VLD1_1_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD1_1_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16}                         ', 'NONE ', 'VLD1_1_A2_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16}                     ', 'NONE ', 'VLD1_1_A2_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD1_1_A2_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32}                           ', 'NONE ', 'VLD1_1_A3_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32}                       ', 'NONE ', 'VLD1_1_A3_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32 REGOFF=$Rmnsppc}       ', 'NONE ', 'VLD1_1_A3_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8}                         ', 'NONE ', 'VLD2_1_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8}                     ', 'NONE ', 'VLD2_1_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD2_1_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16}                     ', 'NONE ', 'VLD2_1_A2_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16}                 ', 'NONE ', 'VLD2_1_A2_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VLD2_1_A2_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32}                        ', 'NONE ', 'VLD2_1_A3_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32}                    ', 'NONE ', 'VLD2_1_A3_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32 REGOFF=$Rmnsppc}    ', 'NONE ', 'VLD2_1_A3_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:r:i8={ BASE=$Rnupc SZ=3x8}                                       ', 'NONE ', 'VLD3_1_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PRE:r:i8={ BASE=$Rnupc SZ=3x8}                                   ', 'NONE ', 'VLD3_1_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PST:r:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                   ', 'NONE ', 'VLD3_1_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:r:i16={BASE=$Rnupc SZ=3x16}                                       ', 'NONE ', 'VLD3_1_A2_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PRE:r:i16={BASE=$Rnupc SZ=3x16}                                   ', 'NONE ', 'VLD3_1_A2_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PST:r:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                   ', 'NONE ', 'VLD3_1_A2_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:r:i32={BASE=$Rnupc SZ=3x32}                                         ', 'NONE ', 'VLD3_1_A3_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PRE:r:i32={BASE=$Rnupc SZ=3x32}                                     ', 'NONE ', 'VLD3_1_A3_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PST:r:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                     ', 'NONE ', 'VLD3_1_A3_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8}                         ', 'NONE ', 'VLD4_1_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8}                     ', 'NONE ', 'VLD4_1_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD4_1_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16}                     ', 'NONE ', 'VLD4_1_A2_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16}                 ', 'NONE ', 'VLD4_1_A2_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VLD4_1_A2_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32}                         ', 'NONE ', 'VLD4_1_A3_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32}                     ', 'NONE ', 'VLD4_1_A3_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD4_1_A3_postr ', 'cond=UNCOND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8}                         ', 'NONE ', 'VST1_1_A1_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8}                     ', 'NONE ', 'VST1_1_A1_posti ', 'cond=UNCOND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST1_1_A1_postr ', 'cond=UNCOND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16}                         ', 'NONE ', 'VST1_1_A2_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16}                     ', 'NONE ', 'VST1_1_A2_posti ', 'cond=UNCOND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x16 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST1_1_A2_postr ', 'cond=UNCOND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32}                           ', 'NONE ', 'VST1_1_A3_nowb  ', 'cond=UNCOND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32}                       ', 'NONE ', 'VST1_1_A3_posti ', 'cond=UNCOND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=1x32 REGOFF=$Rmnsppc}       ', 'NONE ', 'VST1_1_A3_postr ', 'cond=UNCOND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8}                         ', 'NONE ', 'VST2_1_A1_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8}                     ', 'NONE ', 'VST2_1_A1_posti ', 'cond=UNCOND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST2_1_A1_postr ', 'cond=UNCOND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16}                     ', 'NONE ', 'VST2_1_A2_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16}                 ', 'NONE ', 'VST2_1_A2_posti ', 'cond=UNCOND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC2} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VST2_1_A2_postr ', 'cond=UNCOND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32}                        ', 'NONE ', 'VST2_1_A3_nowb  ', 'cond=UNCOND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32}                    ', 'NONE ', 'VST2_1_A3_posti ', 'cond=UNCOND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align7 SZ=2x32 REGOFF=$Rmnsppc}    ', 'NONE ', 'VST2_1_A3_postr ', 'cond=UNCOND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:w:i8={ BASE=$Rnupc SZ=3x8}                                       ', 'NONE ', 'VST3_1_A1_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PRE:w:i8={ BASE=$Rnupc SZ=3x8}                                   ', 'NONE ', 'VST3_1_A1_posti ', 'cond=UNCOND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PST:w:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                   ', 'NONE ', 'VST3_1_A1_postr ', 'cond=UNCOND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:w:i16={BASE=$Rnupc SZ=3x16}                                       ', 'NONE ', 'VST3_1_A2_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PRE:w:i16={BASE=$Rnupc SZ=3x16}                                   ', 'NONE ', 'VST3_1_A2_posti ', 'cond=UNCOND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PST:w:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                   ', 'NONE ', 'VST3_1_A2_postr ', 'cond=UNCOND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:w:i32={BASE=$Rnupc SZ=3x32}                                         ', 'NONE ', 'VST3_1_A3_nowb  ', 'cond=UNCOND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PRE:w:i32={BASE=$Rnupc SZ=3x32}                                     ', 'NONE ', 'VST3_1_A3_posti ', 'cond=UNCOND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PST:w:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                     ', 'NONE ', 'VST3_1_A3_postr ', 'cond=UNCOND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8}                         ', 'NONE ', 'VST4_1_A1_nowb  ', 'cond=UNCOND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8}                     ', 'NONE ', 'VST4_1_A1_posti ', 'cond=UNCOND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align6 SZ=4x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST4_1_A1_postr ', 'cond=UNCOND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16}                     ', 'NONE ', 'VST4_1_A2_nowb  ', 'cond=UNCOND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16}                 ', 'NONE ', 'VST4_1_A2_posti ', 'cond=UNCOND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC2} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VST4_1_A2_postr ', 'cond=UNCOND '];
T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32}                     ', 'NONE ', 'VST4_1_A3_posti ', 'cond=UNCOND '];
T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align SZ=4x32 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST4_1_A3_postr ', 'cond=UNCOND '];



# asimldstss: Advanced SIMD load/store single structure to one lane.
# T32: ig0=0b111110011 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx size:u!=0b11 N:u=0bxx index_align:u=0bxxxx Rm:u=0bxxxx
HINT('ICLASS', 'asimldstss', 'T32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')                             ;
DEF INC     => INC('INC', 'index_align<1>', table => 'tbl_inc')          ;
DEF INC2    => INC('INC', 'index_align<2>', table => 'tbl_inc')          ;
DEF INC3    => INC('INC', 'index_align<0>', table => 'tbl_inc1')         ;
DEF INC4    => INC('INC', 'index_align<1:0>', table => 'tbl_inc2')       ;
DEF INC5    => INC('INC', 'index_align<2:0>', table => 'tbl_inc3')       ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')                       ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')                             ;
DEF align   => ALIGN('align', 'index_align<0>', table => 'tbl_align3')   ;
DEF align2  => ALIGN('align', 'index_align<1:0>', table => 'tbl_align4') ;
DEF align3  => ALIGN('align', 'index_align<2:0>', table => 'tbl_align5') ;
DEF align4  => ALIGN('align', 'index_align<0>', table => 'tbl_align6')   ;
DEF align5  => ALIGN('align', 'index_align<0>', table => 'tbl_align7')   ;
DEF align6  => ALIGN('align', 'index_align<1:0>', table => 'tbl_align')  ;
DEF align7  => ALIGN('align', 'index_align<0>', table => 'tbl_align8')   ;
DEF align8  => ALIGN('align', 'index_align<1:0>', table => 'tbl_align1') ;

T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                         ', 'NONE ', 'VLD1_1_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                     ', 'NONE ', 'VLD1_1_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VLD1_1_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'NONE ', 'VLD1_1_T2_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'NONE ', 'VLD1_1_T2_posti ', 'cond=COND '];
T[' VLD1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'NONE ', 'VLD1_1_T2_postr ', 'cond=COND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                          ', 'NONE ', 'VLD1_1_T3_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                      ', 'NONE ', 'VLD1_1_T3_posti ', 'cond=COND '];
T[' VLD1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}      ', 'NONE ', 'VLD1_1_T3_postr ', 'cond=COND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8}                        ', 'NONE ', 'VLD2_1_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8}                    ', 'NONE ', 'VLD2_1_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8 REGOFF=$Rmnsppc}    ', 'NONE ', 'VLD2_1_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16}                     ', 'NONE ', 'VLD2_1_T2_nowb  ', 'cond=COND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16}                 ', 'NONE ', 'VLD2_1_T2_posti ', 'cond=COND '];
T[' VLD2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VLD2_1_T2_postr ', 'cond=COND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32}                      ', 'NONE ', 'VLD2_1_T3_nowb  ', 'cond=COND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32}                  ', 'NONE ', 'VLD2_1_T3_posti ', 'cond=COND '];
T[' VLD2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32 REGOFF=$Rmnsppc}  ', 'NONE ', 'VLD2_1_T3_postr ', 'cond=COND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:r:i8={ BASE=$Rnupc SZ=3x8}                                      ', 'NONE ', 'VLD3_1_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PRE:r:i8={ BASE=$Rnupc SZ=3x8}                                  ', 'NONE ', 'VLD3_1_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PST:r:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                  ', 'NONE ', 'VLD3_1_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:r:i16={BASE=$Rnupc SZ=3x16}                                      ', 'NONE ', 'VLD3_1_T2_nowb  ', 'cond=COND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PRE:r:i16={BASE=$Rnupc SZ=3x16}                                  ', 'NONE ', 'VLD3_1_T2_posti ', 'cond=COND '];
T[' VLD3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PST:r:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                  ', 'NONE ', 'VLD3_1_T2_postr ', 'cond=COND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:r:i32={BASE=$Rnupc SZ=3x32}                                        ', 'NONE ', 'VLD3_1_T3_nowb  ', 'cond=COND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PRE:r:i32={BASE=$Rnupc SZ=3x32}                                    ', 'NONE ', 'VLD3_1_T3_posti ', 'cond=COND '];
T[' VLD3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PST:r:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                    ', 'NONE ', 'VLD3_1_T3_postr ', 'cond=COND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8}                        ', 'NONE ', 'VLD4_1_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8}                    ', 'NONE ', 'VLD4_1_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8 REGOFF=$Rmnsppc}    ', 'NONE ', 'VLD4_1_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16}                     ', 'NONE ', 'VLD4_1_T2_nowb  ', 'cond=COND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16}                 ', 'NONE ', 'VLD4_1_T2_posti ', 'cond=COND '];
T[' VLD4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VLD4_1_T2_postr ', 'cond=COND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32}                      ', 'NONE ', 'VLD4_1_T3_nowb  ', 'cond=COND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32}                  ', 'NONE ', 'VLD4_1_T3_posti ', 'cond=COND '];
T[' VLD4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32 REGOFF=$Rmnsppc}  ', 'NONE ', 'VLD4_1_T3_postr ', 'cond=COND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                         ', 'NONE ', 'VST1_1_T1_nowb  ', 'cond=COND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                     ', 'NONE ', 'VST1_1_T1_posti ', 'cond=COND '];
T[' VST1 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=1 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}     ', 'NONE ', 'VST1_1_T1_postr ', 'cond=COND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'NONE ', 'VST1_1_T2_nowb  ', 'cond=COND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'NONE ', 'VST1_1_T2_posti ', 'cond=COND '];
T[' VST1 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=1 INC=1} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'NONE ', 'VST1_1_T2_postr ', 'cond=COND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                          ', 'NONE ', 'VST1_1_T3_nowb  ', 'cond=COND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                      ', 'NONE ', 'VST1_1_T3_posti ', 'cond=COND '];
T[' VST1 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=1 INC=1} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}      ', 'NONE ', 'VST1_1_T3_postr ', 'cond=COND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8}                        ', 'NONE ', 'VST2_1_T1_nowb  ', 'cond=COND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8}                    ', 'NONE ', 'VST2_1_T1_posti ', 'cond=COND '];
T[' VST2 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=2 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x8 REGOFF=$Rmnsppc}    ', 'NONE ', 'VST2_1_T1_postr ', 'cond=COND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16}                     ', 'NONE ', 'VST2_1_T2_nowb  ', 'cond=COND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16}                 ', 'NONE ', 'VST2_1_T2_posti ', 'cond=COND '];
T[' VST2 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=2 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align5 SZ=2x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VST2_1_T2_postr ', 'cond=COND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32}                      ', 'NONE ', 'VST2_1_T3_nowb  ', 'cond=COND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32}                  ', 'NONE ', 'VST2_1_T3_posti ', 'cond=COND '];
T[' VST2 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=2 INC=$INC2} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align6 SZ=2x32 REGOFF=$Rmnsppc}  ', 'NONE ', 'VST2_1_T3_postr ', 'cond=COND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:w:i8={ BASE=$Rnupc SZ=3x8}                                      ', 'NONE ', 'VST3_1_T1_nowb  ', 'cond=COND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PRE:w:i8={ BASE=$Rnupc SZ=3x8}                                  ', 'NONE ', 'VST3_1_T1_posti ', 'cond=COND '];
T[' VST3 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=3 INC=$INC3} MEM:PST:w:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                  ', 'NONE ', 'VST3_1_T1_postr ', 'cond=COND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:w:i16={BASE=$Rnupc SZ=3x16}                                      ', 'NONE ', 'VST3_1_T2_nowb  ', 'cond=COND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PRE:w:i16={BASE=$Rnupc SZ=3x16}                                  ', 'NONE ', 'VST3_1_T2_posti ', 'cond=COND '];
T[' VST3 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=3 INC=$INC4} MEM:PST:w:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                  ', 'NONE ', 'VST3_1_T2_postr ', 'cond=COND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:w:i32={BASE=$Rnupc SZ=3x32}                                        ', 'NONE ', 'VST3_1_T3_nowb  ', 'cond=COND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PRE:w:i32={BASE=$Rnupc SZ=3x32}                                    ', 'NONE ', 'VST3_1_T3_posti ', 'cond=COND '];
T[' VST3 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=3 INC=$INC5} MEM:PST:w:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                    ', 'NONE ', 'VST3_1_T3_postr ', 'cond=COND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8}                        ', 'NONE ', 'VST4_1_T1_nowb  ', 'cond=COND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PRE:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8}                    ', 'NONE ', 'VST4_1_T1_posti ', 'cond=COND '];
T[' VST4 SZ=8  ELIST={EBASE={REG:i8=$Dd   IDX={ENCODEDIN=index_align<3:1>}} COUNT=4 INC=1} MEM:PST:w:i8={ BASE=$Rnupc ALIGN:OPT=$align5 SZ=4x8 REGOFF=$Rmnsppc}    ', 'NONE ', 'VST4_1_T1_postr ', 'cond=COND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:w:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16}                     ', 'NONE ', 'VST4_1_T2_nowb  ', 'cond=COND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:PRE:w:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16}                 ', 'NONE ', 'VST4_1_T2_posti ', 'cond=COND '];
T[' VST4 SZ=16 ELIST={EBASE={REG:i16=$Dd IDX={ENCODEDIN=index_align<3:2>}} COUNT=4 INC=$INC} MEM:PST:w:i16={BASE=$Rnupc ALIGN:OPT=$align7 SZ=4x16 REGOFF=$Rmnsppc} ', 'NONE ', 'VST4_1_T2_postr ', 'cond=COND '];
T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:w:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32}                      ', 'NONE ', 'VST4_1_T3_nowb  ', 'cond=COND '];
T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:PST:w:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32 REGOFF=$Rmnsppc}  ', 'NONE ', 'VST4_1_T3_postr ', 'cond=COND '];
T[' VST4 SZ=32 ELIST={EBASE={REG:i32=$Dd IDX={ENCODEDIN=index_align<3>}} COUNT=4 INC=$INC2} MEM:PRE:w:i32={BASE=$Rnupc ALIGN:OPT=$align8 SZ=4x32}                  ', 'NONE ', 'VST4_1_T3_posti ', 'cond=COND '];



# ldv_ssall: Advanced SIMD load single structure to all lanes.
# A32: ig0=0b111101001 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx ig2=0b11 N:u=0bxx size:u=0bxx T:u=0bx a:u=0bx Rm:u=0bxxxx
HINT('ICLASS', 'ldv_ssall', 'A32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')              ;
DEF INC     => INC('INC', 'T', table => 'tbl_inc')        ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')        ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')              ;
DEF align   => ALIGN('align', 'a', table => 'tbl_align3') ;
DEF align2  => ALIGN('align', 'a', table => 'tbl_align6') ;
DEF align3  => ALIGN('align', 'a', table => 'tbl_align7') ;
DEF align4  => ALIGN('align', 'a', table => 'tbl_align8') ;

T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                           ', 'size=0b00 T=0b0 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                           ', 'size=0b00 T=0b1 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'size=0b01 T=0b0 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'size=0b01 T=0b1 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                        ', 'size=0b10 T=0b0 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                        ', 'size=0b10 T=0b1 ', 'VLD1_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                       ', 'size=0b00 T=0b0 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                       ', 'size=0b00 T=0b1 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'size=0b01 T=0b0 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'size=0b01 T=0b1 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                    ', 'size=0b10 T=0b0 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                    ', 'size=0b10 T=0b1 ', 'VLD1_a_A1_posti ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}       ', 'size=0b00 T=0b0 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}       ', 'size=0b00 T=0b1 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'size=0b01 T=0b0 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'size=0b01 T=0b1 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}    ', 'size=0b10 T=0b0 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}    ', 'size=0b10 T=0b1 ', 'VLD1_a_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8}                       ', 'size=0b00       ', 'VLD2_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16}                     ', 'size=0b01       ', 'VLD2_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32}                     ', 'size=0b10       ', 'VLD2_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8}                   ', 'size=0b00       ', 'VLD2_a_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16}                 ', 'size=0b01       ', 'VLD2_a_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32}                 ', 'size=0b10       ', 'VLD2_a_A1_posti ', 'cond=UNCOND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8 REGOFF=$Rmnsppc}   ', 'size=0b00       ', 'VLD2_a_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16 REGOFF=$Rmnsppc} ', 'size=0b01       ', 'VLD2_a_A1_postr ', 'cond=UNCOND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32 REGOFF=$Rmnsppc} ', 'size=0b10       ', 'VLD2_a_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:r:i8={ BASE=$Rnupc SZ=3x8}                                         ', 'size=0b00       ', 'VLD3_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:r:i16={BASE=$Rnupc SZ=3x16}                                       ', 'size=0b01       ', 'VLD3_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:r:i32={BASE=$Rnupc SZ=3x32}                                       ', 'size=0b10       ', 'VLD3_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc SZ=3x8}                                     ', 'size=0b00       ', 'VLD3_a_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc SZ=3x16}                                   ', 'size=0b01       ', 'VLD3_a_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc SZ=3x32}                                   ', 'size=0b10       ', 'VLD3_a_A1_posti ', 'cond=UNCOND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                     ', 'size=0b00       ', 'VLD3_a_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                   ', 'size=0b01       ', 'VLD3_a_A1_postr ', 'cond=UNCOND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                   ', 'size=0b10       ', 'VLD3_a_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8}                       ', 'size=0b00       ', 'VLD4_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16}                     ', 'size=0b01       ', 'VLD4_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32}                          ', 'size=0b10 a=0b1 ', 'VLD4_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32}                         ', 'size=0b11 a=0b1 ', 'VLD4_a_A1_nowb  ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8}                   ', 'size=0b00       ', 'VLD4_a_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16}                 ', 'size=0b01       ', 'VLD4_a_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32}                      ', 'size=0b10 a=0b1 ', 'VLD4_a_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32}                     ', 'size=0b11 a=0b1 ', 'VLD4_a_A1_posti ', 'cond=UNCOND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8 REGOFF=$Rmnsppc}   ', 'size=0b00       ', 'VLD4_a_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16 REGOFF=$Rmnsppc} ', 'size=0b01       ', 'VLD4_a_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32 REGOFF=$Rmnsppc}      ', 'size=0b10 a=0b1 ', 'VLD4_a_A1_postr ', 'cond=UNCOND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32 REGOFF=$Rmnsppc}     ', 'size=0b11 a=0b1 ', 'VLD4_a_A1_postr ', 'cond=UNCOND '];



# asimldall: Advanced SIMD load single structure to all lanes.
# T32: ig0=0b111110011 D:u=0bx L:u=0bx ig1=0b0 Rn:u=0bxxxx Vd:u=0bxxxx ig2=0b11 N:u=0bxx size:u=0bxx T:u=0bx a:u=0bx Rm:u=0bxxxx
HINT('ICLASS', 'asimldall', 'T32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')              ;
DEF INC     => INC('INC', 'T', table => 'tbl_inc')        ;
DEF Rmnsppc => GPR32('Rm', 'Rm', 'read|nosp|nopc')        ;
DEF Rnupc   => GPR32('Rn', 'Rn', 'read|upc')              ;
DEF align   => ALIGN('align', 'a', table => 'tbl_align3') ;
DEF align2  => ALIGN('align', 'a', table => 'tbl_align6') ;
DEF align3  => ALIGN('align', 'a', table => 'tbl_align7') ;
DEF align4  => ALIGN('align', 'a', table => 'tbl_align8') ;

T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                           ', 'size=0b00 T=0b0 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                           ', 'size=0b00 T=0b1 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'size=0b01 T=0b0 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                        ', 'size=0b01 T=0b1 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                        ', 'size=0b10 T=0b0 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                        ', 'size=0b10 T=0b1 ', 'VLD1_a_T1_nowb  ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                       ', 'size=0b00 T=0b0 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8}                       ', 'size=0b00 T=0b1 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'size=0b01 T=0b0 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16}                    ', 'size=0b01 T=0b1 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                    ', 'size=0b10 T=0b0 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32}                    ', 'size=0b10 T=0b1 ', 'VLD1_a_T1_posti ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=1 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}       ', 'size=0b00 T=0b0 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=1} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align SZ=1x8 REGOFF=$Rmnsppc}       ', 'size=0b00 T=0b1 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=1 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'size=0b01 T=0b0 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=1} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align2 SZ=1x16 REGOFF=$Rmnsppc}    ', 'size=0b01 T=0b1 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=1 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}    ', 'size=0b10 T=0b0 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD1 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=1} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align3 SZ=1x32 REGOFF=$Rmnsppc}    ', 'size=0b10 T=0b1 ', 'VLD1_a_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8}                       ', 'size=0b00       ', 'VLD2_a_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16}                     ', 'size=0b01       ', 'VLD2_a_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32}                     ', 'size=0b10       ', 'VLD2_a_T1_nowb  ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8}                   ', 'size=0b00       ', 'VLD2_a_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16}                 ', 'size=0b01       ', 'VLD2_a_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32}                 ', 'size=0b10       ', 'VLD2_a_T1_posti ', 'cond=COND '];
T[' VLD2 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=2 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align2 SZ=2x8 REGOFF=$Rmnsppc}   ', 'size=0b00       ', 'VLD2_a_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=2 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align3 SZ=2x16 REGOFF=$Rmnsppc} ', 'size=0b01       ', 'VLD2_a_T1_postr ', 'cond=COND '];
T[' VLD2 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=2 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=$align4 SZ=2x32 REGOFF=$Rmnsppc} ', 'size=0b10       ', 'VLD2_a_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:r:i8={ BASE=$Rnupc SZ=3x8}                                         ', 'size=0b00       ', 'VLD3_a_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:r:i16={BASE=$Rnupc SZ=3x16}                                       ', 'size=0b01       ', 'VLD3_a_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:r:i32={BASE=$Rnupc SZ=3x32}                                       ', 'size=0b10       ', 'VLD3_a_T1_nowb  ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc SZ=3x8}                                     ', 'size=0b00       ', 'VLD3_a_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc SZ=3x16}                                   ', 'size=0b01       ', 'VLD3_a_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc SZ=3x32}                                   ', 'size=0b10       ', 'VLD3_a_T1_posti ', 'cond=COND '];
T[' VLD3 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=3 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc SZ=3x8 REGOFF=$Rmnsppc}                     ', 'size=0b00       ', 'VLD3_a_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=3 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc SZ=3x16 REGOFF=$Rmnsppc}                   ', 'size=0b01       ', 'VLD3_a_T1_postr ', 'cond=COND '];
T[' VLD3 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=3 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc SZ=3x32 REGOFF=$Rmnsppc}                   ', 'size=0b10       ', 'VLD3_a_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8}                       ', 'size=0b00       ', 'VLD4_a_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16}                     ', 'size=0b01       ', 'VLD4_a_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32}                          ', 'size=0b10 a=0b1 ', 'VLD4_a_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32}                         ', 'size=0b11 a=0b1 ', 'VLD4_a_T1_nowb  ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8}                   ', 'size=0b00       ', 'VLD4_a_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16}                 ', 'size=0b01       ', 'VLD4_a_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32}                      ', 'size=0b10 a=0b1 ', 'VLD4_a_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PRE:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32}                     ', 'size=0b11 a=0b1 ', 'VLD4_a_T1_posti ', 'cond=COND '];
T[' VLD4 SZ=8  VLIST:ei={BASE:i8=$Dd COUNT=4 INC=$INC} MEM:PST:r:i8={ BASE=$Rnupc ALIGN:OPT=$align3 SZ=4x8 REGOFF=$Rmnsppc}   ', 'size=0b00       ', 'VLD4_a_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=16 VLIST:ei={BASE:i16=$Dd COUNT=4 INC=$INC} MEM:PST:r:i16={BASE=$Rnupc ALIGN:OPT=$align4 SZ=4x16 REGOFF=$Rmnsppc} ', 'size=0b01       ', 'VLD4_a_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=64 SZ=4x32 REGOFF=$Rmnsppc}      ', 'size=0b10 a=0b1 ', 'VLD4_a_T1_postr ', 'cond=COND '];
T[' VLD4 SZ=32 VLIST:ei={BASE:i32=$Dd COUNT=4 INC=$INC} MEM:PST:r:i32={BASE=$Rnupc ALIGN:OPT=128 SZ=4x32 REGOFF=$Rmnsppc}     ', 'size=0b11 a=0b1 ', 'VLD4_a_T1_postr ', 'cond=COND '];



# movfpgp16: Floating-point 16-bit move.
# A32: cond:u!=0b1111 ig0=0b1110000 op:u=0bx Vn:u=0bxxxx Rt:u=0bxxxx ig1=0b1001 N:u=0bx ig2=0bZ ig3=0bZ ig4=0b1 ig5=0bZ ig6=0bZ ig7=0bZ ig8=0bZ
HINT('ICLASS', 'movfpgp16', 'A32');

DEF Rtupc => GPR32('Rt', 'Rt', 'upc')     ;
DEF Sn    => SIMD32('Sn', 'Vn:N', 'read') ;

T[' VMOV REG:F16=$Sn REG=$Rtupc ', 'NONE ', 'VMOV_toh_A1 ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];
T[' VMOV REG=$Rtupc REG:F16=$Sn ', 'NONE ', 'VMOV_h_A1   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=NO_NV '];



# movfpgp32: Floating-point 32-bit move.
# A32: cond:u!=0b1111 ig0=0b1110000 op:u=0bx Vn:u=0bxxxx Rt:u=0bxxxx ig1=0b1010 N:u=0bx ig2=0bZ ig3=0bZ ig4=0b1 ig5=0bZ ig6=0bZ ig7=0bZ ig8=0bZ
HINT('ICLASS', 'movfpgp32', 'A32');

DEF Rtupc => GPR32('Rt', 'Rt', 'upc')     ;
DEF Sn    => SIMD32('Sn', 'Vn:N', 'read') ;

T[' VMOV REG=$Sn REG=$Rtupc ', 'NONE ', 'VMOV_tos_A1 ', 'cond=NO_NV '];
T[' VMOV REG=$Rtupc REG=$Sn ', 'NONE ', 'VMOV_s_A1   ', 'cond=NO_NV '];



# fp_mov32: Floating-point 32-bit move.
# T32: ig0=0b11101110000 op:u=0bx Vn:u=0bxxxx Rt:u=0bxxxx ig1=0b1010 N:u=0bx ig2=0bZ ig3=0bZ ig4=0b1 ig5=0bZ ig6=0bZ ig7=0bZ ig8=0bZ
HINT('ICLASS', 'fp_mov32', 'T32');

DEF Rtupc => GPR32('Rt', 'Rt', 'upc')     ;
DEF Sn    => SIMD32('Sn', 'Vn:N', 'read') ;

T[' VMOV REG=$Sn REG=$Rtupc ', 'NONE ', 'VMOV_tos_T1 ', 'cond=COND '];
T[' VMOV REG=$Rtupc REG=$Sn ', 'NONE ', 'VMOV_s_T1   ', 'cond=COND '];



# movfpsr: Floating-point move special register.
# A32: cond:u!=0b1111 ig0=0b1110111 L:u=0bx reg:u=0bxxxx Rt:u=0bxxxx ig1=0b1010 ig2=0bZ ig3=0bZ ig4=0bZ ig5=0b1 ig6=0bZ ig7=0bZ ig8=0bZ ig9=0bZ
HINT('ICLASS', 'movfpsr', 'A32');

DEF Rt        => GPR32('Rt', 'Rt')                                   ;
DEF Rtupc     => GPR32('Rt', 'Rt', 'upc')                            ;
DEF spec_reg  => SPECREG('spec_reg', 'reg', table => 'tbl_specreg1') ;
DEF spec_reg2 => SPECREG('spec_reg', 'reg', table => 'tbl_specreg2') ;

T[' VMRS REG:w=$Rt SPECREG=$spec_reg     ', 'NONE ', 'VMRS_A1_AS ', 'cond=NO_NV '];
T[' VMSR SPECREG=$spec_reg2 REG:r=$Rtupc ', 'NONE ', 'VMSR_A1_AS ', 'cond=NO_NV '];



# fp_msr: Floating-point move special register.
# T32: ig0=0b11101110111 L:u=0bx reg:u=0bxxxx Rt:u=0bxxxx ig1=0b1010 ig2=0bZ ig3=0bZ ig4=0bZ ig5=0b1 ig6=0bZ ig7=0bZ ig8=0bZ ig9=0bZ
HINT('ICLASS', 'fp_msr', 'T32');

DEF Rt        => GPR32('Rt', 'Rt')                                   ;
DEF Rtupc     => GPR32('Rt', 'Rt', 'upc')                            ;
DEF spec_reg  => SPECREG('spec_reg', 'reg', table => 'tbl_specreg1') ;
DEF spec_reg2 => SPECREG('spec_reg', 'reg', table => 'tbl_specreg2') ;

T[' VMRS REG:w=$Rt SPECREG=$spec_reg     ', 'NONE ', 'VMRS_T1_AS ', 'cond=COND '];
T[' VMSR SPECREG=$spec_reg2 REG:r=$Rtupc ', 'NONE ', 'VMSR_T1_AS ', 'cond=COND '];



# movsimdfpgp64: Advanced SIMD and floating-point 64-bit move.
# A32: cond:u!=0b1111 ig0=0b11000 D:u=0bx ig1=0b0 op:u=0bx Rt2:u=0bxxxx Rt:u=0bxxxx ig2=0b10 size:u=0bxx opc2:u=0bxx M:u=0bx o3:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'movsimdfpgp64', 'A32');

DEF Dm     => SIMD64('Dm', 'M:Vm', 'read')       ;
DEF Rtupc  => GPR32('Rt', 'Rt', 'upc')           ;
DEF Rtupc2 => GPR32('Rt2', 'Rt2', 'upc')         ;
DEF Sm     => SIMD32('Sm', 'Vm:M', 'read')       ;
DEF Sm2    => SIMD32('Sm1', 'Vm:M', 'read|pair') ;

T[' VMOV REG=$Dm REG=$Rtupc REG=$Rtupc2          ', 'NONE ', 'VMOV_tod_A1  ', 'cond=NO_NV '];
T[' VMOV REG=$Rtupc REG=$Rtupc2 REG=$Dm          ', 'NONE ', 'VMOV_d_A1    ', 'cond=NO_NV '];
T[' VMOV REG=$Sm REG=$Sm2 REG=$Rtupc REG=$Rtupc2 ', 'NONE ', 'VMOV_toss_A1 ', 'cond=NO_NV '];
T[' VMOV REG=$Rtupc REG=$Rtupc2 REG=$Sm REG=$Sm2 ', 'NONE ', 'VMOV_ss_A1   ', 'cond=NO_NV '];



# simdfp_mov64: Advanced SIMD and floating-point 64-bit move.
# T32: ig0=0b111011000 D:u=0bx ig1=0b0 op:u=0bx Rt2:u=0bxxxx Rt:u=0bxxxx ig2=0b10 size:u=0bxx opc2:u=0bxx M:u=0bx o3:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simdfp_mov64', 'T32');

DEF Dm     => SIMD64('Dm', 'M:Vm', 'read')       ;
DEF Rtupc  => GPR32('Rt', 'Rt', 'upc')           ;
DEF Rtupc2 => GPR32('Rt2', 'Rt2', 'upc')         ;
DEF Sm     => SIMD32('Sm', 'Vm:M', 'read')       ;
DEF Sm2    => SIMD32('Sm1', 'Vm:M', 'read|pair') ;

T[' VMOV REG=$Dm REG=$Rtupc REG=$Rtupc2          ', 'NONE ', 'VMOV_tod_T1  ', 'cond=COND '];
T[' VMOV REG=$Rtupc REG=$Rtupc2 REG=$Dm          ', 'NONE ', 'VMOV_d_T1    ', 'cond=COND '];
T[' VMOV REG=$Sm REG=$Sm2 REG=$Rtupc REG=$Rtupc2 ', 'NONE ', 'VMOV_toss_T1 ', 'cond=COND '];
T[' VMOV REG=$Rtupc REG=$Rtupc2 REG=$Sm REG=$Sm2 ', 'NONE ', 'VMOV_ss_T1   ', 'cond=COND '];



# movsimdgp: Advanced SIMD 8/16/32-bit element move/duplicate.
# A32: cond:u!=0b1111 ig0=0b1110 opc1:u=0bxxx L:u=0bx Vn:u=0bxxxx Rt:u=0bxxxx ig1=0b1011 N:u=0bx opc2:u=0bxx ig2=0b1 ig3=0bZ ig4=0bZ ig5=0bZ ig6=0bZ
HINT('ICLASS', 'movsimdgp', 'A32');

DEF Dd    => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dn    => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd    => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Rtupc => GPR32('Rt', 'Rt', 'upc')       ;

T[' VDUP SZ=8  VREG:i8=$Qd  REG:r=$Rtupc                                       ', 'B=0b1 E=0b0               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VDUP SZ=16 VREG:i16=$Qd REG:r=$Rtupc                                       ', 'B=0b0 E=0b1               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VDUP SZ=32 VREG:i32=$Qd REG:r=$Rtupc                                       ', 'B=0b0 E=0b0               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VDUP SZ=8  VREG:i8=$Dd  REG:r=$Rtupc                                       ', 'B=0b1 E=0b0               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VDUP SZ=16 VREG:i16=$Dd REG:r=$Rtupc                                       ', 'B=0b0 E=0b1               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VDUP SZ=32 VREG:i32=$Dd REG:r=$Rtupc                                       ', 'B=0b0 E=0b0               ', 'VDUP_r_A1  ', 'cond=NO_NV '];
T[' VMOV SZ=8  EREG={REG:i8=$Dd   IDX={ENCODEDIN=opc1<0>:opc2}} REG:r=$Rtupc   ', 'opc1=0b1x                 ', 'VMOV_rs_A1 ', 'cond=NO_NV '];
T[' VMOV SZ=16 EREG={REG:i16=$Dd IDX={ENCODEDIN=opc1<0>:opc2<1>}} REG:r=$Rtupc ', 'opc1=0b0x opc2=0bx1       ', 'VMOV_rs_A1 ', 'cond=NO_NV '];
T[' VMOV SZ=32 EREG={REG:i32=$Dd IDX={ENCODEDIN=opc1<0>}} REG:r=$Rtupc         ', 'opc1=0b0x opc2=0b00       ', 'VMOV_rs_A1 ', 'cond=NO_NV '];
T[' VMOV REG:w=$Rtupc EREG={REG:S8=$Dn   IDX={ENCODEDIN=opc1<0>:opc2}}         ', 'U=0b0 opc1=0b1x           ', 'VMOV_sr_A1 ', 'cond=NO_NV '];
T[' VMOV REG:w=$Rtupc EREG={REG:S16=$Dn IDX={ENCODEDIN=opc1<0>:opc2<1>}}       ', 'U=0b0 opc1=0b0x opc2=0bx1 ', 'VMOV_sr_A1 ', 'cond=NO_NV '];
T[' VMOV REG:w=$Rtupc EREG={REG:U8=$Dn   IDX={ENCODEDIN=opc1<0>:opc2}}         ', 'U=0b1 opc1=0b1x           ', 'VMOV_sr_A1 ', 'cond=NO_NV '];
T[' VMOV REG:w=$Rtupc EREG={REG:U16=$Dn IDX={ENCODEDIN=opc1<0>:opc2<1>}}       ', 'U=0b1 opc1=0b0x opc2=0bx1 ', 'VMOV_sr_A1 ', 'cond=NO_NV '];
T[' VMOV SZ=32 REG:w=$Rtupc EREG={REG:i32=$Dn IDX={ENCODEDIN=opc1<0>}}         ', 'U=0b0 opc1=0b0x opc2=0b00 ', 'VMOV_sr_A1 ', 'cond=NO_NV '];



# simd_dup_el: Advanced SIMD 8/16/32-bit element move/duplicate.
# T32: ig0=0b11101110 opc1:u=0bxxx L:u=0bx Vn:u=0bxxxx Rt:u=0bxxxx ig1=0b1011 N:u=0bx opc2:u=0bxx ig2=0b1 ig3=0bZ ig4=0bZ ig5=0bZ ig6=0bZ
HINT('ICLASS', 'simd_dup_el', 'T32');

DEF Dd    => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dn    => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd    => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Rtupc => GPR32('Rt', 'Rt', 'upc')       ;

T[' VDUP SZ=8  VREG:i8=$Qd  REG:r=$Rtupc                                       ', 'B=0b1 E=0b0               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VDUP SZ=16 VREG:i16=$Qd REG:r=$Rtupc                                       ', 'B=0b0 E=0b1               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VDUP SZ=32 VREG:i32=$Qd REG:r=$Rtupc                                       ', 'B=0b0 E=0b0               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VDUP SZ=8  VREG:i8=$Dd  REG:r=$Rtupc                                       ', 'B=0b1 E=0b0               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VDUP SZ=16 VREG:i16=$Dd REG:r=$Rtupc                                       ', 'B=0b0 E=0b1               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VDUP SZ=32 VREG:i32=$Dd REG:r=$Rtupc                                       ', 'B=0b0 E=0b0               ', 'VDUP_r_T1  ', 'cond=COND '];
T[' VMOV SZ=8  EREG={REG:i8=$Dd   IDX={ENCODEDIN=opc1<0>:opc2}} REG:r=$Rtupc   ', 'opc1=0b1x                 ', 'VMOV_rs_T1 ', 'cond=COND '];
T[' VMOV SZ=16 EREG={REG:i16=$Dd IDX={ENCODEDIN=opc1<0>:opc2<1>}} REG:r=$Rtupc ', 'opc1=0b0x opc2=0bx1       ', 'VMOV_rs_T1 ', 'cond=COND '];
T[' VMOV SZ=32 EREG={REG:i32=$Dd IDX={ENCODEDIN=opc1<0>}} REG:r=$Rtupc         ', 'opc1=0b0x opc2=0b00       ', 'VMOV_rs_T1 ', 'cond=COND '];
T[' VMOV REG:w=$Rtupc EREG={REG:S8=$Dn   IDX={ENCODEDIN=opc1<0>:opc2}}         ', 'U=0b0 opc1=0b1x           ', 'VMOV_sr_T1 ', 'cond=COND '];
T[' VMOV REG:w=$Rtupc EREG={REG:S16=$Dn IDX={ENCODEDIN=opc1<0>:opc2<1>}}       ', 'U=0b0 opc1=0b0x opc2=0bx1 ', 'VMOV_sr_T1 ', 'cond=COND '];
T[' VMOV REG:w=$Rtupc EREG={REG:U8=$Dn   IDX={ENCODEDIN=opc1<0>:opc2}}         ', 'U=0b1 opc1=0b1x           ', 'VMOV_sr_T1 ', 'cond=COND '];
T[' VMOV REG:w=$Rtupc EREG={REG:U16=$Dn IDX={ENCODEDIN=opc1<0>:opc2<1>}}       ', 'U=0b1 opc1=0b0x opc2=0bx1 ', 'VMOV_sr_T1 ', 'cond=COND '];
T[' VMOV SZ=32 REG:w=$Rtupc EREG={REG:i32=$Dn IDX={ENCODEDIN=opc1<0>}}         ', 'U=0b0 opc1=0b0x opc2=0b00 ', 'VMOV_sr_T1 ', 'cond=COND '];



# p_cpaf: System register access, Advanced SIMD, and floating-point.
# T32: ig0=0b111 op0:u=0bx ig1=0b11 op1:u=0bxx ig2=0bxxxxxxxxxxxx op2:u=0bxxx ig3=0bxxxx op3:u=0bx ig4=0bxxxx
HINT('ICLASS', 'p_cpaf', 'T32');

DEF Rtupc => GPR32('Rt', 'Rt', 'upc')     ;
DEF Sn    => SIMD32('Sn', 'Vn:N', 'read') ;

T[' VMOV REG:F16=$Sn REG=$Rtupc ', 'NONE ', 'VMOV_toh_T1 ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];
T[' VMOV REG=$Rtupc REG:F16=$Sn ', 'NONE ', 'VMOV_h_T1   ', 'arch_variant=ARMv8v2 extensions=FP16 cond=UNP_COND '];



# simd1reg_imm: Advanced SIMD one register and modified immediate.
# A32: ig0=0b1111001 i:u=0bx ig1=0b1 D:u=0bx ig2=0b000 imm3:u=0bxxx Vd:u=0bxxxx cmode:u=0bxxxx ig3=0b0 Q:u=0bx op:u=0bx ig4=0b1 imm4:u=0bxxxx
HINT('ICLASS', 'simd1reg_imm', 'A32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')         ;
DEF Qd     => SIMD128('Qd', 'D:Vd', 'write')        ;
DEF advimm => IMM('advimm', 'op:cmode:i:imm3:imm4') ;

T[' VBIC VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VBIC_i_A1_D      ', 'cond=UNCOND '];
T[' VBIC VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VBIC_i_A1_Q      ', 'cond=UNCOND '];
T[' VBIC VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VBIC_i_A2_D      ', 'cond=UNCOND '];
T[' VBIC VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VBIC_i_A2_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMOV_i_A1_D      ', 'cond=UNCOND '];
T[' VMOV VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMOV_i_A1_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:I16=$Dd IMM:I16=$advimm                  ', 'NONE         ', 'VMOV_i_A3_D      ', 'cond=UNCOND '];
T[' VMOV VREG:I16=$Qd IMM:I16=$advimm                  ', 'NONE         ', 'VMOV_i_A3_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:I32=$Dd IMM:I32=$advimm                  ', 'cmode=0b110x ', 'VMOV_i_A4_D      ', 'cond=UNCOND '];
T[' VMOV VREG:I8=$Dd  IMM:I8=$advimm                   ', 'cmode=0b1110 ', 'VMOV_i_A4_D      ', 'cond=UNCOND '];
T[' VMOV VREG:F32=$Dd IMM:F32=$advimm                  ', 'cmode=0b1111 ', 'VMOV_i_A4_D      ', 'cond=UNCOND '];
T[' VMOV VREG:I32=$Qd IMM:I32=$advimm                  ', 'cmode=0b110x ', 'VMOV_i_A4_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:I8=$Qd  IMM:I8=$advimm                   ', 'cmode=0b1110 ', 'VMOV_i_A4_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:F32=$Qd IMM:F32=$advimm                  ', 'cmode=0b1111 ', 'VMOV_i_A4_Q      ', 'cond=UNCOND '];
T[' VMOV VREG:I64=$Dd IMM:I64=$advimm                  ', 'NONE         ', 'VMOV_i_A5_D      ', 'cond=UNCOND '];
T[' VMOV VREG:I64=$Qd IMM:I64=$advimm                  ', 'NONE         ', 'VMOV_i_A5_Q      ', 'cond=UNCOND '];
T[' VMVN VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_A1_D      ', 'cond=UNCOND '];
T[' VMVN VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_A1_Q      ', 'cond=UNCOND '];
T[' VMVN VREG:I16=$Dd IMM:I16=$advimm                  ', 'NONE         ', 'VMVN_i_A2_D      ', 'cond=UNCOND '];
T[' VMVN VREG:I16=$Qd IMM:I16=$advimm                  ', 'NONE         ', 'VMVN_i_A2_Q      ', 'cond=UNCOND '];
T[' VMVN VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_A3_D      ', 'cond=UNCOND '];
T[' VMVN VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_A3_Q      ', 'cond=UNCOND '];
T[' VORR VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VORR_i_A1_D      ', 'cond=UNCOND '];
T[' VORR VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VORR_i_A1_Q      ', 'cond=UNCOND '];
T[' VORR VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VORR_i_A2_D      ', 'cond=UNCOND '];
T[' VORR VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VORR_i_A2_Q      ', 'cond=UNCOND '];
T[' VAND VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VAND_VBIC_i_A1_D ', 'cond=UNCOND '];
T[' VAND VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VAND_VBIC_i_A1_Q ', 'cond=UNCOND '];
T[' VAND VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VAND_VBIC_i_A2_D ', 'cond=UNCOND '];
T[' VAND VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VAND_VBIC_i_A2_Q ', 'cond=UNCOND '];
T[' VORN VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VORN_VORR_i_A1_D ', 'cond=UNCOND '];
T[' VORN VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VORN_VORR_i_A1_Q ', 'cond=UNCOND '];
T[' VORN VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VORN_VORR_i_A2_D ', 'cond=UNCOND '];
T[' VORN VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VORN_VORR_i_A2_Q ', 'cond=UNCOND '];



# simd_1r_imm: Advanced SIMD one register and modified immediate.
# T32: ig0=0b111 i:u=0bx ig1=0b11111 D:u=0bx ig2=0b000 imm3:u=0bxxx Vd:u=0bxxxx cmode:u=0bxxxx ig3=0b0 Q:u=0bx op:u=0bx ig4=0b1 imm4:u=0bxxxx
HINT('ICLASS', 'simd_1r_imm', 'T32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')         ;
DEF Qd     => SIMD128('Qd', 'D:Vd', 'write')        ;
DEF advimm => IMM('advimm', 'op:cmode:i:imm3:imm4') ;

T[' VBIC VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VBIC_i_T1_D      ', 'cond=COND '];
T[' VBIC VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VBIC_i_T1_Q      ', 'cond=COND '];
T[' VBIC VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VBIC_i_T2_D      ', 'cond=COND '];
T[' VBIC VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VBIC_i_T2_Q      ', 'cond=COND '];
T[' VMOV VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMOV_i_T1_D      ', 'cond=COND '];
T[' VMOV VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMOV_i_T1_Q      ', 'cond=COND '];
T[' VMOV VREG:I16=$Dd IMM:I16=$advimm                  ', 'NONE         ', 'VMOV_i_T3_D      ', 'cond=COND '];
T[' VMOV VREG:I16=$Qd IMM:I16=$advimm                  ', 'NONE         ', 'VMOV_i_T3_Q      ', 'cond=COND '];
T[' VMOV VREG:I32=$Dd IMM:I32=$advimm                  ', 'cmode=0b110x ', 'VMOV_i_T4_D      ', 'cond=COND '];
T[' VMOV VREG:I8=$Dd  IMM:I8=$advimm                   ', 'cmode=0b1110 ', 'VMOV_i_T4_D      ', 'cond=COND '];
T[' VMOV VREG:F32=$Dd IMM:F32=$advimm                  ', 'cmode=0b1111 ', 'VMOV_i_T4_D      ', 'cond=COND '];
T[' VMOV VREG:I32=$Qd IMM:I32=$advimm                  ', 'cmode=0b110x ', 'VMOV_i_T4_Q      ', 'cond=COND '];
T[' VMOV VREG:I8=$Qd  IMM:I8=$advimm                   ', 'cmode=0b1110 ', 'VMOV_i_T4_Q      ', 'cond=COND '];
T[' VMOV VREG:F32=$Qd IMM:F32=$advimm                  ', 'cmode=0b1111 ', 'VMOV_i_T4_Q      ', 'cond=COND '];
T[' VMOV VREG:I64=$Dd IMM:I64=$advimm                  ', 'NONE         ', 'VMOV_i_T5_D      ', 'cond=COND '];
T[' VMOV VREG:I64=$Qd IMM:I64=$advimm                  ', 'NONE         ', 'VMOV_i_T5_Q      ', 'cond=COND '];
T[' VMVN VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_T1_D      ', 'cond=COND '];
T[' VMVN VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_T1_Q      ', 'cond=COND '];
T[' VMVN VREG:I16=$Dd IMM:I16=$advimm                  ', 'NONE         ', 'VMVN_i_T2_D      ', 'cond=COND '];
T[' VMVN VREG:I16=$Qd IMM:I16=$advimm                  ', 'NONE         ', 'VMVN_i_T2_Q      ', 'cond=COND '];
T[' VMVN VREG:I32=$Dd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_T3_D      ', 'cond=COND '];
T[' VMVN VREG:I32=$Qd IMM:I32=$advimm                  ', 'NONE         ', 'VMVN_i_T3_Q      ', 'cond=COND '];
T[' VORR VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VORR_i_T1_D      ', 'cond=COND '];
T[' VORR VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VORR_i_T1_Q      ', 'cond=COND '];
T[' VORR VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VORR_i_T2_D      ', 'cond=COND '];
T[' VORR VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VORR_i_T2_Q      ', 'cond=COND '];
T[' VAND VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VAND_VBIC_i_T1_D ', 'cond=COND '];
T[' VAND VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VAND_VBIC_i_T1_Q ', 'cond=COND '];
T[' VAND VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VAND_VBIC_i_T2_D ', 'cond=COND '];
T[' VAND VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VAND_VBIC_i_T2_Q ', 'cond=COND '];
T[' VORN VREG:OPT:I16=$Dd VREG:I16=$Dd IMM:I16=$advimm ', 'NONE         ', 'VORN_VORR_i_T1_D ', 'cond=COND '];
T[' VORN VREG:OPT:I16=$Qd VREG:I16=$Qd IMM:I16=$advimm ', 'NONE         ', 'VORN_VORR_i_T1_Q ', 'cond=COND '];
T[' VORN VREG:OPT:I32=$Dd VREG:I32=$Dd IMM:I32=$advimm ', 'NONE         ', 'VORN_VORR_i_T2_D ', 'cond=COND '];
T[' VORN VREG:OPT:I32=$Qd VREG:I32=$Qd IMM:I32=$advimm ', 'NONE         ', 'VORN_VORR_i_T2_Q ', 'cond=COND '];



# simd2reg_dup: Advanced SIMD duplicate (scalar).
# A32: ig0=0b111100111 D:u=0bx ig1=0b11 imm4:u=0bxxxx Vd:u=0bxxxx ig2=0b11 opc:u=0bxxx Q:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd2reg_dup', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;

T[' VDUP SZ=8  VREG:i8=$Dd  EREG={REG:i8=$Dm   IDX={ENCODEDIN=imm4<3:1>}} ', 'imm4=0bxxx1 ', 'VDUP_s_A1_D ', 'cond=UNCOND '];
T[' VDUP SZ=16 VREG:i16=$Dd EREG={REG:i16=$Dm IDX={ENCODEDIN=imm4<3:2>}}  ', 'imm4=0bxx10 ', 'VDUP_s_A1_D ', 'cond=UNCOND '];
T[' VDUP SZ=32 VREG:i32=$Dd EREG={REG:i32=$Dm IDX={ENCODEDIN=imm4<3>}}    ', 'imm4=0bx100 ', 'VDUP_s_A1_D ', 'cond=UNCOND '];
T[' VDUP SZ=8  VREG:i8=$Qd  EREG={REG:i8=$Dm   IDX={ENCODEDIN=imm4<3:1>}} ', 'imm4=0bxxx1 ', 'VDUP_s_A1_Q ', 'cond=UNCOND '];
T[' VDUP SZ=16 VREG:i16=$Qd EREG={REG:i16=$Dm IDX={ENCODEDIN=imm4<3:2>}}  ', 'imm4=0bxx10 ', 'VDUP_s_A1_Q ', 'cond=UNCOND '];
T[' VDUP SZ=32 VREG:i32=$Qd EREG={REG:i32=$Dm IDX={ENCODEDIN=imm4<3>}}    ', 'imm4=0bx100 ', 'VDUP_s_A1_Q ', 'cond=UNCOND '];



# simd_dup_sc: Advanced SIMD duplicate (scalar).
# T32: ig0=0b111111111 D:u=0bx ig1=0b11 imm4:u=0bxxxx Vd:u=0bxxxx ig2=0b11 opc:u=0bxxx Q:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_dup_sc', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;

T[' VDUP SZ=8  VREG:i8=$Dd  EREG={REG:i8=$Dm   IDX={ENCODEDIN=imm4<3:1>}} ', 'imm4=0bxxx1 ', 'VDUP_s_T1_D ', 'cond=COND '];
T[' VDUP SZ=16 VREG:i16=$Dd EREG={REG:i16=$Dm IDX={ENCODEDIN=imm4<3:2>}}  ', 'imm4=0bxx10 ', 'VDUP_s_T1_D ', 'cond=COND '];
T[' VDUP SZ=32 VREG:i32=$Dd EREG={REG:i32=$Dm IDX={ENCODEDIN=imm4<3>}}    ', 'imm4=0bx100 ', 'VDUP_s_T1_D ', 'cond=COND '];
T[' VDUP SZ=8  VREG:i8=$Qd  EREG={REG:i8=$Dm   IDX={ENCODEDIN=imm4<3:1>}} ', 'imm4=0bxxx1 ', 'VDUP_s_T1_Q ', 'cond=COND '];
T[' VDUP SZ=16 VREG:i16=$Qd EREG={REG:i16=$Dm IDX={ENCODEDIN=imm4<3:2>}}  ', 'imm4=0bxx10 ', 'VDUP_s_T1_Q ', 'cond=COND '];
T[' VDUP SZ=32 VREG:i32=$Qd EREG={REG:i32=$Dm IDX={ENCODEDIN=imm4<3>}}    ', 'imm4=0bx100 ', 'VDUP_s_T1_Q ', 'cond=COND '];



# simd2reg_misc: Advanced SIMD two registers misc.
# A32: ig0=0b111100111 D:u=0bx ig1=0b11 size:u=0bxx opc1:u=0bxx Vd:u=0bxxxx ig2=0b0 opc2:u=0bxxxx Q:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd2reg_misc', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm => SIMD128('Qm', 'M:Vm', 'read')  ;

T[' AESD      SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESD_A1             ', 'extensions=AES cond=UNCOND                       '];
T[' AESE      SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESE_A1             ', 'extensions=AES cond=UNCOND                       '];
T[' AESIMC    SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESIMC_A1           ', 'extensions=AES cond=UNCOND                       '];
T[' AESMC     SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESMC_A1            ', 'extensions=AES cond=UNCOND                       '];
T[' SHA1H     SZ=32 REG:i32=$Qd REG:i32=$Qm          ', 'NONE              ', 'SHA1H_A1            ', 'extensions=SHA1 cond=UNCOND                      '];
T[' SHA1SU1   SZ=32 REG:i32=$Qd REG:i32=$Qm          ', 'NONE              ', 'SHA1SU1_A1          ', 'extensions=SHA1 cond=UNCOND                      '];
T[' SHA256SU0 SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'NONE              ', 'SHA256SU0_A1        ', 'extensions=SHA256 cond=UNCOND                    '];
T[' VABS      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00 F=0b0   ', 'VABS_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01 F=0b0   ', 'VABS_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10 F=0b0   ', 'VABS_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VABS_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VABS_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00 F=0b0   ', 'VABS_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01 F=0b0   ', 'VABS_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10 F=0b0   ', 'VABS_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VABS_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VABS      VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VABS_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I8=$Dd  VREG:I8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCEQ_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I16=$Dd VREG:I16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCEQ_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I32=$Dd VREG:I32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCEQ_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCEQ_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCEQ_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I8=$Qd  VREG:I8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCEQ_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I16=$Qd VREG:I16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCEQ_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:I32=$Qd VREG:I32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCEQ_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCEQ_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCEQ      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCEQ_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGE      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCGT      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLE_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLE      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLE_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLS      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VCLS_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLS      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VCLS_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLS      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VCLS_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLS      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VCLS_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCLS      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VCLS_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCLS      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VCLS_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCLT      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLT_i_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLT      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLT_i_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCLZ      VREG:I8=$Dd  VREG:I8=$Dm               ', 'size=0b00         ', 'VCLZ_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLZ      VREG:I16=$Dd VREG:I16=$Dm              ', 'size=0b01         ', 'VCLZ_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLZ      VREG:I32=$Dd VREG:I32=$Dm              ', 'size=0b10         ', 'VCLZ_A1_D           ', 'cond=UNCOND                                      '];
T[' VCLZ      VREG:I8=$Qd  VREG:I8=$Qm               ', 'size=0b00         ', 'VCLZ_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCLZ      VREG:I16=$Qd VREG:I16=$Qm              ', 'size=0b01         ', 'VCLZ_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCLZ      VREG:I32=$Qd VREG:I32=$Qm              ', 'size=0b10         ', 'VCLZ_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCNT      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'NONE              ', 'VCNT_A1_D           ', 'cond=UNCOND                                      '];
T[' VCNT      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'NONE              ', 'VCNT_A1_Q           ', 'cond=UNCOND                                      '];
T[' VCVT      VREG:BF16=$Dd VREG:F32=$Qm             ', 'NONE              ', 'VCVT_bfs_A1         ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND '];
T[' VCVT      VREG:F32=$Qd VREG:F16=$Dm              ', 'NONE              ', 'VCVT_sh_A1          ', 'cond=UNCOND                                      '];
T[' VCVT      VREG:F16=$Dd VREG:F32=$Qm              ', 'NONE              ', 'VCVT_hs_A1          ', 'cond=UNCOND                                      '];
T[' VCVT      VREG:F16=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b00 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F16=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b01 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b10 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b11 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F32=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b00 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F32=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b01 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b10 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b11 ', 'VCVT_is_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F16=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b00 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F16=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b01 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b10 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b11 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F32=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b00 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:F32=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b01 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b10 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVT      VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b11 ', 'VCVT_is_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTA_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTA_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTA_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTA_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTA_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTA_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTA_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTA     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTA_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTM_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTM_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTM_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTM_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTM_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTM_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTM_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTM     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTM_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTN_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTN_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTN_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTN_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTN_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTN_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTN_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTN     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTN_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTP_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTP_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTP_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTP_asimd_A1_D    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTP_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTP_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTP_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VCVTP     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTP_asimd_A1_Q    ', 'extensions=FP16 cond=UNCOND                      '];
T[' VMOVN     VREG:i8=$Dd  VREG:I16=$Qm              ', 'size=0b00         ', 'VMOVN_A1            ', 'cond=UNCOND                                      '];
T[' VMOVN     VREG:i16=$Dd VREG:I32=$Qm              ', 'size=0b01         ', 'VMOVN_A1            ', 'cond=UNCOND                                      '];
T[' VMOVN     VREG:i32=$Dd VREG:I64=$Qm              ', 'size=0b10         ', 'VMOVN_A1            ', 'cond=UNCOND                                      '];
T[' VMVN      VREG:i64=$Dd VREG:i64=$Dm              ', 'NONE              ', 'VMVN_r_A1_D         ', 'cond=UNCOND                                      '];
T[' VMVN      VREG:i64=$Qd VREG:i64=$Qm              ', 'NONE              ', 'VMVN_r_A1_Q         ', 'cond=UNCOND                                      '];
T[' VNEG      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00 F=0b0   ', 'VNEG_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01 F=0b0   ', 'VNEG_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10 F=0b0   ', 'VNEG_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VNEG_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VNEG_A1_D           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00 F=0b0   ', 'VNEG_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01 F=0b0   ', 'VNEG_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10 F=0b0   ', 'VNEG_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VNEG_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VNEG      VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VNEG_A1_Q           ', 'extensions=FP16 cond=UNCOND                      '];
T[' VPADAL    VREG:i16=$Dd VREG:S8=$Dm               ', 'size=0b00 op=0b0  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i32=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b0  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i64=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b0  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i16=$Dd VREG:U8=$Dm               ', 'size=0b00 op=0b1  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i32=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b1  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i64=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b1  ', 'VPADAL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i16=$Qd VREG:S8=$Qm               ', 'size=0b00 op=0b0  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i32=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b0  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i64=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b0  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i16=$Qd VREG:U8=$Qm               ', 'size=0b00 op=0b1  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i32=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b1  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADAL    VREG:i64=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b1  ', 'VPADAL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i16=$Dd VREG:S8=$Dm               ', 'size=0b00 op=0b0  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i32=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b0  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i64=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b0  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i16=$Dd VREG:U8=$Dm               ', 'size=0b00 op=0b1  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i32=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b1  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i64=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b1  ', 'VPADDL_A1_D         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i16=$Qd VREG:S8=$Qm               ', 'size=0b00 op=0b0  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i32=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b0  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i64=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b0  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i16=$Qd VREG:U8=$Qm               ', 'size=0b00 op=0b1  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i32=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b1  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VPADDL    VREG:i64=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b1  ', 'VPADDL_A1_Q         ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VQABS_A1_D          ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VQABS_A1_D          ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VQABS_A1_D          ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VQABS_A1_Q          ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VQABS_A1_Q          ', 'cond=UNCOND                                      '];
T[' VQABS     VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VQABS_A1_Q          ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:s8=$Dd  VREG:S16=$Qm              ', 'size=0b00 op=0b10 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:s16=$Dd VREG:S32=$Qm              ', 'size=0b01 op=0b10 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:s32=$Dd VREG:S64=$Qm              ', 'size=0b10 op=0b10 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:u8=$Dd  VREG:U16=$Qm              ', 'size=0b00 op=0b11 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:u16=$Dd VREG:U32=$Qm              ', 'size=0b01 op=0b11 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVN    VREG:u32=$Dd VREG:U64=$Qm              ', 'size=0b10 op=0b11 ', 'VQMOVN_A1           ', 'cond=UNCOND                                      '];
T[' VQMOVUN   VREG:u8=$Dd  VREG:S16=$Qm              ', 'size=0b00         ', 'VQMOVUN_A1          ', 'cond=UNCOND                                      '];
T[' VQMOVUN   VREG:u16=$Dd VREG:S32=$Qm              ', 'size=0b01         ', 'VQMOVUN_A1          ', 'cond=UNCOND                                      '];
T[' VQMOVUN   VREG:u32=$Dd VREG:S64=$Qm              ', 'size=0b10         ', 'VQMOVUN_A1          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VQNEG_A1_D          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VQNEG_A1_D          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VQNEG_A1_D          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VQNEG_A1_Q          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VQNEG_A1_Q          ', 'cond=UNCOND                                      '];
T[' VQNEG     VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VQNEG_A1_Q          ', 'cond=UNCOND                                      '];
T[' VRECPE    VREG:U32=$Dd VREG:U32=$Dm              ', 'size=0b10 F=0b0   ', 'VRECPE_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRECPE    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VRECPE_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRECPE    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VRECPE_A1_D         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRECPE    VREG:U32=$Qd VREG:U32=$Qm              ', 'size=0b10 F=0b0   ', 'VRECPE_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRECPE    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VRECPE_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRECPE    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VRECPE_A1_Q         ', 'extensions=FP16 cond=UNCOND                      '];
T[' VREV16    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV16_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV16    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV16_A1_Q         ', 'cond=UNCOND                                      '];
T[' VREV32    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV32_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV32    SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VREV32_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV32    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV32_A1_Q         ', 'cond=UNCOND                                      '];
T[' VREV32    SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VREV32_A1_Q         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV64_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VREV64_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'size=0b10         ', 'VREV64_A1_D         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV64_A1_Q         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VREV64_A1_Q         ', 'cond=UNCOND                                      '];
T[' VREV64    SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VREV64_A1_Q         ', 'cond=UNCOND                                      '];
T[' VRINTA    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTA_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTA    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTA_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTA    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTA_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTA    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTA_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTM_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTM_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTM_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTM    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTM_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTN_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTN_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTN_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTN    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTN_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTP_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTP_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTP_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTP    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTP_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTX    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTX_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTX    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTX_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTX    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTX_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTX    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTX_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTZ    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTZ_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTZ    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTZ_asimd_A1_D   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTZ    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTZ_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRINTZ    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTZ_asimd_A1_Q   ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:U32=$Dd VREG:U32=$Dm              ', 'size=0b10 F=0b0   ', 'VRSQRTE_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VRSQRTE_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VRSQRTE_A1_D        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:U32=$Qd VREG:U32=$Qm              ', 'size=0b10 F=0b0   ', 'VRSQRTE_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VRSQRTE_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VRSQRTE   VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VRSQRTE_A1_Q        ', 'extensions=FP16 cond=UNCOND                      '];
T[' VSHLL     VREG:i16=$Qd VREG:I8=$Dm  IMM:u8=8     ', 'size=0b00         ', 'VSHLL_A2            ', 'cond=UNCOND                                      '];
T[' VSHLL     VREG:i32=$Qd VREG:I16=$Dm IMM:u8=16    ', 'size=0b01         ', 'VSHLL_A2            ', 'cond=UNCOND                                      '];
T[' VSHLL     VREG:i64=$Qd VREG:I32=$Dm IMM:u8=32    ', 'size=0b10         ', 'VSHLL_A2            ', 'cond=UNCOND                                      '];
T[' VSWP      VREG:i64=$Dd VREG:i64=$Dm              ', 'NONE              ', 'VSWP_A1_D           ', 'cond=UNCOND                                      '];
T[' VSWP      VREG:i64=$Qd VREG:i64=$Qm              ', 'NONE              ', 'VSWP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VTRN_A1_D           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VTRN_A1_D           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'size=0b10         ', 'VTRN_A1_D           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VTRN_A1_Q           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VTRN_A1_Q           ', 'cond=UNCOND                                      '];
T[' VTRN      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VTRN_A1_Q           ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VUZP_A1_D           ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VUZP_A1_D           ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VUZP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VUZP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VUZP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VZIP_A1_D           ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VZIP_A1_D           ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VZIP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VZIP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VZIP_A1_Q           ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00 op=0b10 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:s16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01 op=0b10 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:s32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10 op=0b10 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=0     ', 'size=0b00 op=0b11 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:u16=$Dd VREG:U32=$Qm IMM:u8=0     ', 'size=0b01 op=0b11 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRN   VREG:u32=$Dd VREG:U64=$Qm IMM:u8=0     ', 'size=0b10 op=0b11 ', 'VQRSHRN_VQMOVN_A1   ', 'cond=UNCOND                                      '];
T[' VQRSHRUN  VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VQRSHRUN_VQMOVUN_A1 ', 'cond=UNCOND                                      '];
T[' VQRSHRUN  VREG:u16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VQRSHRUN_VQMOVUN_A1 ', 'cond=UNCOND                                      '];
T[' VQRSHRUN  VREG:u32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VQRSHRUN_VQMOVUN_A1 ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00 op=0b10 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:s16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01 op=0b10 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:s32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10 op=0b10 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=0     ', 'size=0b00 op=0b11 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:u16=$Dd VREG:U32=$Qm IMM:u8=0     ', 'size=0b01 op=0b11 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRN    VREG:u32=$Dd VREG:U64=$Qm IMM:u8=0     ', 'size=0b10 op=0b11 ', 'VQSHRN_VQMOVN_A1    ', 'cond=UNCOND                                      '];
T[' VQSHRUN   VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VQSHRUN_VQMOVUN_A1  ', 'cond=UNCOND                                      '];
T[' VQSHRUN   VREG:u16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VQSHRUN_VQMOVUN_A1  ', 'cond=UNCOND                                      '];
T[' VQSHRUN   VREG:u32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VQSHRUN_VQMOVUN_A1  ', 'cond=UNCOND                                      '];
T[' VRSHRN    VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VRSHRN_VMOVN_A1     ', 'cond=UNCOND                                      '];
T[' VRSHRN    VREG:i16=$Dd VREG:I32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VRSHRN_VMOVN_A1     ', 'cond=UNCOND                                      '];
T[' VRSHRN    VREG:i32=$Dd VREG:I64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VRSHRN_VMOVN_A1     ', 'cond=UNCOND                                      '];
T[' VSHRN     VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VSHRN_VMOVN_A1      ', 'cond=UNCOND                                      '];
T[' VSHRN     VREG:i16=$Dd VREG:I32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VSHRN_VMOVN_A1      ', 'cond=UNCOND                                      '];
T[' VSHRN     VREG:i32=$Dd VREG:I64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VSHRN_VMOVN_A1      ', 'cond=UNCOND                                      '];
T[' VUZP      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'NONE              ', 'VUZP_VTRN_A1_D      ', 'cond=UNCOND                                      '];
T[' VZIP      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'NONE              ', 'VZIP_VTRN_A1_D      ', 'cond=UNCOND                                      '];



# simd_2r_misc: Advanced SIMD two registers misc.
# T32: ig0=0b111111111 D:u=0bx ig1=0b11 size:u=0bxx opc1:u=0bxx Vd:u=0bxxxx ig2=0b0 opc2:u=0bxxxx Q:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_2r_misc', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm => SIMD128('Qm', 'M:Vm', 'read')  ;

T[' AESD      SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESD_T1             ', 'extensions=AES cond=UNP_COND                   '];
T[' AESE      SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESE_T1             ', 'extensions=AES cond=UNP_COND                   '];
T[' AESIMC    SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESIMC_T1           ', 'extensions=AES cond=UNP_COND                   '];
T[' AESMC     SZ=8  REG:i8=$Qd  REG:i8=$Qm           ', 'size=0b00         ', 'AESMC_T1            ', 'extensions=AES cond=UNP_COND                   '];
T[' SHA1H     SZ=32 REG:i32=$Qd REG:i32=$Qm          ', 'NONE              ', 'SHA1H_T1            ', 'extensions=SHA1 cond=UNP_COND                  '];
T[' SHA1SU1   SZ=32 REG:i32=$Qd REG:i32=$Qm          ', 'NONE              ', 'SHA1SU1_T1          ', 'extensions=SHA1 cond=UNP_COND                  '];
T[' SHA256SU0 SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'NONE              ', 'SHA256SU0_T1        ', 'extensions=SHA256 cond=UNP_COND                '];
T[' VABS      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00 F=0b0   ', 'VABS_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01 F=0b0   ', 'VABS_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10 F=0b0   ', 'VABS_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VABS_T1_D           ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VABS      VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VABS_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00 F=0b0   ', 'VABS_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01 F=0b0   ', 'VABS_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10 F=0b0   ', 'VABS_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VABS      VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VABS_T1_Q           ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VABS      VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VABS_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I8=$Dd  VREG:I8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCEQ_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I16=$Dd VREG:I16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCEQ_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I32=$Dd VREG:I32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCEQ_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCEQ_i_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCEQ      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCEQ_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I8=$Qd  VREG:I8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCEQ_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I16=$Qd VREG:I16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCEQ_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:I32=$Qd VREG:I32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCEQ_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCEQ      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCEQ_i_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCEQ      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCEQ_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGE_i_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCGE      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGE      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGE_i_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCGE      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGT_i_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCGT      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCGT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCGT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCGT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCGT      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCGT_i_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCGT      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCGT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLE_i_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCLE      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLE_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLE      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLE_i_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCLE      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLE_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLS      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VCLS_T1_D           ', 'cond=COND                                      '];
T[' VCLS      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VCLS_T1_D           ', 'cond=COND                                      '];
T[' VCLS      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VCLS_T1_D           ', 'cond=COND                                      '];
T[' VCLS      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VCLS_T1_Q           ', 'cond=COND                                      '];
T[' VCLS      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VCLS_T1_Q           ', 'cond=COND                                      '];
T[' VCLS      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VCLS_T1_Q           ', 'cond=COND                                      '];
T[' VCLT      VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:F16=$Dd VREG:F16=$Dm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLT_i_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCLT      VREG:OPT:F32=$Dd VREG:F32=$Dm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLT_i_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=0 ', 'size=0b00 F=0b0   ', 'VCLT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=0 ', 'size=0b01 F=0b0   ', 'VCLT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=0 ', 'size=0b10 F=0b0   ', 'VCLT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLT      VREG:OPT:F16=$Qd VREG:F16=$Qm IMM:u8=0 ', 'size=0b01 F=0b1   ', 'VCLT_i_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCLT      VREG:OPT:F32=$Qd VREG:F32=$Qm IMM:u8=0 ', 'size=0b10 F=0b1   ', 'VCLT_i_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VCLZ      VREG:I8=$Dd  VREG:I8=$Dm               ', 'size=0b00         ', 'VCLZ_T1_D           ', 'cond=COND                                      '];
T[' VCLZ      VREG:I16=$Dd VREG:I16=$Dm              ', 'size=0b01         ', 'VCLZ_T1_D           ', 'cond=COND                                      '];
T[' VCLZ      VREG:I32=$Dd VREG:I32=$Dm              ', 'size=0b10         ', 'VCLZ_T1_D           ', 'cond=COND                                      '];
T[' VCLZ      VREG:I8=$Qd  VREG:I8=$Qm               ', 'size=0b00         ', 'VCLZ_T1_Q           ', 'cond=COND                                      '];
T[' VCLZ      VREG:I16=$Qd VREG:I16=$Qm              ', 'size=0b01         ', 'VCLZ_T1_Q           ', 'cond=COND                                      '];
T[' VCLZ      VREG:I32=$Qd VREG:I32=$Qm              ', 'size=0b10         ', 'VCLZ_T1_Q           ', 'cond=COND                                      '];
T[' VCNT      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'NONE              ', 'VCNT_T1_D           ', 'cond=COND                                      '];
T[' VCNT      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'NONE              ', 'VCNT_T1_Q           ', 'cond=COND                                      '];
T[' VCVT      VREG:BF16=$Dd VREG:F32=$Qm             ', 'NONE              ', 'VCVT_bfs_T1         ', 'arch_variant=ARMv8v6 extensions=BF16 cond=COND '];
T[' VCVT      VREG:F32=$Qd VREG:F16=$Dm              ', 'NONE              ', 'VCVT_sh_T1          ', 'cond=UNP_COND                                  '];
T[' VCVT      VREG:F16=$Dd VREG:F32=$Qm              ', 'NONE              ', 'VCVT_hs_T1          ', 'cond=UNP_COND                                  '];
T[' VCVT      VREG:F16=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b00 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:F16=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b01 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b10 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b11 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:F32=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b00 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:F32=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b01 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b10 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b11 ', 'VCVT_is_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:F16=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b00 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:F16=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b01 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b10 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b11 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVT      VREG:F32=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b00 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:F32=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b01 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b10 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VCVT      VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b11 ', 'VCVT_is_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VCVTA     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTA_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTA_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTA_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTA_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTA_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTA_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTA_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTA     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTA_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTM_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTM_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTM_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTM_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTM_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTM_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTM_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTM     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTM_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTN_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTN_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTN_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTN_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTN_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTN_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTN_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTN     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTN_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:S16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b0  ', 'VCVTP_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:S32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b0  ', 'VCVTP_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:U16=$Dd VREG:F16=$Dm              ', 'size=0b01 op=0b1  ', 'VCVTP_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:U32=$Dd VREG:F32=$Dm              ', 'size=0b10 op=0b1  ', 'VCVTP_asimd_T1_D    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:S16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b0  ', 'VCVTP_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:S32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b0  ', 'VCVTP_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:U16=$Qd VREG:F16=$Qm              ', 'size=0b01 op=0b1  ', 'VCVTP_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VCVTP     VREG:U32=$Qd VREG:F32=$Qm              ', 'size=0b10 op=0b1  ', 'VCVTP_asimd_T1_Q    ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VMOVN     VREG:i8=$Dd  VREG:I16=$Qm              ', 'size=0b00         ', 'VMOVN_T1            ', 'cond=COND                                      '];
T[' VMOVN     VREG:i16=$Dd VREG:I32=$Qm              ', 'size=0b01         ', 'VMOVN_T1            ', 'cond=COND                                      '];
T[' VMOVN     VREG:i32=$Dd VREG:I64=$Qm              ', 'size=0b10         ', 'VMOVN_T1            ', 'cond=COND                                      '];
T[' VMVN      VREG:i64=$Dd VREG:i64=$Dm              ', 'NONE              ', 'VMVN_r_T1_D         ', 'cond=COND                                      '];
T[' VMVN      VREG:i64=$Qd VREG:i64=$Qm              ', 'NONE              ', 'VMVN_r_T1_Q         ', 'cond=COND                                      '];
T[' VNEG      VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00 F=0b0   ', 'VNEG_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01 F=0b0   ', 'VNEG_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10 F=0b0   ', 'VNEG_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VNEG_T1_D           ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VNEG      VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VNEG_T1_D           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00 F=0b0   ', 'VNEG_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01 F=0b0   ', 'VNEG_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10 F=0b0   ', 'VNEG_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VNEG      VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VNEG_T1_Q           ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VNEG      VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VNEG_T1_Q           ', 'extensions=FP16 cond=COND                      '];
T[' VPADAL    VREG:i16=$Dd VREG:S8=$Dm               ', 'size=0b00 op=0b0  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i32=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b0  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i64=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b0  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i16=$Dd VREG:U8=$Dm               ', 'size=0b00 op=0b1  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i32=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b1  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i64=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b1  ', 'VPADAL_T1_D         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i16=$Qd VREG:S8=$Qm               ', 'size=0b00 op=0b0  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i32=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b0  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i64=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b0  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i16=$Qd VREG:U8=$Qm               ', 'size=0b00 op=0b1  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i32=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b1  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADAL    VREG:i64=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b1  ', 'VPADAL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i16=$Dd VREG:S8=$Dm               ', 'size=0b00 op=0b0  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i32=$Dd VREG:S16=$Dm              ', 'size=0b01 op=0b0  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i64=$Dd VREG:S32=$Dm              ', 'size=0b10 op=0b0  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i16=$Dd VREG:U8=$Dm               ', 'size=0b00 op=0b1  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i32=$Dd VREG:U16=$Dm              ', 'size=0b01 op=0b1  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i64=$Dd VREG:U32=$Dm              ', 'size=0b10 op=0b1  ', 'VPADDL_T1_D         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i16=$Qd VREG:S8=$Qm               ', 'size=0b00 op=0b0  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i32=$Qd VREG:S16=$Qm              ', 'size=0b01 op=0b0  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i64=$Qd VREG:S32=$Qm              ', 'size=0b10 op=0b0  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i16=$Qd VREG:U8=$Qm               ', 'size=0b00 op=0b1  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i32=$Qd VREG:U16=$Qm              ', 'size=0b01 op=0b1  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VPADDL    VREG:i64=$Qd VREG:U32=$Qm              ', 'size=0b10 op=0b1  ', 'VPADDL_T1_Q         ', 'cond=COND                                      '];
T[' VQABS     VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VQABS_T1_D          ', 'cond=COND                                      '];
T[' VQABS     VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VQABS_T1_D          ', 'cond=COND                                      '];
T[' VQABS     VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VQABS_T1_D          ', 'cond=COND                                      '];
T[' VQABS     VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VQABS_T1_Q          ', 'cond=COND                                      '];
T[' VQABS     VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VQABS_T1_Q          ', 'cond=COND                                      '];
T[' VQABS     VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VQABS_T1_Q          ', 'cond=COND                                      '];
T[' VQMOVN    VREG:s8=$Dd  VREG:S16=$Qm              ', 'size=0b00 op=0b10 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVN    VREG:s16=$Dd VREG:S32=$Qm              ', 'size=0b01 op=0b10 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVN    VREG:s32=$Dd VREG:S64=$Qm              ', 'size=0b10 op=0b10 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVN    VREG:u8=$Dd  VREG:U16=$Qm              ', 'size=0b00 op=0b11 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVN    VREG:u16=$Dd VREG:U32=$Qm              ', 'size=0b01 op=0b11 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVN    VREG:u32=$Dd VREG:U64=$Qm              ', 'size=0b10 op=0b11 ', 'VQMOVN_T1           ', 'cond=COND                                      '];
T[' VQMOVUN   VREG:u8=$Dd  VREG:S16=$Qm              ', 'size=0b00         ', 'VQMOVUN_T1          ', 'cond=COND                                      '];
T[' VQMOVUN   VREG:u16=$Dd VREG:S32=$Qm              ', 'size=0b01         ', 'VQMOVUN_T1          ', 'cond=COND                                      '];
T[' VQMOVUN   VREG:u32=$Dd VREG:S64=$Qm              ', 'size=0b10         ', 'VQMOVUN_T1          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S8=$Dd  VREG:S8=$Dm               ', 'size=0b00         ', 'VQNEG_T1_D          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S16=$Dd VREG:S16=$Dm              ', 'size=0b01         ', 'VQNEG_T1_D          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S32=$Dd VREG:S32=$Dm              ', 'size=0b10         ', 'VQNEG_T1_D          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S8=$Qd  VREG:S8=$Qm               ', 'size=0b00         ', 'VQNEG_T1_Q          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S16=$Qd VREG:S16=$Qm              ', 'size=0b01         ', 'VQNEG_T1_Q          ', 'cond=COND                                      '];
T[' VQNEG     VREG:S32=$Qd VREG:S32=$Qm              ', 'size=0b10         ', 'VQNEG_T1_Q          ', 'cond=COND                                      '];
T[' VRECPE    VREG:U32=$Dd VREG:U32=$Dm              ', 'size=0b10 F=0b0   ', 'VRECPE_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VRECPE    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VRECPE_T1_D         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRECPE    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VRECPE_T1_D         ', 'extensions=FP16 cond=COND                      '];
T[' VRECPE    VREG:U32=$Qd VREG:U32=$Qm              ', 'size=0b10 F=0b0   ', 'VRECPE_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VRECPE    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VRECPE_T1_Q         ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRECPE    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VRECPE_T1_Q         ', 'extensions=FP16 cond=COND                      '];
T[' VREV16    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV16_T1_D         ', 'cond=COND                                      '];
T[' VREV16    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV16_T1_Q         ', 'cond=COND                                      '];
T[' VREV32    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV32_T1_D         ', 'cond=COND                                      '];
T[' VREV32    SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VREV32_T1_D         ', 'cond=COND                                      '];
T[' VREV32    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV32_T1_Q         ', 'cond=COND                                      '];
T[' VREV32    SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VREV32_T1_Q         ', 'cond=COND                                      '];
T[' VREV64    SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VREV64_T1_D         ', 'cond=COND                                      '];
T[' VREV64    SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VREV64_T1_D         ', 'cond=COND                                      '];
T[' VREV64    SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'size=0b10         ', 'VREV64_T1_D         ', 'cond=COND                                      '];
T[' VREV64    SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VREV64_T1_Q         ', 'cond=COND                                      '];
T[' VREV64    SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VREV64_T1_Q         ', 'cond=COND                                      '];
T[' VREV64    SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VREV64_T1_Q         ', 'cond=COND                                      '];
T[' VRINTA    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTA_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTA    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTA_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTA    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTA_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTA    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTA_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTM    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTM_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTM    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTM_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTM    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTM_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTM    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTM_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTN    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTN_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTN    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTN_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTN    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTN_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTN    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTN_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTP    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTP_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTP    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTP_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTP    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTP_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTP    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTP_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTX    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTX_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTX    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTX_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTX    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTX_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTX    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTX_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTZ    VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01         ', 'VRINTZ_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTZ    VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10         ', 'VRINTZ_asimd_T1_D   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTZ    VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01         ', 'VRINTZ_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRINTZ    VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10         ', 'VRINTZ_asimd_T1_Q   ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRSQRTE   VREG:U32=$Dd VREG:U32=$Dm              ', 'size=0b10 F=0b0   ', 'VRSQRTE_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VRSQRTE   VREG:F16=$Dd VREG:F16=$Dm              ', 'size=0b01 F=0b1   ', 'VRSQRTE_T1_D        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRSQRTE   VREG:F32=$Dd VREG:F32=$Dm              ', 'size=0b10 F=0b1   ', 'VRSQRTE_T1_D        ', 'extensions=FP16 cond=COND                      '];
T[' VRSQRTE   VREG:U32=$Qd VREG:U32=$Qm              ', 'size=0b10 F=0b0   ', 'VRSQRTE_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VRSQRTE   VREG:F16=$Qd VREG:F16=$Qm              ', 'size=0b01 F=0b1   ', 'VRSQRTE_T1_Q        ', 'extensions=FP16 cond=UNP_COND                  '];
T[' VRSQRTE   VREG:F32=$Qd VREG:F32=$Qm              ', 'size=0b10 F=0b1   ', 'VRSQRTE_T1_Q        ', 'extensions=FP16 cond=COND                      '];
T[' VSHLL     VREG:i16=$Qd VREG:I8=$Dm  IMM:u8=8     ', 'size=0b00         ', 'VSHLL_T2            ', 'cond=COND                                      '];
T[' VSHLL     VREG:i32=$Qd VREG:I16=$Dm IMM:u8=16    ', 'size=0b01         ', 'VSHLL_T2            ', 'cond=COND                                      '];
T[' VSHLL     VREG:i64=$Qd VREG:I32=$Dm IMM:u8=32    ', 'size=0b10         ', 'VSHLL_T2            ', 'cond=COND                                      '];
T[' VSWP      VREG:i64=$Dd VREG:i64=$Dm              ', 'NONE              ', 'VSWP_T1_D           ', 'cond=COND                                      '];
T[' VSWP      VREG:i64=$Qd VREG:i64=$Qm              ', 'NONE              ', 'VSWP_T1_Q           ', 'cond=COND                                      '];
T[' VTRN      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VTRN_T1_D           ', 'cond=COND                                      '];
T[' VTRN      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VTRN_T1_D           ', 'cond=COND                                      '];
T[' VTRN      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'size=0b10         ', 'VTRN_T1_D           ', 'cond=COND                                      '];
T[' VTRN      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VTRN_T1_Q           ', 'cond=COND                                      '];
T[' VTRN      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VTRN_T1_Q           ', 'cond=COND                                      '];
T[' VTRN      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VTRN_T1_Q           ', 'cond=COND                                      '];
T[' VUZP      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VUZP_T1_D           ', 'cond=COND                                      '];
T[' VUZP      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VUZP_T1_D           ', 'cond=COND                                      '];
T[' VUZP      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VUZP_T1_Q           ', 'cond=COND                                      '];
T[' VUZP      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VUZP_T1_Q           ', 'cond=COND                                      '];
T[' VUZP      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VUZP_T1_Q           ', 'cond=COND                                      '];
T[' VZIP      SZ=8  VREG:i8=$Dd  VREG:i8=$Dm         ', 'size=0b00         ', 'VZIP_T1_D           ', 'cond=COND                                      '];
T[' VZIP      SZ=16 VREG:i16=$Dd VREG:i16=$Dm        ', 'size=0b01         ', 'VZIP_T1_D           ', 'cond=COND                                      '];
T[' VZIP      SZ=8  VREG:i8=$Qd  VREG:i8=$Qm         ', 'size=0b00         ', 'VZIP_T1_Q           ', 'cond=COND                                      '];
T[' VZIP      SZ=16 VREG:i16=$Qd VREG:i16=$Qm        ', 'size=0b01         ', 'VZIP_T1_Q           ', 'cond=COND                                      '];
T[' VZIP      SZ=32 VREG:i32=$Qd VREG:i32=$Qm        ', 'size=0b10         ', 'VZIP_T1_Q           ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00 op=0b10 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:s16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01 op=0b10 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:s32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10 op=0b10 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=0     ', 'size=0b00 op=0b11 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:u16=$Dd VREG:U32=$Qm IMM:u8=0     ', 'size=0b01 op=0b11 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRN   VREG:u32=$Dd VREG:U64=$Qm IMM:u8=0     ', 'size=0b10 op=0b11 ', 'VQRSHRN_VQMOVN_T1   ', 'cond=COND                                      '];
T[' VQRSHRUN  VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VQRSHRUN_VQMOVUN_T1 ', 'cond=COND                                      '];
T[' VQRSHRUN  VREG:u16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VQRSHRUN_VQMOVUN_T1 ', 'cond=COND                                      '];
T[' VQRSHRUN  VREG:u32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VQRSHRUN_VQMOVUN_T1 ', 'cond=COND                                      '];
T[' VQSHRN    VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00 op=0b10 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRN    VREG:s16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01 op=0b10 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRN    VREG:s32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10 op=0b10 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRN    VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=0     ', 'size=0b00 op=0b11 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRN    VREG:u16=$Dd VREG:U32=$Qm IMM:u8=0     ', 'size=0b01 op=0b11 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRN    VREG:u32=$Dd VREG:U64=$Qm IMM:u8=0     ', 'size=0b10 op=0b11 ', 'VQSHRN_VQMOVN_T1    ', 'cond=COND                                      '];
T[' VQSHRUN   VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VQSHRUN_VQMOVUN_T1  ', 'cond=COND                                      '];
T[' VQSHRUN   VREG:u16=$Dd VREG:S32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VQSHRUN_VQMOVUN_T1  ', 'cond=COND                                      '];
T[' VQSHRUN   VREG:u32=$Dd VREG:S64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VQSHRUN_VQMOVUN_T1  ', 'cond=COND                                      '];
T[' VRSHRN    VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VRSHRN_VMOVN_T1     ', 'cond=COND                                      '];
T[' VRSHRN    VREG:i16=$Dd VREG:I32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VRSHRN_VMOVN_T1     ', 'cond=COND                                      '];
T[' VRSHRN    VREG:i32=$Dd VREG:I64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VRSHRN_VMOVN_T1     ', 'cond=COND                                      '];
T[' VSHRN     VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=0     ', 'size=0b00         ', 'VSHRN_VMOVN_T1      ', 'cond=COND                                      '];
T[' VSHRN     VREG:i16=$Dd VREG:I32=$Qm IMM:u8=0     ', 'size=0b01         ', 'VSHRN_VMOVN_T1      ', 'cond=COND                                      '];
T[' VSHRN     VREG:i32=$Dd VREG:I64=$Qm IMM:u8=0     ', 'size=0b10         ', 'VSHRN_VMOVN_T1      ', 'cond=COND                                      '];
T[' VUZP      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'NONE              ', 'VUZP_VTRN_T1_D      ', 'cond=COND                                      '];
T[' VZIP      SZ=32 VREG:i32=$Dd VREG:i32=$Dm        ', 'NONE              ', 'VZIP_VTRN_T1_D      ', 'cond=COND                                      '];



# simd2reg_scalar: Advanced SIMD two registers and a scalar.
# A32: ig0=0b1111001 Q:u=0bx ig1=0b1 D:u=0bx size:u!=0b11 Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx ig2=0b1 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd2reg_scalar', 'A32');

DEF Dd  => SIMD64('Dd', 'D:Vd', 'write')   ;
DEF Dm  => SIMD64('Dm', 'Vm<2:0>', 'read') ;
DEF Dm2 => SIMD64('Dm', 'Vm', 'read')      ;
DEF Dn  => SIMD64('Dn', 'N:Vn', 'read')    ;
DEF Qd  => SIMD128('Qd', 'D:Vd', 'write')  ;
DEF Qn  => SIMD128('Qn', 'N:Vn', 'read')   ;

T[' VMLA     VREG:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLA_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLA_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLA_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLA_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLA_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLA_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLA_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA     VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLA_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLAL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMLAL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLAL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMLAL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLAL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMLAL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLAL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMLAL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLS     VREG:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLS_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLS_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLS_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLS_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLS_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLS_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLS_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS     VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLS_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLSL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMLSL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLSL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMLSL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLSL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMLSL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMLSL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMLSL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMUL     VREG:OPT:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b0 ', 'VMUL_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b0 ', 'VMUL_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b1 ', 'VMUL_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b1 ', 'VMUL_s_A1_D   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b0 ', 'VMUL_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b0 ', 'VMUL_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b1 ', 'VMUL_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL     VREG:OPT:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b1 ', 'VMUL_s_A1_Q   ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMULL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMULL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMULL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMULL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMULL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMULL_s_A1    ', 'cond=UNCOND                                         '];
T[' VMULL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMULL_s_A1    ', 'cond=UNCOND                                         '];
T[' VQDMLAL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMLAL_A2    ', 'cond=UNCOND                                         '];
T[' VQDMLAL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMLAL_A2    ', 'cond=UNCOND                                         '];
T[' VQDMLSL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMLSL_A2    ', 'cond=UNCOND                                         '];
T[' VQDMLSL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMLSL_A2    ', 'cond=UNCOND                                         '];
T[' VQDMULH  VREG:OPT:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQDMULH_A2_D  ', 'cond=UNCOND                                         '];
T[' VQDMULH  VREG:OPT:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQDMULH_A2_D  ', 'cond=UNCOND                                         '];
T[' VQDMULH  VREG:OPT:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQDMULH_A2_Q  ', 'cond=UNCOND                                         '];
T[' VQDMULH  VREG:OPT:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQDMULH_A2_Q  ', 'cond=UNCOND                                         '];
T[' VQDMULL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMULL_A2    ', 'cond=UNCOND                                         '];
T[' VQDMULL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMULL_A2    ', 'cond=UNCOND                                         '];
T[' VQRDMLAH VREG:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLAH_A2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH VREG:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLAH_A2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH VREG:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLAH_A2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH VREG:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLAH_A2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH VREG:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLSH_A2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH VREG:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLSH_A2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH VREG:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLSH_A2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH VREG:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLSH_A2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMULH VREG:OPT:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQRDMULH_A2_D ', 'cond=UNCOND                                         '];
T[' VQRDMULH VREG:OPT:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQRDMULH_A2_D ', 'cond=UNCOND                                         '];
T[' VQRDMULH VREG:OPT:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQRDMULH_A2_Q ', 'cond=UNCOND                                         '];
T[' VQRDMULH VREG:OPT:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQRDMULH_A2_Q ', 'cond=UNCOND                                         '];



# simd_2r_sc: Advanced SIMD two registers and a scalar.
# T32: ig0=0b111 Q:u=0bx ig1=0b11111 D:u=0bx size:u!=0b11 Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx ig2=0b1 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_2r_sc', 'T32');

DEF Dd  => SIMD64('Dd', 'D:Vd', 'write')   ;
DEF Dm  => SIMD64('Dm', 'Vm<2:0>', 'read') ;
DEF Dm2 => SIMD64('Dm', 'Vm', 'read')      ;
DEF Dn  => SIMD64('Dn', 'N:Vn', 'read')    ;
DEF Qd  => SIMD128('Qd', 'D:Vd', 'write')  ;
DEF Qn  => SIMD128('Qn', 'N:Vn', 'read')   ;

T[' VMLA     VREG:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLA_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLA     VREG:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLA_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLA     VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLA_s_T1_D   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLA     VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLA_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLA     VREG:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLA_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLA     VREG:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLA_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLA     VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLA_s_T1_Q   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLA     VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLA_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLAL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMLAL_s_T1    ', 'cond=COND                                             '];
T[' VMLAL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMLAL_s_T1    ', 'cond=COND                                             '];
T[' VMLAL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMLAL_s_T1    ', 'cond=COND                                             '];
T[' VMLAL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMLAL_s_T1    ', 'cond=COND                                             '];
T[' VMLS     VREG:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLS_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLS     VREG:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLS_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLS     VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLS_s_T1_D   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLS     VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLS_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMLS     VREG:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b0 ', 'VMLS_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLS     VREG:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b0 ', 'VMLS_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLS     VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01 F=0b1 ', 'VMLS_s_T1_Q   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLS     VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10 F=0b1 ', 'VMLS_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMLSL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMLSL_s_T1    ', 'cond=COND                                             '];
T[' VMLSL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMLSL_s_T1    ', 'cond=COND                                             '];
T[' VMLSL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMLSL_s_T1    ', 'cond=COND                                             '];
T[' VMLSL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMLSL_s_T1    ', 'cond=COND                                             '];
T[' VMUL     VREG:OPT:I16=$Dd VREG:I16=$Dn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b0 ', 'VMUL_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMUL     VREG:OPT:I32=$Dd VREG:I32=$Dn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b0 ', 'VMUL_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMUL     VREG:OPT:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b1 ', 'VMUL_s_T1_D   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMUL     VREG:OPT:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b1 ', 'VMUL_s_T1_D   ', 'extensions=FP16 cond=COND                             '];
T[' VMUL     VREG:OPT:I16=$Qd VREG:I16=$Qn EREG={REG:I16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b0 ', 'VMUL_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMUL     VREG:OPT:I32=$Qd VREG:I32=$Qn EREG={REG:I32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b0 ', 'VMUL_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMUL     VREG:OPT:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01 F=0b1 ', 'VMUL_s_T1_Q   ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMUL     VREG:OPT:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10 F=0b1 ', 'VMUL_s_T1_Q   ', 'extensions=FP16 cond=COND                             '];
T[' VMULL    VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b0 size=0b01 ', 'VMULL_s_T1    ', 'cond=COND                                             '];
T[' VMULL    VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b0 size=0b10 ', 'VMULL_s_T1    ', 'cond=COND                                             '];
T[' VMULL    VREG:i32=$Qd VREG:U16=$Dn EREG={REG:U16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'U=0b1 size=0b01 ', 'VMULL_s_T1    ', 'cond=COND                                             '];
T[' VMULL    VREG:i64=$Qd VREG:U32=$Dn EREG={REG:U32=$Dm2 IDX={ENCODEDIN=M}}          ', 'U=0b1 size=0b10 ', 'VMULL_s_T1    ', 'cond=COND                                             '];
T[' VQDMLAL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMLAL_T2    ', 'cond=COND                                             '];
T[' VQDMLAL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMLAL_T2    ', 'cond=COND                                             '];
T[' VQDMLSL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMLSL_T2    ', 'cond=COND                                             '];
T[' VQDMLSL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMLSL_T2    ', 'cond=COND                                             '];
T[' VQDMULH  VREG:OPT:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQDMULH_T2_D  ', 'cond=COND                                             '];
T[' VQDMULH  VREG:OPT:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQDMULH_T2_D  ', 'cond=COND                                             '];
T[' VQDMULH  VREG:OPT:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQDMULH_T2_Q  ', 'cond=COND                                             '];
T[' VQDMULH  VREG:OPT:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQDMULH_T2_Q  ', 'cond=COND                                             '];
T[' VQDMULL  VREG:i32=$Qd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQDMULL_T2    ', 'cond=COND                                             '];
T[' VQDMULL  VREG:i64=$Qd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQDMULL_T2    ', 'cond=COND                                             '];
T[' VQRDMLAH VREG:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLAH_T2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH VREG:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLAH_T2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH VREG:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLAH_T2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH VREG:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLAH_T2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH VREG:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLSH_T2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH VREG:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLSH_T2_D ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH VREG:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}}     ', 'size=0b01       ', 'VQRDMLSH_T2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH VREG:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}          ', 'size=0b10       ', 'VQRDMLSH_T2_Q ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMULH VREG:OPT:S16=$Dd VREG:S16=$Dn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQRDMULH_T2_D ', 'cond=COND                                             '];
T[' VQRDMULH VREG:OPT:S32=$Dd VREG:S32=$Dn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQRDMULH_T2_D ', 'cond=COND                                             '];
T[' VQRDMULH VREG:OPT:S16=$Qd VREG:S16=$Qn EREG={REG:S16=$Dm IDX={ENCODEDIN=M:Vm<3>}} ', 'size=0b01       ', 'VQRDMULH_T2_Q ', 'cond=COND                                             '];
T[' VQRDMULH VREG:OPT:S32=$Qd VREG:S32=$Qn EREG={REG:S32=$Dm2 IDX={ENCODEDIN=M}}      ', 'size=0b10       ', 'VQRDMULH_T2_Q ', 'cond=COND                                             '];



# simd2reg_scalarext: Advanced SIMD two registers and a scalar extension.
# A32: ig0=0b11111110 op1:u=0bx D:u=0bx op2:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b1 op3:u=0bx ig2=0b0 op4:u=0bx N:u=0bx Q:u=0bx M:u=0bx U:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd2reg_scalarext', 'A32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')             ;
DEF Dm     => SIMD64('Dm', 'Vm', 'read')                ;
DEF Dm2    => SIMD64('Dm', 'M:Vm', 'read')              ;
DEF Dm3    => SIMD64('Dm', 'Vm<2:0>', 'read')           ;
DEF Dn     => SIMD64('Dn', 'N:Vn', 'read')              ;
DEF Qd     => SIMD128('Qd', 'D:Vd', 'write')            ;
DEF Qn     => SIMD128('Qn', 'N:Vn', 'read')             ;
DEF Sm     => SIMD32('Sm', 'Vm<2:0>:M', 'read')         ;
DEF Sn     => SIMD32('Sn', 'Vn:N', 'read')              ;
DEF rotate => IMM('rotate', 'rot', table => 'tbl_imm1') ;

T[' VCMLA  VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M}} IMM:i64=$rotate ', 'NONE  ', 'VCMLA_s_A1_DH ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA  VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX=0} IMM:i64=$rotate            ', 'NONE  ', 'VCMLA_s_A1_DS ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA  VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M}} IMM:i64=$rotate ', 'NONE  ', 'VCMLA_s_A1_QH ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA  VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX=0} IMM:i64=$rotate            ', 'NONE  ', 'VCMLA_s_A1_QS ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VDOT   VREG:BF16=$Dd VREG:BF16=$Dn EREG={REG:BF16=$Dm IDX={ENCODEDIN=M}}              ', 'NONE  ', 'VDOT_s_A1_D   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VDOT   VREG:BF16=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm IDX={ENCODEDIN=M}}              ', 'NONE  ', 'VDOT_s_A1_Q   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAB  VREG:f32=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}        ', 'Q=0b0 ', 'VFMA_bfs_A1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAT  VREG:f32=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}        ', 'Q=0b1 ', 'VFMA_bfs_A1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAL  VREG:f32=$Dd VREG:F16=$Sn EREG={REG:F16=$Sm IDX={ENCODEDIN=Vm<3>}}             ', 'NONE  ', 'VFMAL_s_A1_D  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMAL  VREG:f32=$Qd VREG:F16=$Dn EREG={REG:F16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}          ', 'NONE  ', 'VFMAL_s_A1_Q  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMSL  VREG:f32=$Dd VREG:F16=$Sn EREG={REG:F16=$Sm IDX={ENCODEDIN=Vm<3>}}             ', 'NONE  ', 'VFMSL_s_A1_D  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMSL  VREG:f32=$Qd VREG:F16=$Dn EREG={REG:F16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}          ', 'NONE  ', 'VFMSL_s_A1_Q  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VSDOT  VREG:S8=$Dd  VREG:S8=$Dn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSDOT_s_A1_D  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VSDOT  VREG:S8=$Qd  VREG:S8=$Qn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSDOT_s_A1_Q  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VSUDOT VREG:U8=$Dd  VREG:U8=$Dn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSUDOT_s_A1_D ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VSUDOT VREG:U8=$Qd  VREG:U8=$Qn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSUDOT_s_A1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUDOT  VREG:U8=$Dd  VREG:U8=$Dn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUDOT_s_A1_D  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VUDOT  VREG:U8=$Qd  VREG:U8=$Qn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUDOT_s_A1_Q  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VUSDOT VREG:S8=$Dd  VREG:S8=$Dn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUSDOT_s_A1_D ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUSDOT VREG:S8=$Qd  VREG:S8=$Qn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUSDOT_s_A1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];



# simd_2r_scext: Advanced SIMD two registers and a scalar extension.
# T32: ig0=0b11111110 op1:u=0bx D:u=0bx op2:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b1 op3:u=0bx ig2=0b0 op4:u=0bx N:u=0bx Q:u=0bx M:u=0bx U:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd_2r_scext', 'T32');

DEF Dd     => SIMD64('Dd', 'D:Vd', 'write')             ;
DEF Dm     => SIMD64('Dm', 'Vm', 'read')                ;
DEF Dm2    => SIMD64('Dm', 'M:Vm', 'read')              ;
DEF Dm3    => SIMD64('Dm', 'Vm<2:0>', 'read')           ;
DEF Dn     => SIMD64('Dn', 'N:Vn', 'read')              ;
DEF Qd     => SIMD128('Qd', 'D:Vd', 'write')            ;
DEF Qn     => SIMD128('Qn', 'N:Vn', 'read')             ;
DEF Sm     => SIMD32('Sm', 'Vm<2:0>:M', 'read')         ;
DEF Sn     => SIMD32('Sn', 'Vn:N', 'read')              ;
DEF rotate => IMM('rotate', 'rot', table => 'tbl_imm1') ;

T[' VCMLA  VREG:F16=$Dd VREG:F16=$Dn EREG={REG:F16=$Dm IDX={ENCODEDIN=M}} IMM:i64=$rotate ', 'NONE  ', 'VCMLA_s_T1_DH ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA  VREG:F32=$Dd VREG:F32=$Dn EREG={REG:F32=$Dm2 IDX=0} IMM:i64=$rotate            ', 'NONE  ', 'VCMLA_s_T1_DS ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA  VREG:F16=$Qd VREG:F16=$Qn EREG={REG:F16=$Dm IDX={ENCODEDIN=M}} IMM:i64=$rotate ', 'NONE  ', 'VCMLA_s_T1_QH ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA  VREG:F32=$Qd VREG:F32=$Qn EREG={REG:F32=$Dm2 IDX=0} IMM:i64=$rotate            ', 'NONE  ', 'VCMLA_s_T1_QS ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VDOT   VREG:BF16=$Dd VREG:BF16=$Dn EREG={REG:BF16=$Dm IDX={ENCODEDIN=M}}              ', 'NONE  ', 'VDOT_s_T1_D   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VDOT   VREG:BF16=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm IDX={ENCODEDIN=M}}              ', 'NONE  ', 'VDOT_s_T1_Q   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAB  VREG:f32=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}        ', 'Q=0b0 ', 'VFMA_bfs_T1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAT  VREG:f32=$Qd VREG:BF16=$Qn EREG={REG:BF16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}        ', 'Q=0b1 ', 'VFMA_bfs_T1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAL  VREG:f32=$Dd VREG:F16=$Sn EREG={REG:F16=$Sm IDX={ENCODEDIN=Vm<3>}}             ', 'NONE  ', 'VFMAL_s_T1_D  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMAL  VREG:f32=$Qd VREG:F16=$Dn EREG={REG:F16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}          ', 'NONE  ', 'VFMAL_s_T1_Q  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMSL  VREG:f32=$Dd VREG:F16=$Sn EREG={REG:F16=$Sm IDX={ENCODEDIN=Vm<3>}}             ', 'NONE  ', 'VFMSL_s_T1_D  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMSL  VREG:f32=$Qd VREG:F16=$Dn EREG={REG:F16=$Dm3 IDX={ENCODEDIN=M:Vm<3>}}          ', 'NONE  ', 'VFMSL_s_T1_Q  ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VSDOT  VREG:S8=$Dd  VREG:S8=$Dn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSDOT_s_T1_D  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VSDOT  VREG:S8=$Qd  VREG:S8=$Qn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSDOT_s_T1_Q  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VSUDOT VREG:U8=$Dd  VREG:U8=$Dn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSUDOT_s_T1_D ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VSUDOT VREG:U8=$Qd  VREG:U8=$Qn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VSUDOT_s_T1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUDOT  VREG:U8=$Dd  VREG:U8=$Dn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUDOT_s_T1_D  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VUDOT  VREG:U8=$Qd  VREG:U8=$Qn  EREG={REG:U8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUDOT_s_T1_Q  ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VUSDOT VREG:S8=$Dd  VREG:S8=$Dn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUSDOT_s_T1_D ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUSDOT VREG:S8=$Qd  VREG:S8=$Qn  EREG={REG:S8=$Dm   IDX={ENCODEDIN=M}}                ', 'NONE  ', 'VUSDOT_s_T1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];



# simd2reg_shift: Advanced SIMD two registers and shift amount.
# A32: ig0=0b1111001 U:u=0bx ig1=0b1 D:u=0bx imm3H:u=0bxxx imm3L:u=0bxxx Vd:u=0bxxxx opc:u=0bxxxx L:u=0bx Q:u=0bx M:u=0bx ig2=0b1 Vm:u=0bxxxx
HINT('ICLASS', 'simd2reg_shift', 'A32');

DEF Dd           => SIMD64('Dd', 'D:Vd', 'write')                            ;
DEF Dm           => SIMD64('Dm', 'M:Vm', 'read')                             ;
DEF Qd           => SIMD128('Qd', 'D:Vd', 'write')                           ;
DEF Qm           => SIMD128('Qm', 'M:Vm', 'read')                            ;
DEF fbits_right  => IMM('fbits_right', 'imm6', arg0 => 64)                   ;
DEF imm          => IMM('imm', 'imm6')                                       ;
DEF imm2         => IMM('imm', 'imm6<2:0>')                                  ;
DEF imm3         => IMM('imm', 'imm6<3:0>')                                  ;
DEF imm4         => IMM('imm', 'imm6<4:0>')                                  ;
DEF imm5         => IMM('imm', 'imm6', range => (0, 63))                     ;
DEF imm6         => IMM('imm', 'imm6', range => (0, 127))                    ;
DEF shift_left   => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 8)   ;
DEF shift_left2  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 16)  ;
DEF shift_left3  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 32)  ;
DEF shift_left4  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 64)  ;
DEF shift_left5  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 8)  ;
DEF shift_left6  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 16) ;
DEF shift_left7  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 32) ;
DEF shift_left8  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 64) ;
DEF shift_right  => IMM('shift_right', 'imm6', arg0 => 16)                   ;
DEF shift_right2 => IMM('shift_right', 'imm6', arg0 => 32)                   ;
DEF shift_right3 => IMM('shift_right', 'imm6', arg0 => 64)                   ;
DEF shift_right4 => IMM('shift_right', 'imm6', arg0 => 8)                    ;

T[' VCVT     VREG:F16=$Dd VREG:S16=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b00             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F16=$Dd VREG:U16=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b00             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:S16=$Dd VREG:F16=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b01             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:U16=$Dd VREG:F16=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b01             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F32=$Dd VREG:S32=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b10             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F32=$Dd VREG:U32=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b10             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:S32=$Dd VREG:F32=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b11             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:U32=$Dd VREG:F32=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b11             ', 'VCVT_xs_A1_D  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F16=$Qd VREG:S16=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b00             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F16=$Qd VREG:U16=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b00             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:S16=$Qd VREG:F16=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b01             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:U16=$Qd VREG:F16=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b01             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F32=$Qd VREG:S32=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b10             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:F32=$Qd VREG:U32=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b10             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:S32=$Qd VREG:F32=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b11             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VCVT     VREG:U32=$Qd VREG:F32=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b11             ', 'VCVT_xs_A1_Q  ', 'extensions=FP16 cond=UNCOND '];
T[' VMOVL    VREG:i16=$Qd VREG:S8=$Dm                           ', 'U=0b0 imm3H=0b001         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VMOVL    VREG:i32=$Qd VREG:S16=$Dm                          ', 'U=0b0 imm3H=0b010         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VMOVL    VREG:i64=$Qd VREG:S32=$Dm                          ', 'U=0b0 imm3H=0b100         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VMOVL    VREG:i16=$Qd VREG:U8=$Dm                           ', 'U=0b1 imm3H=0b001         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VMOVL    VREG:i32=$Qd VREG:U16=$Dm                          ', 'U=0b1 imm3H=0b010         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VMOVL    VREG:i64=$Qd VREG:U32=$Dm                          ', 'U=0b1 imm3H=0b100         ', 'VMOVL_A1      ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'U=0b0 imm6=0b001xxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:s16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'U=0b0 imm6=0b01xxxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:s32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'U=0b0 imm6=0b1xxxxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=$shift_right      ', 'U=0b1 imm6=0b001xxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:u16=$Dd VREG:U32=$Qm IMM:u8=$shift_right2     ', 'U=0b1 imm6=0b01xxxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRN  VREG:u32=$Dd VREG:U64=$Qm IMM:u8=$shift_right3     ', 'U=0b1 imm6=0b1xxxxx       ', 'VQRSHRN_A1    ', 'cond=UNCOND                 '];
T[' VQRSHRUN VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VQRSHRUN_A1   ', 'cond=UNCOND                 '];
T[' VQRSHRUN VREG:u16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VQRSHRUN_A1   ', 'cond=UNCOND                 '];
T[' VQRSHRUN VREG:u32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VQRSHRUN_A1   ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_left   ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_left2  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_left3  ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_left4  ', 'U=0b0 L=0b1               ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_left   ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_left2  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_left3  ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_left4  ', 'U=0b1 L=0b1               ', 'VQSHL_i_A1_D  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_left5  ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_left6  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_left7  ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_left8  ', 'U=0b0 L=0b1               ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_left5  ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_left6  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_left7  ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHL    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_left8  ', 'U=0b1 L=0b1               ', 'VQSHL_i_A1_Q  ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_left   ', 'imm6=0b001xxx L=0b0       ', 'VQSHLU_i_A1_D ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_left2  ', 'imm6=0b01xxxx L=0b0       ', 'VQSHLU_i_A1_D ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_left3  ', 'imm6=0b1xxxxx L=0b0       ', 'VQSHLU_i_A1_D ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_left4  ', 'L=0b1                     ', 'VQSHLU_i_A1_D ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_left5  ', 'imm6=0b001xxx L=0b0       ', 'VQSHLU_i_A1_Q ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_left6  ', 'imm6=0b01xxxx L=0b0       ', 'VQSHLU_i_A1_Q ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_left7  ', 'imm6=0b1xxxxx L=0b0       ', 'VQSHLU_i_A1_Q ', 'cond=UNCOND                 '];
T[' VQSHLU   VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_left8  ', 'L=0b1                     ', 'VQSHLU_i_A1_Q ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'U=0b0 imm6=0b001xxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:s16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'U=0b0 imm6=0b01xxxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:s32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'U=0b0 imm6=0b1xxxxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=$shift_right      ', 'U=0b1 imm6=0b001xxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:u16=$Dd VREG:U32=$Qm IMM:u8=$shift_right2     ', 'U=0b1 imm6=0b01xxxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRN   VREG:u32=$Dd VREG:U64=$Qm IMM:u8=$shift_right3     ', 'U=0b1 imm6=0b1xxxxx       ', 'VQSHRN_A1     ', 'cond=UNCOND                 '];
T[' VQSHRUN  VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VQSHRUN_A1    ', 'cond=UNCOND                 '];
T[' VQSHRUN  VREG:u16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VQSHRUN_A1    ', 'cond=UNCOND                 '];
T[' VQSHRUN  VREG:u32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VQSHRUN_A1    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VRSHR_A1_D    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHR    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VRSHR_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSHRN   VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VRSHRN_A1     ', 'cond=UNCOND                 '];
T[' VRSHRN   VREG:i16=$Dd VREG:I32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VRSHRN_A1     ', 'cond=UNCOND                 '];
T[' VRSHRN   VREG:i32=$Dd VREG:I64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VRSHRN_A1     ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:i64=$imm         ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:i64=$imm         ', 'U=0b0 L=0b1               ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:i64=$imm         ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:i64=$imm         ', 'U=0b1 L=0b1               ', 'VRSRA_A1_Q    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:i128=$imm        ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:i128=$imm        ', 'U=0b0 L=0b1               ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:i128=$imm        ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VRSRA    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:i128=$imm        ', 'U=0b1 L=0b1               ', 'VRSRA_A1_D    ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I8=$Dd  VREG:I8=$Dm  IMM:u8=$shift_left   ', 'imm6=0b001xxx L=0b0       ', 'VSHL_i_A1_D   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I16=$Dd VREG:I16=$Dm IMM:u8=$shift_left2  ', 'imm6=0b01xxxx L=0b0       ', 'VSHL_i_A1_D   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I32=$Dd VREG:I32=$Dm IMM:u8=$shift_left3  ', 'imm6=0b1xxxxx L=0b0       ', 'VSHL_i_A1_D   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I64=$Dd VREG:I64=$Dm IMM:u8=$shift_left4  ', 'L=0b1                     ', 'VSHL_i_A1_D   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I8=$Qd  VREG:I8=$Qm  IMM:u8=$shift_left5  ', 'imm6=0b001xxx L=0b0       ', 'VSHL_i_A1_Q   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I16=$Qd VREG:I16=$Qm IMM:u8=$shift_left6  ', 'imm6=0b01xxxx L=0b0       ', 'VSHL_i_A1_Q   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I32=$Qd VREG:I32=$Qm IMM:u8=$shift_left7  ', 'imm6=0b1xxxxx L=0b0       ', 'VSHL_i_A1_Q   ', 'cond=UNCOND                 '];
T[' VSHL     VREG:OPT:I64=$Qd VREG:I64=$Qm IMM:u8=$shift_left8  ', 'L=0b1                     ', 'VSHL_i_A1_Q   ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i16=$Qd VREG:S8=$Dm  IMM:i64=$imm2            ', 'U=0b0 imm6=0b001xxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i32=$Qd VREG:S16=$Dm IMM:i64=$imm3            ', 'U=0b0 imm6=0b01xxxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i64=$Qd VREG:S32=$Dm IMM:i64=$imm4            ', 'U=0b0 imm6=0b1xxxxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i16=$Qd VREG:U8=$Dm  IMM:i64=$imm2            ', 'U=0b1 imm6=0b001xxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i32=$Qd VREG:U16=$Dm IMM:i64=$imm3            ', 'U=0b1 imm6=0b01xxxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHLL    VREG:i64=$Qd VREG:U32=$Dm IMM:i64=$imm4            ', 'U=0b1 imm6=0b1xxxxx       ', 'VSHLL_A1      ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VSHR_A1_D     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHR     VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VSHR_A1_Q     ', 'cond=UNCOND                 '];
T[' VSHRN    VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VSHRN_A1      ', 'cond=UNCOND                 '];
T[' VSHRN    VREG:i16=$Dd VREG:I32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VSHRN_A1      ', 'cond=UNCOND                 '];
T[' VSHRN    VREG:i32=$Dd VREG:I64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VSHRN_A1      ', 'cond=UNCOND                 '];
T[' VSLI     SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dm  IMM:u8=$imm5   ', 'imm6=0b001xxx L=0b0       ', 'VSLI_A1_D     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dm IMM:u8=$imm5   ', 'imm6=0b01xxxx L=0b0       ', 'VSLI_A1_D     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dm IMM:u8=$imm5   ', 'imm6=0b1xxxxx L=0b0       ', 'VSLI_A1_D     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=64 VREG:OPT:i64=$Dd VREG:i64=$Dm IMM:u8=$imm5   ', 'L=0b1                     ', 'VSLI_A1_D     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qm  IMM:u8=$imm6   ', 'imm6=0b001xxx L=0b0       ', 'VSLI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qm IMM:u8=$imm6   ', 'imm6=0b01xxxx L=0b0       ', 'VSLI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qm IMM:u8=$imm6   ', 'imm6=0b1xxxxx L=0b0       ', 'VSLI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSLI     SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qm IMM:u8=$imm6   ', 'L=0b1                     ', 'VSLI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:i64=$imm         ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:i64=$imm         ', 'U=0b0 L=0b1               ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:i64=$imm         ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:i64=$imm         ', 'U=0b1 L=0b1               ', 'VSRA_A1_D     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:i128=$imm        ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:i128=$imm        ', 'U=0b0 L=0b1               ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:i128=$imm        ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRA     VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:i128=$imm        ', 'U=0b1 L=0b1               ', 'VSRA_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dm  IMM:i64=$imm   ', 'imm6=0b001xxx L=0b0       ', 'VSRI_A1_D     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dm IMM:i64=$imm   ', 'imm6=0b01xxxx L=0b0       ', 'VSRI_A1_D     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dm IMM:i64=$imm   ', 'imm6=0b1xxxxx L=0b0       ', 'VSRI_A1_D     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=64 VREG:OPT:i64=$Dd VREG:i64=$Dm IMM:i64=$imm   ', 'L=0b1                     ', 'VSRI_A1_D     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qm  IMM:i128=$imm  ', 'imm6=0b001xxx L=0b0       ', 'VSRI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qm IMM:i128=$imm  ', 'imm6=0b01xxxx L=0b0       ', 'VSRI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qm IMM:i128=$imm  ', 'imm6=0b1xxxxx L=0b0       ', 'VSRI_A1_Q     ', 'cond=UNCOND                 '];
T[' VSRI     SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qm IMM:i128=$imm  ', 'L=0b1                     ', 'VSRI_A1_Q     ', 'cond=UNCOND                 '];



# simd_2r_shift: Advanced SIMD two registers and shift amount.
# T32: ig0=0b111 U:u=0bx ig1=0b11111 D:u=0bx imm3H:u=0bxxx imm3L:u=0bxxx Vd:u=0bxxxx opc:u=0bxxxx L:u=0bx Q:u=0bx M:u=0bx ig2=0b1 Vm:u=0bxxxx
HINT('ICLASS', 'simd_2r_shift', 'T32');

DEF Dd           => SIMD64('Dd', 'D:Vd', 'write')                            ;
DEF Dm           => SIMD64('Dm', 'M:Vm', 'read')                             ;
DEF Qd           => SIMD128('Qd', 'D:Vd', 'write')                           ;
DEF Qm           => SIMD128('Qm', 'M:Vm', 'read')                            ;
DEF fbits_right  => IMM('fbits_right', 'imm6', arg0 => 64)                   ;
DEF imm          => IMM('imm', 'imm6')                                       ;
DEF imm2         => IMM('imm', 'imm6<2:0>')                                  ;
DEF imm3         => IMM('imm', 'imm6<3:0>')                                  ;
DEF imm4         => IMM('imm', 'imm6<4:0>')                                  ;
DEF imm5         => IMM('imm', 'imm6', range => (0, 63))                     ;
DEF imm6         => IMM('imm', 'imm6', range => (0, 127))                    ;
DEF shift_left   => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 8)   ;
DEF shift_left2  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 16)  ;
DEF shift_left3  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 32)  ;
DEF shift_left4  => IMM('shift_left', 'imm6', range => (0, 63), arg0 => 64)  ;
DEF shift_left5  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 8)  ;
DEF shift_left6  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 16) ;
DEF shift_left7  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 32) ;
DEF shift_left8  => IMM('shift_left', 'imm6', range => (0, 127), arg0 => 64) ;
DEF shift_right  => IMM('shift_right', 'imm6', arg0 => 16)                   ;
DEF shift_right2 => IMM('shift_right', 'imm6', arg0 => 32)                   ;
DEF shift_right3 => IMM('shift_right', 'imm6', arg0 => 64)                   ;
DEF shift_right4 => IMM('shift_right', 'imm6', arg0 => 8)                    ;

T[' VCVT     VREG:F16=$Dd VREG:S16=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b00             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:F16=$Dd VREG:U16=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b00             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:S16=$Dd VREG:F16=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b01             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:U16=$Dd VREG:F16=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b01             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:F32=$Dd VREG:S32=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b10             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:F32=$Dd VREG:U32=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b10             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:S32=$Dd VREG:F32=$Dm IMM:u8=$fbits_right      ', 'U=0b0 op=0b11             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:U32=$Dd VREG:F32=$Dm IMM:u8=$fbits_right      ', 'U=0b1 op=0b11             ', 'VCVT_xs_T1_D  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:F16=$Qd VREG:S16=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b00             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:F16=$Qd VREG:U16=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b00             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:S16=$Qd VREG:F16=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b01             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:U16=$Qd VREG:F16=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b01             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=UNP_COND '];
T[' VCVT     VREG:F32=$Qd VREG:S32=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b10             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:F32=$Qd VREG:U32=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b10             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:S32=$Qd VREG:F32=$Qm IMM:u8=$fbits_right      ', 'U=0b0 op=0b11             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=COND     '];
T[' VCVT     VREG:U32=$Qd VREG:F32=$Qm IMM:u8=$fbits_right      ', 'U=0b1 op=0b11             ', 'VCVT_xs_T1_Q  ', 'extensions=FP16 cond=COND     '];
T[' VMOVL    VREG:i16=$Qd VREG:S8=$Dm                           ', 'U=0b0 imm3H=0b001         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VMOVL    VREG:i32=$Qd VREG:S16=$Dm                          ', 'U=0b0 imm3H=0b010         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VMOVL    VREG:i64=$Qd VREG:S32=$Dm                          ', 'U=0b0 imm3H=0b100         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VMOVL    VREG:i16=$Qd VREG:U8=$Dm                           ', 'U=0b1 imm3H=0b001         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VMOVL    VREG:i32=$Qd VREG:U16=$Dm                          ', 'U=0b1 imm3H=0b010         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VMOVL    VREG:i64=$Qd VREG:U32=$Dm                          ', 'U=0b1 imm3H=0b100         ', 'VMOVL_T1      ', 'cond=COND                     '];
T[' VQRSHRN  VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'U=0b0 imm6=0b001xxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRN  VREG:s16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'U=0b0 imm6=0b01xxxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRN  VREG:s32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'U=0b0 imm6=0b1xxxxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRN  VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=$shift_right      ', 'U=0b1 imm6=0b001xxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRN  VREG:u16=$Dd VREG:U32=$Qm IMM:u8=$shift_right2     ', 'U=0b1 imm6=0b01xxxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRN  VREG:u32=$Dd VREG:U64=$Qm IMM:u8=$shift_right3     ', 'U=0b1 imm6=0b1xxxxx       ', 'VQRSHRN_T1    ', 'cond=COND                     '];
T[' VQRSHRUN VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VQRSHRUN_T1   ', 'cond=COND                     '];
T[' VQRSHRUN VREG:u16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VQRSHRUN_T1   ', 'cond=COND                     '];
T[' VQRSHRUN VREG:u32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VQRSHRUN_T1   ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_left   ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_left2  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_left3  ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_left4  ', 'U=0b0 L=0b1               ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_left   ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_left2  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_left3  ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_left4  ', 'U=0b1 L=0b1               ', 'VQSHL_i_T1_D  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_left5  ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_left6  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_left7  ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_left8  ', 'U=0b0 L=0b1               ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_left5  ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_left6  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_left7  ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHL    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_left8  ', 'U=0b1 L=0b1               ', 'VQSHL_i_T1_Q  ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_left   ', 'imm6=0b001xxx L=0b0       ', 'VQSHLU_i_T1_D ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_left2  ', 'imm6=0b01xxxx L=0b0       ', 'VQSHLU_i_T1_D ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_left3  ', 'imm6=0b1xxxxx L=0b0       ', 'VQSHLU_i_T1_D ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_left4  ', 'L=0b1                     ', 'VQSHLU_i_T1_D ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_left5  ', 'imm6=0b001xxx L=0b0       ', 'VQSHLU_i_T1_Q ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_left6  ', 'imm6=0b01xxxx L=0b0       ', 'VQSHLU_i_T1_Q ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_left7  ', 'imm6=0b1xxxxx L=0b0       ', 'VQSHLU_i_T1_Q ', 'cond=COND                     '];
T[' VQSHLU   VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_left8  ', 'L=0b1                     ', 'VQSHLU_i_T1_Q ', 'cond=COND                     '];
T[' VQSHRN   VREG:s8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'U=0b0 imm6=0b001xxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRN   VREG:s16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'U=0b0 imm6=0b01xxxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRN   VREG:s32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'U=0b0 imm6=0b1xxxxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRN   VREG:u8=$Dd  VREG:U16=$Qm IMM:u8=$shift_right      ', 'U=0b1 imm6=0b001xxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRN   VREG:u16=$Dd VREG:U32=$Qm IMM:u8=$shift_right2     ', 'U=0b1 imm6=0b01xxxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRN   VREG:u32=$Dd VREG:U64=$Qm IMM:u8=$shift_right3     ', 'U=0b1 imm6=0b1xxxxx       ', 'VQSHRN_T1     ', 'cond=COND                     '];
T[' VQSHRUN  VREG:u8=$Dd  VREG:S16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VQSHRUN_T1    ', 'cond=COND                     '];
T[' VQSHRUN  VREG:u16=$Dd VREG:S32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VQSHRUN_T1    ', 'cond=COND                     '];
T[' VQSHRUN  VREG:u32=$Dd VREG:S64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VQSHRUN_T1    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VRSHR_T1_D    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHR    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VRSHR_T1_Q    ', 'cond=COND                     '];
T[' VRSHRN   VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VRSHRN_T1     ', 'cond=COND                     '];
T[' VRSHRN   VREG:i16=$Dd VREG:I32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VRSHRN_T1     ', 'cond=COND                     '];
T[' VRSHRN   VREG:i32=$Dd VREG:I64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VRSHRN_T1     ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:i64=$imm         ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:i64=$imm         ', 'U=0b0 L=0b1               ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:i64=$imm         ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:i64=$imm         ', 'U=0b1 L=0b1               ', 'VRSRA_T1_D    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:i128=$imm        ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:i128=$imm        ', 'U=0b0 L=0b1               ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:i128=$imm        ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VRSRA    VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:i128=$imm        ', 'U=0b1 L=0b1               ', 'VRSRA_T1_Q    ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I8=$Dd  VREG:I8=$Dm  IMM:u8=$shift_left   ', 'imm6=0b001xxx L=0b0       ', 'VSHL_i_T1_D   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I16=$Dd VREG:I16=$Dm IMM:u8=$shift_left2  ', 'imm6=0b01xxxx L=0b0       ', 'VSHL_i_T1_D   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I32=$Dd VREG:I32=$Dm IMM:u8=$shift_left3  ', 'imm6=0b1xxxxx L=0b0       ', 'VSHL_i_T1_D   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I64=$Dd VREG:I64=$Dm IMM:u8=$shift_left4  ', 'L=0b1                     ', 'VSHL_i_T1_D   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I8=$Qd  VREG:I8=$Qm  IMM:u8=$shift_left5  ', 'imm6=0b001xxx L=0b0       ', 'VSHL_i_T1_Q   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I16=$Qd VREG:I16=$Qm IMM:u8=$shift_left6  ', 'imm6=0b01xxxx L=0b0       ', 'VSHL_i_T1_Q   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I32=$Qd VREG:I32=$Qm IMM:u8=$shift_left7  ', 'imm6=0b1xxxxx L=0b0       ', 'VSHL_i_T1_Q   ', 'cond=COND                     '];
T[' VSHL     VREG:OPT:I64=$Qd VREG:I64=$Qm IMM:u8=$shift_left8  ', 'L=0b1                     ', 'VSHL_i_T1_Q   ', 'cond=COND                     '];
T[' VSHLL    VREG:i16=$Qd VREG:S8=$Dm  IMM:i64=$imm2            ', 'U=0b0 imm6=0b001xxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHLL    VREG:i32=$Qd VREG:S16=$Dm IMM:i64=$imm3            ', 'U=0b0 imm6=0b01xxxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHLL    VREG:i64=$Qd VREG:S32=$Dm IMM:i64=$imm4            ', 'U=0b0 imm6=0b1xxxxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHLL    VREG:i16=$Qd VREG:U8=$Dm  IMM:i64=$imm2            ', 'U=0b1 imm6=0b001xxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHLL    VREG:i32=$Qd VREG:U16=$Dm IMM:i64=$imm3            ', 'U=0b1 imm6=0b01xxxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHLL    VREG:i64=$Qd VREG:U32=$Dm IMM:i64=$imm4            ', 'U=0b1 imm6=0b1xxxxx       ', 'VSHLL_T1      ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VSHR_T1_D     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:u8=$shift_right4 ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:u8=$shift_right  ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:u8=$shift_right2 ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:u8=$shift_right3 ', 'U=0b0 L=0b1               ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:u8=$shift_right4 ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:u8=$shift_right  ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:u8=$shift_right2 ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHR     VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:u8=$shift_right3 ', 'U=0b1 L=0b1               ', 'VSHR_T1_Q     ', 'cond=COND                     '];
T[' VSHRN    VREG:i8=$Dd  VREG:I16=$Qm IMM:u8=$shift_right      ', 'imm6=0b001xxx             ', 'VSHRN_T1      ', 'cond=COND                     '];
T[' VSHRN    VREG:i16=$Dd VREG:I32=$Qm IMM:u8=$shift_right2     ', 'imm6=0b01xxxx             ', 'VSHRN_T1      ', 'cond=COND                     '];
T[' VSHRN    VREG:i32=$Dd VREG:I64=$Qm IMM:u8=$shift_right3     ', 'imm6=0b1xxxxx             ', 'VSHRN_T1      ', 'cond=COND                     '];
T[' VSLI     SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dm  IMM:u8=$imm5   ', 'imm6=0b001xxx L=0b0       ', 'VSLI_T1_D     ', 'cond=COND                     '];
T[' VSLI     SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dm IMM:u8=$imm5   ', 'imm6=0b01xxxx L=0b0       ', 'VSLI_T1_D     ', 'cond=COND                     '];
T[' VSLI     SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dm IMM:u8=$imm5   ', 'imm6=0b1xxxxx L=0b0       ', 'VSLI_T1_D     ', 'cond=COND                     '];
T[' VSLI     SZ=64 VREG:OPT:i64=$Dd VREG:i64=$Dm IMM:u8=$imm5   ', 'L=0b1                     ', 'VSLI_T1_D     ', 'cond=COND                     '];
T[' VSLI     SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qm  IMM:u8=$imm6   ', 'imm6=0b001xxx L=0b0       ', 'VSLI_T1_Q     ', 'cond=COND                     '];
T[' VSLI     SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qm IMM:u8=$imm6   ', 'imm6=0b01xxxx L=0b0       ', 'VSLI_T1_Q     ', 'cond=COND                     '];
T[' VSLI     SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qm IMM:u8=$imm6   ', 'imm6=0b1xxxxx L=0b0       ', 'VSLI_T1_Q     ', 'cond=COND                     '];
T[' VSLI     SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qm IMM:u8=$imm6   ', 'L=0b1                     ', 'VSLI_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S8=$Dd  VREG:S8=$Dm  IMM:i64=$imm         ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S16=$Dd VREG:S16=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S32=$Dd VREG:S32=$Dm IMM:i64=$imm         ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S64=$Dd VREG:S64=$Dm IMM:i64=$imm         ', 'U=0b0 L=0b1               ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U8=$Dd  VREG:U8=$Dm  IMM:i64=$imm         ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U16=$Dd VREG:U16=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U32=$Dd VREG:U32=$Dm IMM:i64=$imm         ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U64=$Dd VREG:U64=$Dm IMM:i64=$imm         ', 'U=0b1 L=0b1               ', 'VSRA_T1_D     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S8=$Qd  VREG:S8=$Qm  IMM:i128=$imm        ', 'U=0b0 imm6=0b001xxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S16=$Qd VREG:S16=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b01xxxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S32=$Qd VREG:S32=$Qm IMM:i128=$imm        ', 'U=0b0 imm6=0b1xxxxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:S64=$Qd VREG:S64=$Qm IMM:i128=$imm        ', 'U=0b0 L=0b1               ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U8=$Qd  VREG:U8=$Qm  IMM:i128=$imm        ', 'U=0b1 imm6=0b001xxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U16=$Qd VREG:U16=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b01xxxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U32=$Qd VREG:U32=$Qm IMM:i128=$imm        ', 'U=0b1 imm6=0b1xxxxx L=0b0 ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRA     VREG:OPT:U64=$Qd VREG:U64=$Qm IMM:i128=$imm        ', 'U=0b1 L=0b1               ', 'VSRA_T1_Q     ', 'cond=COND                     '];
T[' VSRI     SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dm  IMM:i64=$imm   ', 'imm6=0b001xxx L=0b0       ', 'VSRI_T1_D     ', 'cond=COND                     '];
T[' VSRI     SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dm IMM:i64=$imm   ', 'imm6=0b01xxxx L=0b0       ', 'VSRI_T1_D     ', 'cond=COND                     '];
T[' VSRI     SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dm IMM:i64=$imm   ', 'imm6=0b1xxxxx L=0b0       ', 'VSRI_T1_D     ', 'cond=COND                     '];
T[' VSRI     SZ=64 VREG:OPT:i64=$Dd VREG:i64=$Dm IMM:i64=$imm   ', 'L=0b1                     ', 'VSRI_T1_D     ', 'cond=COND                     '];
T[' VSRI     SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qm  IMM:i128=$imm  ', 'imm6=0b001xxx L=0b0       ', 'VSRI_T1_Q     ', 'cond=COND                     '];
T[' VSRI     SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qm IMM:i128=$imm  ', 'imm6=0b01xxxx L=0b0       ', 'VSRI_T1_Q     ', 'cond=COND                     '];
T[' VSRI     SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qm IMM:i128=$imm  ', 'imm6=0b1xxxxx L=0b0       ', 'VSRI_T1_Q     ', 'cond=COND                     '];
T[' VSRI     SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qm IMM:i128=$imm  ', 'L=0b1                     ', 'VSRI_T1_Q     ', 'cond=COND                     '];



# simd3reg_diff: Advanced SIMD three registers of different lengths.
# A32: ig0=0b1111001 U:u=0bx ig1=0b1 D:u=0bx size:u!=0b11 Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx ig2=0b0 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd3reg_diff', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm => SIMD128('Qm', 'M:Vm', 'read')  ;
DEF Qn => SIMD128('Qn', 'N:Vn', 'read')  ;

T[' VABAL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABAL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABAL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABAL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABAL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABAL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VABAL_A1   ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VABDL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VABDL_i_A1 ', 'cond=UNCOND                        '];
T[' VADDHN  VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VADDHN_A1  ', 'cond=UNCOND                        '];
T[' VADDHN  VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VADDHN_A1  ', 'cond=UNCOND                        '];
T[' VADDHN  VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VADDHN_A1  ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VADDL_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:S8=$Dm  ', 'U=0b0 size=0b00        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:S16=$Dm ', 'U=0b0 size=0b01        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:S32=$Dm ', 'U=0b0 size=0b10        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:U8=$Dm  ', 'U=0b1 size=0b00        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:U16=$Dm ', 'U=0b1 size=0b01        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VADDW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:U32=$Dm ', 'U=0b1 size=0b10        ', 'VADDW_A1   ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'size=0b00              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'size=0b00              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'size=0b01              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'size=0b10              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:I8=$Dn  VREG:I8=$Dm      ', 'size=0b00              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:I16=$Dn VREG:I16=$Dm     ', 'size=0b01              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:I32=$Dn VREG:I32=$Dm     ', 'size=0b10              ', 'VMLAL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'size=0b00              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'size=0b00              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'size=0b01              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'size=0b10              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:I8=$Dn  VREG:I8=$Dm      ', 'size=0b00              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:I16=$Dn VREG:I16=$Dm     ', 'size=0b01              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:I32=$Dn VREG:I32=$Dm     ', 'size=0b10              ', 'VMLSL_i_A1 ', 'cond=UNCOND                        '];
T[' VMULL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10 op=0b0 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i16=$Qd VREG:P8=$Dn  VREG:P8=$Dm      ', 'U=0b0 size=0b00 op=0b1 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VMULL   VREG:i128=$Qd VREG:P64=$Dn VREG:P64=$Dm    ', 'U=0b0 size=0b10 op=0b1 ', 'VMULL_i_A1 ', 'extensions=BIT128PMULL cond=UNCOND '];
T[' VQDMLAL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMLAL_A1 ', 'cond=UNCOND                        '];
T[' VQDMLAL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMLAL_A1 ', 'cond=UNCOND                        '];
T[' VQDMLSL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMLSL_A1 ', 'cond=UNCOND                        '];
T[' VQDMLSL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMLSL_A1 ', 'cond=UNCOND                        '];
T[' VQDMULL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMULL_A1 ', 'cond=UNCOND                        '];
T[' VQDMULL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMULL_A1 ', 'cond=UNCOND                        '];
T[' VRADDHN VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VRADDHN_A1 ', 'cond=UNCOND                        '];
T[' VRADDHN VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VRADDHN_A1 ', 'cond=UNCOND                        '];
T[' VRADDHN VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VRADDHN_A1 ', 'cond=UNCOND                        '];
T[' VRSUBHN VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VRSUBHN_A1 ', 'cond=UNCOND                        '];
T[' VRSUBHN VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VRSUBHN_A1 ', 'cond=UNCOND                        '];
T[' VRSUBHN VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VRSUBHN_A1 ', 'cond=UNCOND                        '];
T[' VSUBHN  VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VSUBHN_A1  ', 'cond=UNCOND                        '];
T[' VSUBHN  VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VSUBHN_A1  ', 'cond=UNCOND                        '];
T[' VSUBHN  VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VSUBHN_A1  ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VSUBL_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:S8=$Dm  ', 'U=0b0 size=0b00        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:S16=$Dm ', 'U=0b0 size=0b01        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:S32=$Dm ', 'U=0b0 size=0b10        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:U8=$Dm  ', 'U=0b1 size=0b00        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:U16=$Dm ', 'U=0b1 size=0b01        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];
T[' VSUBW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:U32=$Dm ', 'U=0b1 size=0b10        ', 'VSUBW_A1   ', 'cond=UNCOND                        '];



# simd_3diff: Advanced SIMD three registers of different lengths.
# T32: ig0=0b111 U:u=0bx ig1=0b11111 D:u=0bx size:u!=0b11 Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx ig2=0b0 M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_3diff', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm => SIMD128('Qm', 'M:Vm', 'read')  ;
DEF Qn => SIMD128('Qn', 'N:Vn', 'read')  ;

T[' VABAL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABAL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABAL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABAL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABAL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABAL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VABAL_T1   ', 'cond=COND                        '];
T[' VABDL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VABDL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VABDL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VABDL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VABDL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VABDL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VABDL_i_T1 ', 'cond=COND                        '];
T[' VADDHN  VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VADDHN_T1  ', 'cond=COND                        '];
T[' VADDHN  VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VADDHN_T1  ', 'cond=COND                        '];
T[' VADDHN  VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VADDHN_T1  ', 'cond=COND                        '];
T[' VADDL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VADDL_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:S8=$Dm  ', 'U=0b0 size=0b00        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:S16=$Dm ', 'U=0b0 size=0b01        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:S32=$Dm ', 'U=0b0 size=0b10        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:U8=$Dm  ', 'U=0b1 size=0b00        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:U16=$Dm ', 'U=0b1 size=0b01        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VADDW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:U32=$Dm ', 'U=0b1 size=0b10        ', 'VADDW_T1   ', 'cond=COND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'size=0b00              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'size=0b00              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'size=0b01              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'size=0b10              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i16=$Qd VREG:I8=$Dn  VREG:I8=$Dm      ', 'size=0b00              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i32=$Qd VREG:I16=$Dn VREG:I16=$Dm     ', 'size=0b01              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLAL   VREG:i64=$Qd VREG:I32=$Dn VREG:I32=$Dm     ', 'size=0b10              ', 'VMLAL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'size=0b00              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'size=0b00              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'size=0b01              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'size=0b10              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i16=$Qd VREG:I8=$Dn  VREG:I8=$Dm      ', 'size=0b00              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i32=$Qd VREG:I16=$Dn VREG:I16=$Dm     ', 'size=0b01              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMLSL   VREG:i64=$Qd VREG:I32=$Dn VREG:I32=$Dm     ', 'size=0b10              ', 'VMLSL_i_T1 ', 'cond=COND                        '];
T[' VMULL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10 op=0b0 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i16=$Qd VREG:P8=$Dn  VREG:P8=$Dm      ', 'U=0b0 size=0b00 op=0b1 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VMULL   VREG:i128=$Qd VREG:P64=$Dn VREG:P64=$Dm    ', 'U=0b0 size=0b10 op=0b1 ', 'VMULL_i_T1 ', 'extensions=BIT128PMULL cond=COND '];
T[' VQDMLAL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMLAL_T1 ', 'cond=COND                        '];
T[' VQDMLAL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMLAL_T1 ', 'cond=COND                        '];
T[' VQDMLSL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMLSL_T1 ', 'cond=COND                        '];
T[' VQDMLSL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMLSL_T1 ', 'cond=COND                        '];
T[' VQDMULL VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'size=0b01              ', 'VQDMULL_T1 ', 'cond=COND                        '];
T[' VQDMULL VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'size=0b10              ', 'VQDMULL_T1 ', 'cond=COND                        '];
T[' VRADDHN VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VRADDHN_T1 ', 'cond=COND                        '];
T[' VRADDHN VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VRADDHN_T1 ', 'cond=COND                        '];
T[' VRADDHN VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VRADDHN_T1 ', 'cond=COND                        '];
T[' VRSUBHN VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VRSUBHN_T1 ', 'cond=COND                        '];
T[' VRSUBHN VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VRSUBHN_T1 ', 'cond=COND                        '];
T[' VRSUBHN VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VRSUBHN_T1 ', 'cond=COND                        '];
T[' VSUBHN  VREG:i8=$Dd  VREG:I16=$Qn VREG:I16=$Qm     ', 'size=0b00              ', 'VSUBHN_T1  ', 'cond=COND                        '];
T[' VSUBHN  VREG:i16=$Dd VREG:I32=$Qn VREG:I32=$Qm     ', 'size=0b01              ', 'VSUBHN_T1  ', 'cond=COND                        '];
T[' VSUBHN  VREG:i32=$Dd VREG:I64=$Qn VREG:I64=$Qm     ', 'size=0b10              ', 'VSUBHN_T1  ', 'cond=COND                        '];
T[' VSUBL   VREG:i16=$Qd VREG:S8=$Dn  VREG:S8=$Dm      ', 'U=0b0 size=0b00        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBL   VREG:i32=$Qd VREG:S16=$Dn VREG:S16=$Dm     ', 'U=0b0 size=0b01        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBL   VREG:i64=$Qd VREG:S32=$Dn VREG:S32=$Dm     ', 'U=0b0 size=0b10        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBL   VREG:i16=$Qd VREG:U8=$Dn  VREG:U8=$Dm      ', 'U=0b1 size=0b00        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBL   VREG:i32=$Qd VREG:U16=$Dn VREG:U16=$Dm     ', 'U=0b1 size=0b01        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBL   VREG:i64=$Qd VREG:U32=$Dn VREG:U32=$Dm     ', 'U=0b1 size=0b10        ', 'VSUBL_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:S8=$Dm  ', 'U=0b0 size=0b00        ', 'VSUBW_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:S16=$Dm ', 'U=0b0 size=0b01        ', 'VSUBW_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:S32=$Dm ', 'U=0b0 size=0b10        ', 'VSUBW_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:U8=$Dm  ', 'U=0b1 size=0b00        ', 'VSUBW_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:U16=$Dm ', 'U=0b1 size=0b01        ', 'VSUBW_T1   ', 'cond=COND                        '];
T[' VSUBW   VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:U32=$Dm ', 'U=0b1 size=0b10        ', 'VSUBW_T1   ', 'cond=COND                        '];



# simd3reg_ext: Advanced SIMD vector extract.
# A32: ig0=0b111100101 D:u=0bx ig1=0b11 Vn:u=0bxxxx Vd:u=0bxxxx imm4:u=0bxxxx N:u=0bx Q:u=0bx M:u=0bx ig2=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd3reg_ext', 'A32');

DEF Dd   => SIMD64('Dd', 'D:Vd', 'write')        ;
DEF Dm   => SIMD64('Dm', 'M:Vm', 'read')         ;
DEF Dn   => SIMD64('Dn', 'N:Vn', 'read')         ;
DEF Qd   => SIMD128('Qd', 'D:Vd', 'write')       ;
DEF Qm   => SIMD128('Qm', 'M:Vm', 'read')        ;
DEF Qn   => SIMD128('Qn', 'N:Vn', 'read')        ;
DEF imm  => IMM('imm', 'imm4', range => (0, 7))  ;
DEF imm2 => IMM('imm', 'imm4', range => (0, 15)) ;
DEF imm3 => IMM('imm', undef)                    ;

T[' VEXT SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dn  VREG:i8=$Dm  IMM:u8=$imm    ', 'NONE ', 'VEXT_A1_D      ', 'cond=UNCOND '];
T[' VEXT SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qn  VREG:i8=$Qm  IMM:u8=$imm2   ', 'NONE ', 'VEXT_A1_Q      ', 'cond=UNCOND '];
T[' VEXT SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dn VREG:i16=$Dm IMM:i64=$imm3  ', 'NONE ', 'VEXT_VEXT_A1_D ', 'cond=UNCOND '];
T[' VEXT SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dn VREG:i32=$Dm IMM:i64=$imm3  ', 'NONE ', 'VEXT_VEXT_A1_D ', 'cond=UNCOND '];
T[' VEXT SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:i16=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_A1_Q ', 'cond=UNCOND '];
T[' VEXT SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_A1_Q ', 'cond=UNCOND '];
T[' VEXT SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_A1_Q ', 'cond=UNCOND '];



# simd_ext: Advanced SIMD vector extract.
# T32: ig0=0b111011111 D:u=0bx ig1=0b11 Vn:u=0bxxxx Vd:u=0bxxxx imm4:u=0bxxxx N:u=0bx Q:u=0bx M:u=0bx ig2=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_ext', 'T32');

DEF Dd   => SIMD64('Dd', 'D:Vd', 'write')        ;
DEF Dm   => SIMD64('Dm', 'M:Vm', 'read')         ;
DEF Dn   => SIMD64('Dn', 'N:Vn', 'read')         ;
DEF Qd   => SIMD128('Qd', 'D:Vd', 'write')       ;
DEF Qm   => SIMD128('Qm', 'M:Vm', 'read')        ;
DEF Qn   => SIMD128('Qn', 'N:Vn', 'read')        ;
DEF imm  => IMM('imm', 'imm4', range => (0, 7))  ;
DEF imm2 => IMM('imm', 'imm4', range => (0, 15)) ;
DEF imm3 => IMM('imm', undef)                    ;

T[' VEXT SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dn  VREG:i8=$Dm  IMM:u8=$imm    ', 'NONE ', 'VEXT_T1_D      ', 'cond=COND '];
T[' VEXT SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qn  VREG:i8=$Qm  IMM:u8=$imm2   ', 'NONE ', 'VEXT_T1_Q      ', 'cond=COND '];
T[' VEXT SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dn VREG:i16=$Dm IMM:i64=$imm3  ', 'NONE ', 'VEXT_VEXT_T1_D ', 'cond=COND '];
T[' VEXT SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dn VREG:i32=$Dm IMM:i64=$imm3  ', 'NONE ', 'VEXT_VEXT_T1_D ', 'cond=COND '];
T[' VEXT SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:i16=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_T1_Q ', 'cond=COND '];
T[' VEXT SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_T1_Q ', 'cond=COND '];
T[' VEXT SZ=64 VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm IMM:i128=$imm3 ', 'NONE ', 'VEXT_VEXT_T1_Q ', 'cond=COND '];



# simd3reg_same: Advanced SIMD three registers of the same length.
# A32: ig0=0b1111001 U:u=0bx ig1=0b0 D:u=0bx size:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx Q:u=0bx M:u=0bx o1:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd3reg_same', 'A32');

DEF Dd  => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm  => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Dm2 => SIMD64('Dm', 'N:Vn', 'read')   ;
DEF Dn  => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd  => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm  => SIMD128('Qm', 'M:Vm', 'read')  ;
DEF Qm2 => SIMD128('Qm', 'N:Vn', 'read')  ;
DEF Qn  => SIMD128('Qn', 'N:Vn', 'read')  ;

T[' SHA1C     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1C_A1          ', 'extensions=SHA1 cond=UNCOND                         '];
T[' SHA1M     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1M_A1          ', 'extensions=SHA1 cond=UNCOND                         '];
T[' SHA1P     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1P_A1          ', 'extensions=SHA1 cond=UNCOND                         '];
T[' SHA1SU0   SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA1SU0_A1        ', 'extensions=SHA1 cond=UNCOND                         '];
T[' SHA256H   SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA256H_A1        ', 'extensions=SHA256 cond=UNCOND                       '];
T[' SHA256H2  SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA256H2_A1       ', 'extensions=SHA256 cond=UNCOND                       '];
T[' SHA256SU1 SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA256SU1_A1      ', 'extensions=SHA256 cond=UNCOND                       '];
T[' VABA      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'U=0b0 size=0b00  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'U=0b0 size=0b01  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'U=0b0 size=0b10  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'U=0b1 size=0b00  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'U=0b1 size=0b01  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'U=0b1 size=0b10  ', 'VABA_A1_D         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'U=0b0 size=0b00  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'U=0b0 size=0b01  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'U=0b0 size=0b10  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'U=0b1 size=0b00  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'U=0b1 size=0b01  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABA      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'U=0b1 size=0b10  ', 'VABA_A1_Q         ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VABD_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VABD      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VABD_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VABD      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VABD_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VABD      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VABD_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VABD      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VABD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VABD      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VABD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VACGE     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACGE_A1_D        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGE     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACGE_A1_D        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGE     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACGE_A1_Q        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGE     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACGE_A1_Q        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGT     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACGT_A1_D        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGT     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACGT_A1_D        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGT     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACGT_A1_Q        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACGT     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACGT_A1_Q        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VADD      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VADD_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VADD      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VADD_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VADD      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VADD_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VADD      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VADD_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VADD      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VADD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VADD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VADD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I64=$Dd VREG:I64=$Dn VREG:I64=$Dm       ', 'size=0b11        ', 'VADD_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VADD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VADD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VADD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VADD      VREG:OPT:I64=$Qd VREG:I64=$Qn VREG:I64=$Qm       ', 'size=0b11        ', 'VADD_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VAND      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VAND_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VAND      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VAND_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VBIC      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIC_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VBIC      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIC_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VBIF      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIF_A1_D         ', 'cond=UNCOND                                         '];
T[' VBIF      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIF_A1_Q         ', 'cond=UNCOND                                         '];
T[' VBIT      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIT_A1_D         ', 'cond=UNCOND                                         '];
T[' VBIT      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIT_A1_Q         ', 'cond=UNCOND                                         '];
T[' VBSL      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBSL_A1_D         ', 'cond=UNCOND                                         '];
T[' VBSL      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBSL_A1_Q         ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VCEQ_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VCEQ_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VCEQ_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VCEQ_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VCEQ_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VCEQ_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCEQ      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCEQ_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCEQ      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCEQ_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCEQ      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCEQ_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCEQ      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCEQ_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGE      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCGE_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCGE_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGE      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCGE_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGE      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCGE_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGE      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCGE_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGE      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCGE_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGT      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCGT_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCGT_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VCGT      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCGT_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGT      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCGT_r_A2_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGT      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCGT_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCGT      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCGT_r_A2_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VEOR      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VEOR_A1_D         ', 'cond=UNCOND                                         '];
T[' VEOR      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VEOR_A1_Q         ', 'cond=UNCOND                                         '];
T[' VFMA      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VFMA_A1_D         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMA      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VFMA_A1_D         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMA      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VFMA_A1_Q         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMA      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VFMA_A1_Q         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMS      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VFMS_A1_D         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMS      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VFMS_A1_D         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMS      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VFMS_A1_Q         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VFMS      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VFMS_A1_Q         ', 'extensions=FP16 cond=UNCOND                         '];
T[' VHADD     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VHADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHADD     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VHADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VHSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VHSUB     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VHSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMAX_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAX      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMAX_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAX      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMAX_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAX      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMAX_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAX      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VMAX_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAX      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VMAX_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMAXNM    VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMAXNM_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAXNM    VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMAXNM_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAXNM    VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMAXNM_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMAXNM    VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMAXNM_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMIN      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMIN_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMIN      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMIN_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMIN      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMIN_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMIN      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMIN_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMIN      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VMIN_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMIN      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VMIN_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMINNM    VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMINNM_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMINNM    VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMINNM_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMINNM    VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMINNM_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMINNM    VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMINNM_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMLA_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMLA_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMLA_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMLA_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLA      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'size=0b00        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'size=0b00        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'size=0b01        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'size=0b10        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm            ', 'size=0b00        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm           ', 'size=0b01        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm           ', 'size=0b10        ', 'VMLA_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'size=0b00        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'size=0b00        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'size=0b01        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'size=0b10        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm            ', 'size=0b00        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm           ', 'size=0b01        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLA      VREG:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm           ', 'size=0b10        ', 'VMLA_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMLS_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMLS_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMLS_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMLS_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMLS      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'size=0b00        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'size=0b00        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'size=0b01        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'size=0b10        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm            ', 'size=0b00        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm           ', 'size=0b01        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm           ', 'size=0b10        ', 'VMLS_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'size=0b00        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'size=0b00        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'size=0b01        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'size=0b10        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm            ', 'size=0b00        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm           ', 'size=0b01        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMLS      VREG:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm           ', 'size=0b10        ', 'VMLS_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMUL_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMUL_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMUL_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMUL_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMUL      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'op=0b0 size=0b00 ', 'VMUL_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'op=0b0 size=0b01 ', 'VMUL_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'op=0b0 size=0b10 ', 'VMUL_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:P8=$Dd  VREG:P8=$Dn  VREG:P8=$Dm        ', 'op=0b1 size=0b00 ', 'VMUL_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'op=0b0 size=0b00 ', 'VMUL_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'op=0b0 size=0b01 ', 'VMUL_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'op=0b0 size=0b10 ', 'VMUL_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VMUL      VREG:OPT:P8=$Qd  VREG:P8=$Qn  VREG:P8=$Qm        ', 'op=0b1 size=0b00 ', 'VMUL_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VORN      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VORN_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VORN      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VORN_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VORR      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VORR_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VORR      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VORR_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VPADD     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPADD_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPADD     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPADD_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPADD     VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VPADD_i_A1        ', 'cond=UNCOND                                         '];
T[' VPADD     VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VPADD_i_A1        ', 'cond=UNCOND                                         '];
T[' VPADD     VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VPADD_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPMAX_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPMAX     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPMAX_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPMAX     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMAX     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VPMAX_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPMIN_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPMIN     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPMIN_f_A1        ', 'extensions=FP16 cond=UNCOND                         '];
T[' VPMIN     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VPMIN     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VPMIN_i_A1        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S64=$Dd VREG:S64=$Dn VREG:S64=$Dm       ', 'U=0b0 size=0b11  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U64=$Dd VREG:U64=$Dn VREG:U64=$Dm       ', 'U=0b1 size=0b11  ', 'VQADD_A1_D        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:S64=$Qd VREG:S64=$Qn VREG:S64=$Qm       ', 'U=0b0 size=0b11  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQADD     VREG:OPT:U64=$Qd VREG:U64=$Qn VREG:U64=$Qm       ', 'U=0b1 size=0b11  ', 'VQADD_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQDMULH   VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'size=0b01        ', 'VQDMULH_A1_D      ', 'cond=UNCOND                                         '];
T[' VQDMULH   VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'size=0b10        ', 'VQDMULH_A1_D      ', 'cond=UNCOND                                         '];
T[' VQDMULH   VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'size=0b01        ', 'VQDMULH_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQDMULH   VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'size=0b10        ', 'VQDMULH_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQRDMLAH  VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VQRDMLAH_A1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH  VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VQRDMLAH_A1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH  VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VQRDMLAH_A1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLAH  VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VQRDMLAH_A1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH  VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VQRDMLSH_A1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH  VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VQRDMLSH_A1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH  VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VQRDMLSH_A1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMLSH  VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VQRDMLSH_A1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNCOND '];
T[' VQRDMULH  VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'size=0b01        ', 'VQRDMULH_A1_D     ', 'cond=UNCOND                                         '];
T[' VQRDMULH  VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'size=0b10        ', 'VQRDMULH_A1_D     ', 'cond=UNCOND                                         '];
T[' VQRDMULH  VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'size=0b01        ', 'VQRDMULH_A1_Q     ', 'cond=UNCOND                                         '];
T[' VQRDMULH  VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'size=0b10        ', 'VQRDMULH_A1_Q     ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VQRSHL_A1_D       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQRSHL    VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VQRSHL_A1_Q       ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VQSHL_r_A1_D      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSHL     VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VQSHL_r_A1_Q      ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S64=$Dd VREG:S64=$Dn VREG:S64=$Dm       ', 'U=0b0 size=0b11  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U64=$Dd VREG:U64=$Dn VREG:U64=$Dm       ', 'U=0b1 size=0b11  ', 'VQSUB_A1_D        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:S64=$Qd VREG:S64=$Qn VREG:S64=$Qm       ', 'U=0b0 size=0b11  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VQSUB     VREG:OPT:U64=$Qd VREG:U64=$Qn VREG:U64=$Qm       ', 'U=0b1 size=0b11  ', 'VQSUB_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRECPS    VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VRECPS_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRECPS    VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VRECPS_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRECPS    VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VRECPS_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRECPS    VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VRECPS_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRHADD    VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VRHADD_A1_D       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRHADD    VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VRHADD_A1_Q       ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VRSHL_A1_D        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSHL     VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VRSHL_A1_Q        ', 'cond=UNCOND                                         '];
T[' VRSQRTS   VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VRSQRTS_A1_D      ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRSQRTS   VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VRSQRTS_A1_D      ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRSQRTS   VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VRSQRTS_A1_Q      ', 'extensions=FP16 cond=UNCOND                         '];
T[' VRSQRTS   VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VRSQRTS_A1_Q      ', 'extensions=FP16 cond=UNCOND                         '];
T[' VSHL      VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VSHL_r_A1_D       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSHL      VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VSHL_r_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VSUB_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VSUB      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VSUB_f_A1_D       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VSUB      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VSUB_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VSUB      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VSUB_f_A1_Q       ', 'extensions=FP16 cond=UNCOND                         '];
T[' VSUB      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VSUB_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VSUB_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VSUB_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I64=$Dd VREG:I64=$Dn VREG:I64=$Dm       ', 'size=0b11        ', 'VSUB_i_A1_D       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VSUB_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VSUB_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VSUB_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VSUB      VREG:OPT:I64=$Qd VREG:I64=$Qn VREG:I64=$Qm       ', 'size=0b11        ', 'VSUB_i_A1_Q       ', 'cond=UNCOND                                         '];
T[' VTST      SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dn  VREG:i8=$Dm  ', 'size=0b00        ', 'VTST_A1_D         ', 'cond=UNCOND                                         '];
T[' VTST      SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dn VREG:i16=$Dm ', 'size=0b01        ', 'VTST_A1_D         ', 'cond=UNCOND                                         '];
T[' VTST      SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dn VREG:i32=$Dm ', 'size=0b10        ', 'VTST_A1_D         ', 'cond=UNCOND                                         '];
T[' VTST      SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qn  VREG:i8=$Qm  ', 'size=0b00        ', 'VTST_A1_Q         ', 'cond=UNCOND                                         '];
T[' VTST      SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:i16=$Qm ', 'size=0b01        ', 'VTST_A1_Q         ', 'cond=UNCOND                                         '];
T[' VTST      SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm ', 'size=0b10        ', 'VTST_A1_Q         ', 'cond=UNCOND                                         '];
T[' VACLE     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACLE_VACGE_A1_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLE     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACLE_VACGE_A1_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLE     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACLE_VACGE_A1_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLE     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACLE_VACGE_A1_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLT     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACLT_VACGT_A1_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLT     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACLT_VACGT_A1_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLT     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACLT_VACGT_A1_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VACLT     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACLT_VACGT_A1_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLE      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCLE_VCGE_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCLE_VCGE_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLE      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCLE_VCGE_r_A2_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLE      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCLE_VCGE_r_A2_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLE      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCLE_VCGE_r_A2_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLE      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCLE_VCGE_r_A2_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLT      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCLT_VCGT_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCLT_VCGT_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VCLT      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCLT_VCGT_r_A2_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLT      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCLT_VCGT_r_A2_D  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLT      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCLT_VCGT_r_A2_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VCLT      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCLT_VCGT_r_A2_Q  ', 'extensions=FP16 cond=UNCOND                         '];
T[' VMOV      VREG:i64=$Dd VREG:i64=$Dm2                       ', 'NONE             ', 'VMOV_VORR_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VMOV      VREG:i64=$Qd VREG:i64=$Qm2                       ', 'NONE             ', 'VMOV_VORR_r_A1_Q  ', 'cond=UNCOND                                         '];
T[' VRSHR     VREG:i64=$Dd VREG:i64=$Dm2 IMM:u8=0              ', 'NONE             ', 'VRSHR_VORR_r_A1_D ', 'cond=UNCOND                                         '];
T[' VRSHR     VREG:i64=$Qd VREG:i64=$Qm2 IMM:u8=0              ', 'NONE             ', 'VRSHR_VORR_r_A1_Q ', 'cond=UNCOND                                         '];
T[' VSHR      VREG:i64=$Dd VREG:i64=$Dm2 IMM:u8=0              ', 'NONE             ', 'VSHR_VORR_r_A1_D  ', 'cond=UNCOND                                         '];
T[' VSHR      VREG:i64=$Qd VREG:i64=$Qm2 IMM:u8=0              ', 'NONE             ', 'VSHR_VORR_r_A1_Q  ', 'cond=UNCOND                                         '];



# simd_3same: Advanced SIMD three registers of the same length.
# T32: ig0=0b111 U:u=0bx ig1=0b11110 D:u=0bx size:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx opc:u=0bxxxx N:u=0bx Q:u=0bx M:u=0bx o1:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd_3same', 'T32');

DEF Dd  => SIMD64('Dd', 'D:Vd', 'write')  ;
DEF Dm  => SIMD64('Dm', 'M:Vm', 'read')   ;
DEF Dm2 => SIMD64('Dm', 'N:Vn', 'read')   ;
DEF Dn  => SIMD64('Dn', 'N:Vn', 'read')   ;
DEF Qd  => SIMD128('Qd', 'D:Vd', 'write') ;
DEF Qm  => SIMD128('Qm', 'M:Vm', 'read')  ;
DEF Qm2 => SIMD128('Qm', 'N:Vn', 'read')  ;
DEF Qn  => SIMD128('Qn', 'N:Vn', 'read')  ;

T[' SHA1C     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1C_T1          ', 'extensions=SHA1 cond=UNP_COND                         '];
T[' SHA1M     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1M_T1          ', 'extensions=SHA1 cond=UNP_COND                         '];
T[' SHA1P     SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA1P_T1          ', 'extensions=SHA1 cond=UNP_COND                         '];
T[' SHA1SU0   SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA1SU0_T1        ', 'extensions=SHA1 cond=UNP_COND                         '];
T[' SHA256H   SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA256H_T1        ', 'extensions=SHA256 cond=UNP_COND                       '];
T[' SHA256H2  SZ=32 REG:i32=$Qd REG:i32=$Qn REG:i32=$Qm        ', 'NONE             ', 'SHA256H2_T1       ', 'extensions=SHA256 cond=UNP_COND                       '];
T[' SHA256SU1 SZ=32 VREG:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm     ', 'NONE             ', 'SHA256SU1_T1      ', 'extensions=SHA256 cond=UNP_COND                       '];
T[' VABA      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'U=0b0 size=0b00  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'U=0b0 size=0b01  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'U=0b0 size=0b10  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'U=0b1 size=0b00  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'U=0b1 size=0b01  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'U=0b1 size=0b10  ', 'VABA_T1_D         ', 'cond=COND                                             '];
T[' VABA      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'U=0b0 size=0b00  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABA      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'U=0b0 size=0b01  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABA      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'U=0b0 size=0b10  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABA      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'U=0b1 size=0b00  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABA      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'U=0b1 size=0b01  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABA      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'U=0b1 size=0b10  ', 'VABA_T1_Q         ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VABD_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VABD      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VABD_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VABD      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VABD_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VABD      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VABD_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VABD      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VABD_i_T1_D       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VABD      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VABD_i_T1_Q       ', 'cond=COND                                             '];
T[' VACGE     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACGE_T1_D        ', 'extensions=FP16 cond=COND                             '];
T[' VACGE     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACGE_T1_D        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACGE     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACGE_T1_Q        ', 'extensions=FP16 cond=COND                             '];
T[' VACGE     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACGE_T1_Q        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACGT     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACGT_T1_D        ', 'extensions=FP16 cond=COND                             '];
T[' VACGT     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACGT_T1_D        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACGT     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACGT_T1_Q        ', 'extensions=FP16 cond=COND                             '];
T[' VACGT     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACGT_T1_Q        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VADD      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VADD_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VADD      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VADD_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VADD      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VADD_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VADD      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VADD_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VADD      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VADD_i_T1_D       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VADD_i_T1_D       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VADD_i_T1_D       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I64=$Dd VREG:I64=$Dn VREG:I64=$Dm       ', 'size=0b11        ', 'VADD_i_T1_D       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VADD_i_T1_Q       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VADD_i_T1_Q       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VADD_i_T1_Q       ', 'cond=COND                                             '];
T[' VADD      VREG:OPT:I64=$Qd VREG:I64=$Qn VREG:I64=$Qm       ', 'size=0b11        ', 'VADD_i_T1_Q       ', 'cond=COND                                             '];
T[' VAND      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VAND_r_T1_D       ', 'cond=COND                                             '];
T[' VAND      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VAND_r_T1_Q       ', 'cond=COND                                             '];
T[' VBIC      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIC_r_T1_D       ', 'cond=COND                                             '];
T[' VBIC      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIC_r_T1_Q       ', 'cond=COND                                             '];
T[' VBIF      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIF_T1_D         ', 'cond=COND                                             '];
T[' VBIF      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIF_T1_Q         ', 'cond=COND                                             '];
T[' VBIT      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBIT_T1_D         ', 'cond=COND                                             '];
T[' VBIT      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBIT_T1_Q         ', 'cond=COND                                             '];
T[' VBSL      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VBSL_T1_D         ', 'cond=COND                                             '];
T[' VBSL      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VBSL_T1_Q         ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VCEQ_r_T1_D       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VCEQ_r_T1_D       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VCEQ_r_T1_D       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VCEQ_r_T1_Q       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VCEQ_r_T1_Q       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VCEQ_r_T1_Q       ', 'cond=COND                                             '];
T[' VCEQ      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCEQ_r_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCEQ      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCEQ_r_T2_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCEQ      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCEQ_r_T2_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VCEQ      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCEQ_r_T2_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCGE      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCGE_r_T1_D       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCGE_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGE      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCGE_r_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCGE      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCGE_r_T2_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCGE      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCGE_r_T2_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VCGE      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCGE_r_T2_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCGT      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCGT_r_T1_D       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCGT_r_T1_Q       ', 'cond=COND                                             '];
T[' VCGT      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCGT_r_T2_D       ', 'extensions=FP16 cond=COND                             '];
T[' VCGT      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCGT_r_T2_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCGT      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCGT_r_T2_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VCGT      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCGT_r_T2_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VEOR      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VEOR_T1_D         ', 'cond=COND                                             '];
T[' VEOR      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VEOR_T1_Q         ', 'cond=COND                                             '];
T[' VFMA      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VFMA_T1_D         ', 'extensions=FP16 cond=COND                             '];
T[' VFMA      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VFMA_T1_D         ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VFMA      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VFMA_T1_Q         ', 'extensions=FP16 cond=COND                             '];
T[' VFMA      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VFMA_T1_Q         ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VFMS      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VFMS_T1_D         ', 'extensions=FP16 cond=COND                             '];
T[' VFMS      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VFMS_T1_D         ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VFMS      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VFMS_T1_Q         ', 'extensions=FP16 cond=COND                             '];
T[' VFMS      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VFMS_T1_Q         ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VHADD     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VHADD_T1_D        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHADD     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VHADD_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VHSUB_T1_D        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VHSUB     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VHSUB_T1_Q        ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMAX_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VMAX      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMAX_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMAX      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMAX_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VMAX      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMAX_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMAX      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VMAX_i_T1_D       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAX      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VMAX_i_T1_Q       ', 'cond=COND                                             '];
T[' VMAXNM    VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMAXNM_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMAXNM    VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMAXNM_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMAXNM    VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMAXNM_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMAXNM    VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMAXNM_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMIN      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMIN_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VMIN      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMIN_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMIN      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMIN_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VMIN      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMIN_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMIN      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VMIN_i_T1_D       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMIN      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VMIN_i_T1_Q       ', 'cond=COND                                             '];
T[' VMINNM    VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMINNM_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMINNM    VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMINNM_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMINNM    VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMINNM_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMINNM    VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMINNM_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLA      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMLA_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VMLA      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMLA_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLA      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMLA_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VMLA      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMLA_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLA      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'size=0b00        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'size=0b00        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'size=0b01        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'size=0b10        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm            ', 'size=0b00        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm           ', 'size=0b01        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm           ', 'size=0b10        ', 'VMLA_i_T1_D       ', 'cond=COND                                             '];
T[' VMLA      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'size=0b00        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'size=0b00        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'size=0b01        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'size=0b10        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm            ', 'size=0b00        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm           ', 'size=0b01        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLA      VREG:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm           ', 'size=0b10        ', 'VMLA_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm           ', 'sz=0b0           ', 'VMLS_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VMLS      VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm           ', 'sz=0b1           ', 'VMLS_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLS      VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm           ', 'sz=0b0           ', 'VMLS_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VMLS      VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm           ', 'sz=0b1           ', 'VMLS_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMLS      VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm            ', 'size=0b00        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm            ', 'size=0b00        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm           ', 'size=0b01        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm           ', 'size=0b10        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm            ', 'size=0b00        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm           ', 'size=0b01        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm           ', 'size=0b10        ', 'VMLS_i_T1_D       ', 'cond=COND                                             '];
T[' VMLS      VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm            ', 'size=0b00        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm            ', 'size=0b00        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm           ', 'size=0b01        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm           ', 'size=0b10        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm            ', 'size=0b00        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm           ', 'size=0b01        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMLS      VREG:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm           ', 'size=0b10        ', 'VMLS_i_T1_Q       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VMUL_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VMUL      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VMUL_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMUL      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VMUL_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VMUL      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VMUL_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMUL      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'op=0b0 size=0b00 ', 'VMUL_i_T1_D       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'op=0b0 size=0b01 ', 'VMUL_i_T1_D       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'op=0b0 size=0b10 ', 'VMUL_i_T1_D       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:P8=$Dd  VREG:P8=$Dn  VREG:P8=$Dm        ', 'op=0b1 size=0b00 ', 'VMUL_i_T1_D       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'op=0b0 size=0b00 ', 'VMUL_i_T1_Q       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'op=0b0 size=0b01 ', 'VMUL_i_T1_Q       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'op=0b0 size=0b10 ', 'VMUL_i_T1_Q       ', 'cond=COND                                             '];
T[' VMUL      VREG:OPT:P8=$Qd  VREG:P8=$Qn  VREG:P8=$Qm        ', 'op=0b1 size=0b00 ', 'VMUL_i_T1_Q       ', 'cond=COND                                             '];
T[' VORN      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VORN_r_T1_D       ', 'cond=COND                                             '];
T[' VORN      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VORN_r_T1_Q       ', 'cond=COND                                             '];
T[' VORR      VREG:OPT:i64=$Dd VREG:i64=$Dn VREG:i64=$Dm       ', 'NONE             ', 'VORR_r_T1_D       ', 'cond=COND                                             '];
T[' VORR      VREG:OPT:i64=$Qd VREG:i64=$Qn VREG:i64=$Qm       ', 'NONE             ', 'VORR_r_T1_Q       ', 'cond=COND                                             '];
T[' VPADD     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPADD_f_T1        ', 'extensions=FP16 cond=COND                             '];
T[' VPADD     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPADD_f_T1        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VPADD     VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VPADD_i_T1        ', 'cond=COND                                             '];
T[' VPADD     VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VPADD_i_T1        ', 'cond=COND                                             '];
T[' VPADD     VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VPADD_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPMAX_f_T1        ', 'extensions=FP16 cond=COND                             '];
T[' VPMAX     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPMAX_f_T1        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VPMAX     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMAX     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VPMAX_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VPMIN_f_T1        ', 'extensions=FP16 cond=COND                             '];
T[' VPMIN     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VPMIN_f_T1        ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VPMIN     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VPMIN     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VPMIN_i_T1        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S64=$Dd VREG:S64=$Dn VREG:S64=$Dm       ', 'U=0b0 size=0b11  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U64=$Dd VREG:U64=$Dn VREG:U64=$Dm       ', 'U=0b1 size=0b11  ', 'VQADD_T1_D        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:S64=$Qd VREG:S64=$Qn VREG:S64=$Qm       ', 'U=0b0 size=0b11  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQADD     VREG:OPT:U64=$Qd VREG:U64=$Qn VREG:U64=$Qm       ', 'U=0b1 size=0b11  ', 'VQADD_T1_Q        ', 'cond=COND                                             '];
T[' VQDMULH   VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'size=0b01        ', 'VQDMULH_T1_D      ', 'cond=COND                                             '];
T[' VQDMULH   VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'size=0b10        ', 'VQDMULH_T1_D      ', 'cond=COND                                             '];
T[' VQDMULH   VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'size=0b01        ', 'VQDMULH_T1_Q      ', 'cond=COND                                             '];
T[' VQDMULH   VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'size=0b10        ', 'VQDMULH_T1_Q      ', 'cond=COND                                             '];
T[' VQRDMLAH  VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VQRDMLAH_T1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH  VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VQRDMLAH_T1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH  VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VQRDMLAH_T1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLAH  VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VQRDMLAH_T1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH  VREG:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm           ', 'size=0b01        ', 'VQRDMLSH_T1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH  VREG:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm           ', 'size=0b10        ', 'VQRDMLSH_T1_D     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH  VREG:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm           ', 'size=0b01        ', 'VQRDMLSH_T1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMLSH  VREG:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm           ', 'size=0b10        ', 'VQRDMLSH_T1_Q     ', 'arch_variant=ARMv8v1 extensions=QRDMLAH cond=UNP_COND '];
T[' VQRDMULH  VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'size=0b01        ', 'VQRDMULH_T1_D     ', 'cond=COND                                             '];
T[' VQRDMULH  VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'size=0b10        ', 'VQRDMULH_T1_D     ', 'cond=COND                                             '];
T[' VQRDMULH  VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'size=0b01        ', 'VQRDMULH_T1_Q     ', 'cond=COND                                             '];
T[' VQRDMULH  VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'size=0b10        ', 'VQRDMULH_T1_Q     ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VQRSHL_T1_D       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQRSHL    VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VQRSHL_T1_Q       ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VQSHL_r_T1_D      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSHL     VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VQSHL_r_T1_Q      ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S64=$Dd VREG:S64=$Dn VREG:S64=$Dm       ', 'U=0b0 size=0b11  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U64=$Dd VREG:U64=$Dn VREG:U64=$Dm       ', 'U=0b1 size=0b11  ', 'VQSUB_T1_D        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:S64=$Qd VREG:S64=$Qn VREG:S64=$Qm       ', 'U=0b0 size=0b11  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VQSUB     VREG:OPT:U64=$Qd VREG:U64=$Qn VREG:U64=$Qm       ', 'U=0b1 size=0b11  ', 'VQSUB_T1_Q        ', 'cond=COND                                             '];
T[' VRECPS    VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VRECPS_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VRECPS    VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VRECPS_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VRECPS    VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VRECPS_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VRECPS    VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VRECPS_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VRHADD    VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VRHADD_T1_D       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRHADD    VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VRHADD_T1_Q       ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VRSHL_T1_D        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSHL     VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VRSHL_T1_Q        ', 'cond=COND                                             '];
T[' VRSQRTS   VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VRSQRTS_T1_D      ', 'extensions=FP16 cond=COND                             '];
T[' VRSQRTS   VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VRSQRTS_T1_D      ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VRSQRTS   VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VRSQRTS_T1_Q      ', 'extensions=FP16 cond=COND                             '];
T[' VRSQRTS   VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VRSQRTS_T1_Q      ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VSHL      VREG:OPT:S8=$Dd  VREG:S8=$Dm  VREG:S8=$Dn        ', 'U=0b0 size=0b00  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S16=$Dd VREG:S16=$Dm VREG:S16=$Dn       ', 'U=0b0 size=0b01  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S32=$Dd VREG:S32=$Dm VREG:S32=$Dn       ', 'U=0b0 size=0b10  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S64=$Dd VREG:S64=$Dm VREG:S64=$Dn       ', 'U=0b0 size=0b11  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U8=$Dd  VREG:U8=$Dm  VREG:U8=$Dn        ', 'U=0b1 size=0b00  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U16=$Dd VREG:U16=$Dm VREG:U16=$Dn       ', 'U=0b1 size=0b01  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U32=$Dd VREG:U32=$Dm VREG:U32=$Dn       ', 'U=0b1 size=0b10  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U64=$Dd VREG:U64=$Dm VREG:U64=$Dn       ', 'U=0b1 size=0b11  ', 'VSHL_r_T1_D       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S8=$Qd  VREG:S8=$Qm  VREG:S8=$Qn        ', 'U=0b0 size=0b00  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S16=$Qd VREG:S16=$Qm VREG:S16=$Qn       ', 'U=0b0 size=0b01  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S32=$Qd VREG:S32=$Qm VREG:S32=$Qn       ', 'U=0b0 size=0b10  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:S64=$Qd VREG:S64=$Qm VREG:S64=$Qn       ', 'U=0b0 size=0b11  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U8=$Qd  VREG:U8=$Qm  VREG:U8=$Qn        ', 'U=0b1 size=0b00  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U16=$Qd VREG:U16=$Qm VREG:U16=$Qn       ', 'U=0b1 size=0b01  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U32=$Qd VREG:U32=$Qm VREG:U32=$Qn       ', 'U=0b1 size=0b10  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSHL      VREG:OPT:U64=$Qd VREG:U64=$Qm VREG:U64=$Qn       ', 'U=0b1 size=0b11  ', 'VSHL_r_T1_Q       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VSUB_f_T1_D       ', 'extensions=FP16 cond=COND                             '];
T[' VSUB      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VSUB_f_T1_D       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VSUB      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VSUB_f_T1_Q       ', 'extensions=FP16 cond=COND                             '];
T[' VSUB      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VSUB_f_T1_Q       ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VSUB      VREG:OPT:I8=$Dd  VREG:I8=$Dn  VREG:I8=$Dm        ', 'size=0b00        ', 'VSUB_i_T1_D       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I16=$Dd VREG:I16=$Dn VREG:I16=$Dm       ', 'size=0b01        ', 'VSUB_i_T1_D       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I32=$Dd VREG:I32=$Dn VREG:I32=$Dm       ', 'size=0b10        ', 'VSUB_i_T1_D       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I64=$Dd VREG:I64=$Dn VREG:I64=$Dm       ', 'size=0b11        ', 'VSUB_i_T1_D       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I8=$Qd  VREG:I8=$Qn  VREG:I8=$Qm        ', 'size=0b00        ', 'VSUB_i_T1_Q       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I16=$Qd VREG:I16=$Qn VREG:I16=$Qm       ', 'size=0b01        ', 'VSUB_i_T1_Q       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I32=$Qd VREG:I32=$Qn VREG:I32=$Qm       ', 'size=0b10        ', 'VSUB_i_T1_Q       ', 'cond=COND                                             '];
T[' VSUB      VREG:OPT:I64=$Qd VREG:I64=$Qn VREG:I64=$Qm       ', 'size=0b11        ', 'VSUB_i_T1_Q       ', 'cond=COND                                             '];
T[' VTST      SZ=8  VREG:OPT:i8=$Dd  VREG:i8=$Dn  VREG:i8=$Dm  ', 'size=0b00        ', 'VTST_T1_D         ', 'cond=COND                                             '];
T[' VTST      SZ=16 VREG:OPT:i16=$Dd VREG:i16=$Dn VREG:i16=$Dm ', 'size=0b01        ', 'VTST_T1_D         ', 'cond=COND                                             '];
T[' VTST      SZ=32 VREG:OPT:i32=$Dd VREG:i32=$Dn VREG:i32=$Dm ', 'size=0b10        ', 'VTST_T1_D         ', 'cond=COND                                             '];
T[' VTST      SZ=8  VREG:OPT:i8=$Qd  VREG:i8=$Qn  VREG:i8=$Qm  ', 'size=0b00        ', 'VTST_T1_Q         ', 'cond=COND                                             '];
T[' VTST      SZ=16 VREG:OPT:i16=$Qd VREG:i16=$Qn VREG:i16=$Qm ', 'size=0b01        ', 'VTST_T1_Q         ', 'cond=COND                                             '];
T[' VTST      SZ=32 VREG:OPT:i32=$Qd VREG:i32=$Qn VREG:i32=$Qm ', 'size=0b10        ', 'VTST_T1_Q         ', 'cond=COND                                             '];
T[' VACLE     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACLE_VACGE_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VACLE     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACLE_VACGE_T1_D  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACLE     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACLE_VACGE_T1_Q  ', 'extensions=FP16 cond=COND                             '];
T[' VACLE     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACLE_VACGE_T1_Q  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACLT     VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VACLT_VACGT_T1_D  ', 'extensions=FP16 cond=COND                             '];
T[' VACLT     VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VACLT_VACGT_T1_D  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VACLT     VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VACLT_VACGT_T1_Q  ', 'extensions=FP16 cond=COND                             '];
T[' VACLT     VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VACLT_VACGT_T1_Q  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCLE      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCLE_VCGE_r_T1_D  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCLE_VCGE_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLE      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCLE_VCGE_r_T2_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCLE      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCLE_VCGE_r_T2_D  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCLE      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCLE_VCGE_r_T2_Q  ', 'extensions=FP16 cond=COND                             '];
T[' VCLE      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCLE_VCGE_r_T2_Q  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCLT      VREG:OPT:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm        ', 'U=0b0 size=0b00  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:S16=$Dd VREG:S16=$Dn VREG:S16=$Dm       ', 'U=0b0 size=0b01  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:S32=$Dd VREG:S32=$Dn VREG:S32=$Dm       ', 'U=0b0 size=0b10  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm        ', 'U=0b1 size=0b00  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U16=$Dd VREG:U16=$Dn VREG:U16=$Dm       ', 'U=0b1 size=0b01  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U32=$Dd VREG:U32=$Dn VREG:U32=$Dm       ', 'U=0b1 size=0b10  ', 'VCLT_VCGT_r_T1_D  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm        ', 'U=0b0 size=0b00  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:S16=$Qd VREG:S16=$Qn VREG:S16=$Qm       ', 'U=0b0 size=0b01  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:S32=$Qd VREG:S32=$Qn VREG:S32=$Qm       ', 'U=0b0 size=0b10  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm        ', 'U=0b1 size=0b00  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U16=$Qd VREG:U16=$Qn VREG:U16=$Qm       ', 'U=0b1 size=0b01  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:U32=$Qd VREG:U32=$Qn VREG:U32=$Qm       ', 'U=0b1 size=0b10  ', 'VCLT_VCGT_r_T1_Q  ', 'cond=COND                                             '];
T[' VCLT      VREG:OPT:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm       ', 'sz=0b0           ', 'VCLT_VCGT_r_T2_D  ', 'extensions=FP16 cond=COND                             '];
T[' VCLT      VREG:OPT:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm       ', 'sz=0b1           ', 'VCLT_VCGT_r_T2_D  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VCLT      VREG:OPT:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm       ', 'sz=0b0           ', 'VCLT_VCGT_r_T2_Q  ', 'extensions=FP16 cond=COND                             '];
T[' VCLT      VREG:OPT:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm       ', 'sz=0b1           ', 'VCLT_VCGT_r_T2_Q  ', 'extensions=FP16 cond=UNP_COND                         '];
T[' VMOV      VREG:i64=$Dd VREG:i64=$Dm2                       ', 'NONE             ', 'VMOV_VORR_r_T1_D  ', 'cond=COND                                             '];
T[' VMOV      VREG:i64=$Qd VREG:i64=$Qm2                       ', 'NONE             ', 'VMOV_VORR_r_T1_Q  ', 'cond=COND                                             '];
T[' VRSHR     VREG:i64=$Dd VREG:i64=$Dm2 IMM:u8=0              ', 'NONE             ', 'VRSHR_VORR_r_T1_D ', 'cond=COND                                             '];
T[' VRSHR     VREG:i64=$Qd VREG:i64=$Qm2 IMM:u8=0              ', 'NONE             ', 'VRSHR_VORR_r_T1_Q ', 'cond=COND                                             '];
T[' VSHR      VREG:i64=$Dd VREG:i64=$Dm2 IMM:u8=0              ', 'NONE             ', 'VSHR_VORR_r_T1_D  ', 'cond=COND                                             '];
T[' VSHR      VREG:i64=$Qd VREG:i64=$Qm2 IMM:u8=0              ', 'NONE             ', 'VSHR_VORR_r_T1_Q  ', 'cond=COND                                             '];



# simd3reg_sameext: Advanced SIMD three registers of the same length extension.
# A32: ig0=0b1111110 op1:u=0bxx D:u=0bx op2:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b1 op3:u=0bx ig2=0b0 op4:u=0bx N:u=0bx Q:u=0bx M:u=0bx U:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd3reg_sameext', 'A32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')             ;
DEF Dm      => SIMD64('Dm', 'M:Vm', 'read')              ;
DEF Dn      => SIMD64('Dn', 'N:Vn', 'read')              ;
DEF Qd      => SIMD128('Qd', 'D:Vd', 'write')            ;
DEF Qm      => SIMD128('Qm', 'M:Vm', 'read')             ;
DEF Qn      => SIMD128('Qn', 'N:Vn', 'read')             ;
DEF Sm      => SIMD32('Sm', 'Vm:M', 'read')              ;
DEF Sn      => SIMD32('Sn', 'Vn:N', 'read')              ;
DEF rotate  => IMM('rotate', 'rot', table => 'tbl_imm2') ;
DEF rotate2 => IMM('rotate', 'rot', table => 'tbl_imm1') ;

T[' VCADD   VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm IMM:i64=$rotate   ', 'S=0b0 ', 'VCADD_A1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCADD   VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm IMM:i64=$rotate   ', 'S=0b1 ', 'VCADD_A1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCADD   VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm IMM:i128=$rotate  ', 'S=0b0 ', 'VCADD_A1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCADD   VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm IMM:i128=$rotate  ', 'S=0b1 ', 'VCADD_A1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA   VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm IMM:i64=$rotate2  ', 'S=0b0 ', 'VCMLA_A1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA   VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm IMM:i64=$rotate2  ', 'S=0b1 ', 'VCMLA_A1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA   VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm IMM:i128=$rotate2 ', 'S=0b0 ', 'VCMLA_A1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VCMLA   VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm IMM:i128=$rotate2 ', 'S=0b1 ', 'VCMLA_A1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNCOND              '];
T[' VDOT    VREG:BF16=$Dd VREG:BF16=$Dn VREG:BF16=$Dm                ', 'NONE  ', 'VDOT_A1_D    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VDOT    VREG:BF16=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                ', 'NONE  ', 'VDOT_A1_Q    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAB   VREG:f32=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                 ', 'Q=0b0 ', 'VFMA_bf_A1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAT   VREG:f32=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                 ', 'Q=0b1 ', 'VFMA_bf_A1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VFMAL   VREG:f32=$Dd VREG:F16=$Sn VREG:F16=$Sm                   ', 'NONE  ', 'VFMAL_A1_D   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMAL   VREG:f32=$Qd VREG:F16=$Dn VREG:F16=$Dm                   ', 'NONE  ', 'VFMAL_A1_Q   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMSL   VREG:f32=$Dd VREG:F16=$Sn VREG:F16=$Sm                   ', 'NONE  ', 'VFMSL_A1_D   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VFMSL   VREG:f32=$Qd VREG:F16=$Dn VREG:F16=$Dm                   ', 'NONE  ', 'VFMSL_A1_Q   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNCOND '];
T[' VMMLA   REG:BF16=$Qd REG:BF16=$Qn REG:BF16=$Qm                   ', 'NONE  ', 'VMMLA_A1_Q   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNCOND                    '];
T[' VSDOT   VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm                    ', 'NONE  ', 'VSDOT_A1_D   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VSDOT   VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm                    ', 'NONE  ', 'VSDOT_A1_Q   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VSMMLA  REG:S8=$Qd  REG:S8=$Qn  REG:S8=$Qm                       ', 'NONE  ', 'VSMMLA_A1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUDOT   VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm                    ', 'NONE  ', 'VUDOT_A1_D   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VUDOT   VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm                    ', 'NONE  ', 'VUDOT_A1_Q   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNCOND                    '];
T[' VUMMLA  REG:U8=$Qd  REG:U8=$Qn  REG:U8=$Qm                       ', 'NONE  ', 'VUMMLA_A1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUSDOT  VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm                    ', 'NONE  ', 'VUSDOT_A1_D  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUSDOT  VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm                    ', 'NONE  ', 'VUSDOT_A1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];
T[' VUSMMLA REG:S8=$Qd  REG:S8=$Qn  REG:S8=$Qm                       ', 'NONE  ', 'VUSMMLA_A1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNCOND              '];



# simd_3sameext: Advanced SIMD three registers of the same length extension.
# T32: ig0=0b1111110 op1:u=0bxx D:u=0bx op2:u=0bxx Vn:u=0bxxxx Vd:u=0bxxxx ig1=0b1 op3:u=0bx ig2=0b0 op4:u=0bx N:u=0bx Q:u=0bx M:u=0bx U:u=0bx Vm:u=0bxxxx
HINT('ICLASS', 'simd_3sameext', 'T32');

DEF Dd      => SIMD64('Dd', 'D:Vd', 'write')             ;
DEF Dm      => SIMD64('Dm', 'M:Vm', 'read')              ;
DEF Dn      => SIMD64('Dn', 'N:Vn', 'read')              ;
DEF Qd      => SIMD128('Qd', 'D:Vd', 'write')            ;
DEF Qm      => SIMD128('Qm', 'M:Vm', 'read')             ;
DEF Qn      => SIMD128('Qn', 'N:Vn', 'read')             ;
DEF Sm      => SIMD32('Sm', 'Vm:M', 'read')              ;
DEF Sn      => SIMD32('Sn', 'Vn:N', 'read')              ;
DEF rotate  => IMM('rotate', 'rot', table => 'tbl_imm2') ;
DEF rotate2 => IMM('rotate', 'rot', table => 'tbl_imm1') ;

T[' VCADD   VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm IMM:i64=$rotate   ', 'S=0b0 ', 'VCADD_T1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCADD   VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm IMM:i64=$rotate   ', 'S=0b1 ', 'VCADD_T1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCADD   VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm IMM:i128=$rotate  ', 'S=0b0 ', 'VCADD_T1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCADD   VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm IMM:i128=$rotate  ', 'S=0b1 ', 'VCADD_T1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA   VREG:F16=$Dd VREG:F16=$Dn VREG:F16=$Dm IMM:i64=$rotate2  ', 'S=0b0 ', 'VCMLA_T1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA   VREG:F32=$Dd VREG:F32=$Dn VREG:F32=$Dm IMM:i64=$rotate2  ', 'S=0b1 ', 'VCMLA_T1_D   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA   VREG:F16=$Qd VREG:F16=$Qn VREG:F16=$Qm IMM:i128=$rotate2 ', 'S=0b0 ', 'VCMLA_T1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VCMLA   VREG:F32=$Qd VREG:F32=$Qn VREG:F32=$Qm IMM:i128=$rotate2 ', 'S=0b1 ', 'VCMLA_T1_Q   ', 'arch_variant=ARMv8v3 extensions=FCADD|FP16 cond=UNP_COND              '];
T[' VDOT    VREG:BF16=$Dd VREG:BF16=$Dn VREG:BF16=$Dm                ', 'NONE  ', 'VDOT_T1_D    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VDOT    VREG:BF16=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                ', 'NONE  ', 'VDOT_T1_Q    ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAB   VREG:f32=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                 ', 'Q=0b0 ', 'VFMA_bf_T1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAT   VREG:f32=$Qd VREG:BF16=$Qn VREG:BF16=$Qm                 ', 'Q=0b1 ', 'VFMA_bf_T1_Q ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VFMAL   VREG:f32=$Dd VREG:F16=$Sn VREG:F16=$Sm                   ', 'NONE  ', 'VFMAL_T1_D   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMAL   VREG:f32=$Qd VREG:F16=$Dn VREG:F16=$Dm                   ', 'NONE  ', 'VFMAL_T1_Q   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMSL   VREG:f32=$Dd VREG:F16=$Sn VREG:F16=$Sm                   ', 'NONE  ', 'VFMSL_T1_D   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VFMSL   VREG:f32=$Qd VREG:F16=$Dn VREG:F16=$Dm                   ', 'NONE  ', 'VFMSL_T1_Q   ', 'arch_variant=ARMv8v2 extensions=FP16MULNOROUNDINGTOFP32 cond=UNP_COND '];
T[' VMMLA   REG:BF16=$Qd REG:BF16=$Qn REG:BF16=$Qm                   ', 'NONE  ', 'VMMLA_T1_Q   ', 'arch_variant=ARMv8v6 extensions=BF16 cond=UNP_COND                    '];
T[' VSDOT   VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm                    ', 'NONE  ', 'VSDOT_T1_D   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VSDOT   VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm                    ', 'NONE  ', 'VSDOT_T1_Q   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VSMMLA  REG:S8=$Qd  REG:S8=$Qn  REG:S8=$Qm                       ', 'NONE  ', 'VSMMLA_T1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUDOT   VREG:U8=$Dd  VREG:U8=$Dn  VREG:U8=$Dm                    ', 'NONE  ', 'VUDOT_T1_D   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VUDOT   VREG:U8=$Qd  VREG:U8=$Qn  VREG:U8=$Qm                    ', 'NONE  ', 'VUDOT_T1_Q   ', 'arch_variant=ARMv8v2 extensions=DOTP cond=UNP_COND                    '];
T[' VUMMLA  REG:U8=$Qd  REG:U8=$Qn  REG:U8=$Qm                       ', 'NONE  ', 'VUMMLA_T1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUSDOT  VREG:S8=$Dd  VREG:S8=$Dn  VREG:S8=$Dm                    ', 'NONE  ', 'VUSDOT_T1_D  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUSDOT  VREG:S8=$Qd  VREG:S8=$Qn  VREG:S8=$Qm                    ', 'NONE  ', 'VUSDOT_T1_Q  ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];
T[' VUSMMLA REG:S8=$Qd  REG:S8=$Qn  REG:S8=$Qm                       ', 'NONE  ', 'VUSMMLA_T1_Q ', 'arch_variant=ARMv8v6 extensions=INT8MATMUL cond=UNP_COND              '];



# simd3reg_tbl: Advanced SIMD table permute.
# A32: ig0=0b111100111 D:u=0bx ig1=0b11 Vn:u=0bxxxx Vd:u=0bxxxx ig2=0b10 len:u=0bxx N:u=0bx op:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd3reg_tbl', 'A32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;

T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=1 INC=1} VREG:i8=$Dm  ', 'len=0b00 ', 'VTBL_A1 ', 'cond=UNCOND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=2 INC=1} VREG:i8=$Dm  ', 'len=0b01 ', 'VTBL_A1 ', 'cond=UNCOND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=3 INC=1} VREG:i8=$Dm  ', 'len=0b10 ', 'VTBL_A1 ', 'cond=UNCOND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=4 INC=1} VREG:i8=$Dm  ', 'len=0b11 ', 'VTBL_A1 ', 'cond=UNCOND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=1 INC=1} VREG:i8=$Dm  ', 'len=0b00 ', 'VTBX_A1 ', 'cond=UNCOND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=2 INC=1} VREG:i8=$Dm  ', 'len=0b01 ', 'VTBX_A1 ', 'cond=UNCOND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=3 INC=1} VREG:i8=$Dm  ', 'len=0b10 ', 'VTBX_A1 ', 'cond=UNCOND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=4 INC=1} VREG:i8=$Dm  ', 'len=0b11 ', 'VTBX_A1 ', 'cond=UNCOND '];



# simd_tbl: Advanced SIMD table permute.
# T32: ig0=0b111111111 D:u=0bx ig1=0b11 Vn:u=0bxxxx Vd:u=0bxxxx ig2=0b10 len:u=0bxx N:u=0bx op:u=0bx M:u=0bx ig3=0b0 Vm:u=0bxxxx
HINT('ICLASS', 'simd_tbl', 'T32');

DEF Dd => SIMD64('Dd', 'D:Vd', 'write') ;
DEF Dm => SIMD64('Dm', 'M:Vm', 'read')  ;
DEF Dn => SIMD64('Dn', 'N:Vn', 'read')  ;

T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=1 INC=1} VREG:i8=$Dm  ', 'len=0b00 ', 'VTBL_T1 ', 'cond=COND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=2 INC=1} VREG:i8=$Dm  ', 'len=0b01 ', 'VTBL_T1 ', 'cond=COND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=3 INC=1} VREG:i8=$Dm  ', 'len=0b10 ', 'VTBL_T1 ', 'cond=COND '];
T[' VTBL SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=4 INC=1} VREG:i8=$Dm  ', 'len=0b11 ', 'VTBL_T1 ', 'cond=COND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=1 INC=1} VREG:i8=$Dm  ', 'len=0b00 ', 'VTBX_T1 ', 'cond=COND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=2 INC=1} VREG:i8=$Dm  ', 'len=0b01 ', 'VTBX_T1 ', 'cond=COND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=3 INC=1} VREG:i8=$Dm  ', 'len=0b10 ', 'VTBX_T1 ', 'cond=COND '];
T[' VTBX SZ=8  VREG:i8=$Dd  VLIST={VBASE:i8=$Dn COUNT=4 INC=1} VREG:i8=$Dm  ', 'len=0b11 ', 'VTBX_T1 ', 'cond=COND '];



1;

