Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Sun Nov 13 18:09:17 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.8.4-200.fc24.x86_64) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sun Nov 13 18:09:28 2016
viaInitial ends at Sun Nov 13 18:09:28 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_netlist_CG.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.301M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=265.3M) ***
Set top cell to eth_core.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.05min, fe_mem=265.4M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 123 modules.
** info: there are 28618 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 277.371M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 473 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_netlist_CG.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_netlist_CG.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=285.8M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=286.9M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=28618 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=29240 #term=89376 #term/net=3.06, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 28618 single + 0 double + 0 multi
Total standard cell length = 40.0879 (mm), area = 0.0990 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 105494 (99017 um^2) / alloc_area 175808 (165013 um^2).
Pin Density = 0.847.
            = total # of pins 89376 / total Instance area 105494.
Iteration  1: Total net bbox = 2.076e+05 (2.08e+05 0.00e+00)
              Est.  stn bbox = 2.395e+05 (2.39e+05 0.00e+00)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 290.5M
Iteration  2: Total net bbox = 3.292e+05 (8.42e+04 2.45e+05)
              Est.  stn bbox = 3.866e+05 (1.11e+05 2.76e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 290.5M
Iteration  3: Total net bbox = 3.274e+05 (1.95e+05 1.32e+05)
              Est.  stn bbox = 4.003e+05 (2.42e+05 1.58e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 290.5M
Iteration  4: Total net bbox = 3.480e+05 (1.83e+05 1.65e+05)
              Est.  stn bbox = 4.293e+05 (2.29e+05 2.01e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 290.5M
Iteration  5: Total net bbox = 3.583e+05 (2.01e+05 1.58e+05)
              Est.  stn bbox = 4.428e+05 (2.51e+05 1.92e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 290.5M
Iteration  6: Total net bbox = 4.375e+05 (2.14e+05 2.24e+05)
              Est.  stn bbox = 5.345e+05 (2.65e+05 2.69e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 290.5M
Iteration  7: Total net bbox = 4.797e+05 (2.48e+05 2.31e+05)
              Est.  stn bbox = 5.829e+05 (3.06e+05 2.77e+05)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 290.5M
Iteration  8: Total net bbox = 5.141e+05 (2.51e+05 2.63e+05)
              Est.  stn bbox = 6.215e+05 (3.08e+05 3.14e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 290.5M
Iteration  9: Total net bbox = 5.280e+05 (2.64e+05 2.63e+05)
              Est.  stn bbox = 6.363e+05 (3.23e+05 3.14e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 292.0M
Iteration 10: Total net bbox = 5.533e+05 (2.64e+05 2.89e+05)
              Est.  stn bbox = 6.637e+05 (3.23e+05 3.41e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 292.0M
Iteration 11: Total net bbox = 5.640e+05 (2.74e+05 2.90e+05)
              Est.  stn bbox = 6.752e+05 (3.33e+05 3.42e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 292.4M
Iteration 12: Total net bbox = 5.748e+05 (2.75e+05 3.00e+05)
              Est.  stn bbox = 6.864e+05 (3.34e+05 3.53e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 292.6M
Iteration 13: Total net bbox = 5.872e+05 (2.87e+05 3.00e+05)
              Est.  stn bbox = 6.992e+05 (3.46e+05 3.53e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 293.0M
Iteration 14: Total net bbox = 6.172e+05 (2.94e+05 3.24e+05)
              Est.  stn bbox = 7.309e+05 (3.53e+05 3.77e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 294.6M
Iteration 15: Total net bbox = 6.189e+05 (2.93e+05 3.26e+05)
              Est.  stn bbox = 7.323e+05 (3.53e+05 3.79e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 296.1M
Iteration 16: Total net bbox = 6.409e+05 (3.10e+05 3.30e+05)
              Est.  stn bbox = 7.548e+05 (3.71e+05 3.84e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 296.1M
*** cost = 6.409e+05 (3.10e+05 3.30e+05) (cpu for global=0:00:15.9) real=0:00:16.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:02.0
move report: preRPlace moves 6660 insts, mean move: 0.66 um, max move: 4.37 um
	max move on inst (tx_core/axi_slave/burst_addr_d_reg[15]): (378.86, 346.18) --> (380.76, 343.71)
Placement tweakage begins.
wire length = 6.416e+05 = 3.106e+05 H + 3.310e+05 V
wire length = 6.130e+05 = 2.910e+05 H + 3.220e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 16779 insts, mean move: 4.19 um, max move: 64.79 um
	max move on inst (tx_core/axi_master/U2938): (379.62, 314.07) --> (387.60, 257.26)
move report: rPlace moves 5004 insts, mean move: 0.43 um, max move: 8.36 um
	max move on inst (U1921): (398.81, 383.23) --> (404.70, 385.70)
move report: overall moves 19134 insts, mean move: 3.78 um, max move: 64.79 um
	max move on inst (tx_core/axi_master/U2938): (379.62, 314.07) --> (387.60, 257.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.79 um
  inst (tx_core/axi_master/U2938) with max move: (379.62, 314.07) -> (387.6, 257.26)
  mean    (X+Y) =         3.78 um
Total instances flipped for legalization: 4738
Total instances moved : 19134
*** cpu=0:00:02.3   mem=303.0M  mem(used)=10.5M***
Total net length = 6.146e+05 (2.915e+05 3.232e+05) (ext = 4.824e+04)
*** End of Placement (cpu=0:00:18.3, real=0:00:19.0, mem=303.0M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 11.4 % ( 33 / 289 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Sun Nov 13 18:09:49 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.4-200.fc24.x86_64 x86_64 3.66Ghz)

Begin option processing ...
(from .sroute_27871.conf) srouteConnectPowerBump set to false
(from .sroute_27871.conf) routeSpecial set to true
(from .sroute_27871.conf) srouteConnectBlockPin set to false
(from .sroute_27871.conf) srouteFollowCorePinEnd set to 3
(from .sroute_27871.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_27871.conf) sroutePadPinAllPorts set to true
(from .sroute_27871.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 502.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 25 used
Read in 28618 components
  28618 core components: 0 unplaced, 28618 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 58444 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 330
  Number of Followpin connections: 165
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Sun Nov 13 18:09:49 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Nov 13 18:09:49 2016

sroute post-processing starts at Sun Nov 13 18:09:49 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Nov 13 18:09:49 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 11.46 megs
sroute: Total Peak Memory used = 314.42 megs
<CMD> trialRoute
*** Starting trialRoute (mem=314.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (895075 890440)
coreBox:    (40280 40280) (855075 850440)
Number of multi-gpin terms=1234, multi-gpins=3416, moved blk term=0/0

Phase 1a route (0:00:00.2 316.2M):
Est net length = 6.933e+05um = 3.337e+05H + 3.596e+05V
Usage: (18.6%H 20.2%V) = (3.662e+05um 5.539e+05um) = (378557 225295)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 317.5M):
Usage: (18.5%H 20.2%V) = (3.656e+05um 5.539e+05um) = (377981 225293)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 317.5M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.538e+05um) = (377338 225263)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 317.5M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.538e+05um) = (377338 225263)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 318.3M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.538e+05um) = (377338 225263)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.5%H 20.2%V) = (3.650e+05um 5.538e+05um) = (377338 225263)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.00%
  2:	0	 0.00%	6	 0.01%
  3:	0	 0.00%	47	 0.06%
  4:	0	 0.00%	938	 1.13%
  5:	0	 0.00%	1895	 2.27%
  6:	0	 0.00%	3175	 3.81%
  7:	2	 0.00%	5673	 6.81%
  8:	7	 0.01%	7794	 9.35%
  9:	26	 0.03%	10458	12.55%
 10:	54	 0.06%	11976	14.37%
 11:	137	 0.16%	11619	13.94%
 12:	2088	 2.51%	11307	13.57%
 13:	3372	 4.05%	8157	 9.79%
 14:	1125	 1.35%	4316	 5.18%
 15:	3213	 3.86%	2746	 3.30%
 16:	2709	 3.25%	1451	 1.74%
 17:	4599	 5.52%	27	 0.03%
 18:	7610	 9.13%	0	 0.00%
 19:	8143	 9.77%	0	 0.00%
 20:	50243	60.30%	1740	 2.09%

Global route (cpu=0.5s real=1.0s 317.0M)
Phase 1l route (0:00:00.6 319.0M):


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 20.8%V) = (3.718e+05um 5.717e+05um) = (384162 232533)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.00%
  1:	0	 0.00%	9	 0.01%
  2:	0	 0.00%	33	 0.04%
  3:	0	 0.00%	200	 0.24%
  4:	0	 0.00%	1165	 1.40%
  5:	0	 0.00%	2277	 2.73%
  6:	0	 0.00%	3495	 4.19%
  7:	4	 0.00%	5800	 6.96%
  8:	7	 0.01%	7669	 9.20%
  9:	34	 0.04%	10173	12.21%
 10:	70	 0.08%	11645	13.97%
 11:	173	 0.21%	11506	13.81%
 12:	2119	 2.54%	11108	13.33%
 13:	3434	 4.12%	8042	 9.65%
 14:	1233	 1.48%	4275	 5.13%
 15:	3276	 3.93%	2724	 3.27%
 16:	2860	 3.43%	1438	 1.73%
 17:	4823	 5.79%	27	 0.03%
 18:	7668	 9.20%	0	 0.00%
 19:	8237	 9.89%	0	 0.00%
 20:	49390	59.27%	1740	 2.09%



*** Completed Phase 1 route (0:00:01.3 318.4M) ***


Total length: 7.220e+05um, number of vias: 186428
M1(H) length: 5.509e+03um, number of vias: 87817
M2(V) length: 2.313e+05um, number of vias: 82896
M3(H) length: 3.084e+05um, number of vias: 12649
M4(V) length: 1.216e+05um, number of vias: 1645
M5(H) length: 2.428e+04um, number of vias: 1129
M6(V) length: 3.080e+04um, number of vias: 142
M7(H) length: 3.264e+01um, number of vias: 78
M8(V) length: 6.381e+01um, number of vias: 50
M9(H) length: 1.827e+01um, number of vias: 22
M10(V) length: 2.418e+01um
*** Completed Phase 2 route (0:00:00.9 327.6M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=327.6M) ***
Peak Memory Usage was 323.0M 
*** Finished trialRoute (cpu=0:00:02.4 mem=327.6M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=28618 and nets=31330 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 327.562M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 341.1M, InitMEM = 341.1M)
Number of Loop : 2
Start delay calculation (mem=341.094M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=346.566M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:03.0  mem= 346.6M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 347.7M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=337.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=337.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.579  |
|           TNS (ns):|-763.798 |
|    Violating Paths:|   986   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6622 (6622)    |   -0.115   |   6660 (6660)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.006%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 347.7M **
*** Starting optimizing excluded clock nets MEM= 347.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 347.7M) ***
*info: Start fixing DRV (Mem = 347.75M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (347.8M)
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=347.8M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600055
Start fixing design rules ... (0:00:00.2 350.9M)
Done fixing design rule (0:00:01.2 354.7M)

Summary:
33 buffers added on 32 nets (with 61 drivers resized)

Density after buffering = 0.600323
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 11.4 % ( 33 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 62 insts, mean move: 0.40 um, max move: 0.76 um
	max move on inst (tx_core/dma_reg_tx/FE_OFC23_n1682): (373.16, 47.31) --> (373.92, 47.31)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 62 insts, mean move: 0.40 um, max move: 0.76 um
	max move on inst (tx_core/dma_reg_tx/FE_OFC23_n1682): (373.16, 47.31) --> (373.92, 47.31)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (tx_core/dma_reg_tx/FE_OFC23_n1682) with max move: (373.16, 47.31) -> (373.92, 47.31)
  mean    (X+Y) =         0.40 um
Total instances moved : 62
*** cpu=0:00:00.9   mem=354.7M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:02.5 354.7M)

*** Starting trialRoute (mem=354.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (895075 890440)
coreBox:    (40280 40280) (855075 850440)
Number of multi-gpin terms=1234, multi-gpins=3416, moved blk term=0/0

Phase 1a route (0:00:00.2 354.7M):
Est net length = 6.933e+05um = 3.336e+05H + 3.597e+05V
Usage: (18.6%H 20.2%V) = (3.662e+05um 5.542e+05um) = (378531 225391)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 355.9M):
Usage: (18.5%H 20.2%V) = (3.656e+05um 5.542e+05um) = (377958 225389)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 355.9M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 355.9M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 356.6M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.00%
  2:	0	 0.00%	6	 0.01%
  3:	0	 0.00%	46	 0.06%
  4:	0	 0.00%	947	 1.14%
  5:	0	 0.00%	1894	 2.27%
  6:	0	 0.00%	3182	 3.82%
  7:	2	 0.00%	5664	 6.80%
  8:	7	 0.01%	7821	 9.39%
  9:	26	 0.03%	10444	12.53%
 10:	52	 0.06%	11964	14.36%
 11:	138	 0.17%	11648	13.98%
 12:	2079	 2.49%	11284	13.54%
 13:	3364	 4.04%	8130	 9.76%
 14:	1092	 1.31%	4310	 5.17%
 15:	3201	 3.84%	2762	 3.31%
 16:	2752	 3.30%	1456	 1.75%
 17:	4628	 5.55%	27	 0.03%
 18:	7567	 9.08%	0	 0.00%
 19:	8128	 9.75%	0	 0.00%
 20:	50292	60.35%	1740	 2.09%

Global route (cpu=0.6s real=1.0s 355.3M)
Phase 1l route (0:00:01.0 355.3M):


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 20.8%V) = (3.719e+05um 5.720e+05um) = (384206 232659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.00%
  1:	0	 0.00%	9	 0.01%
  2:	0	 0.00%	34	 0.04%
  3:	0	 0.00%	207	 0.25%
  4:	0	 0.00%	1169	 1.40%
  5:	0	 0.00%	2278	 2.73%
  6:	0	 0.00%	3483	 4.18%
  7:	4	 0.00%	5808	 6.97%
  8:	7	 0.01%	7706	 9.25%
  9:	32	 0.04%	10137	12.17%
 10:	68	 0.08%	11647	13.98%
 11:	182	 0.22%	11536	13.84%
 12:	2107	 2.53%	11081	13.30%
 13:	3427	 4.11%	8009	 9.61%
 14:	1195	 1.43%	4273	 5.13%
 15:	3273	 3.93%	2739	 3.29%
 16:	2893	 3.47%	1443	 1.73%
 17:	4847	 5.82%	27	 0.03%
 18:	7626	 9.15%	0	 0.00%
 19:	8248	 9.90%	0	 0.00%
 20:	49419	59.31%	1740	 2.09%



*** Completed Phase 1 route (0:00:01.8 354.7M) ***


Total length: 7.221e+05um, number of vias: 186617
M1(H) length: 5.506e+03um, number of vias: 87879
M2(V) length: 2.313e+05um, number of vias: 82962
M3(H) length: 3.084e+05um, number of vias: 12665
M4(V) length: 1.210e+05um, number of vias: 1674
M5(H) length: 2.419e+04um, number of vias: 1145
M6(V) length: 3.152e+04um, number of vias: 142
M7(H) length: 3.376e+01um, number of vias: 78
M8(V) length: 6.381e+01um, number of vias: 50
M9(H) length: 1.827e+01um, number of vias: 22
M10(V) length: 2.418e+01um
*** Completed Phase 2 route (0:00:01.1 354.7M) ***

*** Finished all Phases (cpu=0:00:03.1 mem=354.7M) ***
Peak Memory Usage was 359.3M 
*** Finished trialRoute (cpu=0:00:03.3 mem=354.7M) ***

Extraction called for design 'eth_core' of instances=28649 and nets=31361 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 354.664M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 351.1M, InitMEM = 351.1M)
Number of Loop : 2
Start delay calculation (mem=351.070M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=351.070M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 351.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6622
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (351.1M)
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=351.1M) ***
Start fixing design rules ... (0:00:00.2 351.1M)
Done fixing design rule (0:00:00.5 351.8M)

Summary:
2 buffers added on 1 net (with 0 driver resized)

Density after buffering = 0.600323
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 11.4 % ( 33 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.6   mem=351.9M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:01.5 351.9M)

*** Starting trialRoute (mem=351.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (895075 890440)
coreBox:    (40280 40280) (855075 850440)
Number of multi-gpin terms=1234, multi-gpins=3416, moved blk term=0/0

Phase 1a route (0:00:00.2 355.7M):
Est net length = 6.933e+05um = 3.336e+05H + 3.597e+05V
Usage: (18.6%H 20.2%V) = (3.662e+05um 5.542e+05um) = (378531 225391)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 355.7M):
Usage: (18.5%H 20.2%V) = (3.656e+05um 5.542e+05um) = (377958 225389)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 355.7M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 355.7M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 355.7M):
Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.5%H 20.2%V) = (3.650e+05um 5.541e+05um) = (377353 225358)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	3	 0.00%
  2:	0	 0.00%	6	 0.01%
  3:	0	 0.00%	46	 0.06%
  4:	0	 0.00%	947	 1.14%
  5:	0	 0.00%	1894	 2.27%
  6:	0	 0.00%	3182	 3.82%
  7:	2	 0.00%	5664	 6.80%
  8:	7	 0.01%	7821	 9.39%
  9:	26	 0.03%	10444	12.53%
 10:	52	 0.06%	11964	14.36%
 11:	138	 0.17%	11648	13.98%
 12:	2079	 2.49%	11284	13.54%
 13:	3364	 4.04%	8130	 9.76%
 14:	1092	 1.31%	4310	 5.17%
 15:	3201	 3.84%	2762	 3.31%
 16:	2752	 3.30%	1456	 1.75%
 17:	4628	 5.55%	27	 0.03%
 18:	7567	 9.08%	0	 0.00%
 19:	8128	 9.75%	0	 0.00%
 20:	50292	60.35%	1740	 2.09%

Global route (cpu=0.7s real=1.0s 355.7M)
Phase 1l route (0:00:01.0 353.4M):


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 20.8%V) = (3.719e+05um 5.720e+05um) = (384206 232659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.00%
  1:	0	 0.00%	9	 0.01%
  2:	0	 0.00%	34	 0.04%
  3:	0	 0.00%	207	 0.25%
  4:	0	 0.00%	1169	 1.40%
  5:	0	 0.00%	2278	 2.73%
  6:	0	 0.00%	3483	 4.18%
  7:	4	 0.00%	5808	 6.97%
  8:	7	 0.01%	7706	 9.25%
  9:	32	 0.04%	10137	12.17%
 10:	68	 0.08%	11647	13.98%
 11:	182	 0.22%	11536	13.84%
 12:	2107	 2.53%	11081	13.30%
 13:	3427	 4.11%	8009	 9.61%
 14:	1195	 1.43%	4273	 5.13%
 15:	3273	 3.93%	2739	 3.29%
 16:	2893	 3.47%	1443	 1.73%
 17:	4847	 5.82%	27	 0.03%
 18:	7626	 9.15%	0	 0.00%
 19:	8248	 9.90%	0	 0.00%
 20:	49419	59.31%	1740	 2.09%



*** Completed Phase 1 route (0:00:02.0 353.4M) ***


Total length: 7.221e+05um, number of vias: 186617
M1(H) length: 5.506e+03um, number of vias: 87879
M2(V) length: 2.313e+05um, number of vias: 82962
M3(H) length: 3.084e+05um, number of vias: 12665
M4(V) length: 1.210e+05um, number of vias: 1674
M5(H) length: 2.419e+04um, number of vias: 1145
M6(V) length: 3.152e+04um, number of vias: 142
M7(H) length: 3.376e+01um, number of vias: 78
M8(V) length: 6.381e+01um, number of vias: 50
M9(H) length: 1.827e+01um, number of vias: 22
M10(V) length: 2.418e+01um
*** Completed Phase 2 route (0:00:01.1 351.9M) ***

*** Finished all Phases (cpu=0:00:03.2 mem=351.9M) ***
Peak Memory Usage was 359.7M 
*** Finished trialRoute (cpu=0:00:03.5 mem=351.9M) ***

Extraction called for design 'eth_core' of instances=28649 and nets=31361 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 351.859M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 351.1M, InitMEM = 351.1M)
Number of Loop : 2
Start delay calculation (mem=351.070M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=351.070M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 351.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (351.1M)
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=351.1M) ***
Start fixing design rules ... (0:00:00.3 351.1M)
Done fixing design rule (0:00:00.6 351.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600294
*** Completed dpFixDRCViolation (0:00:00.6 351.1M)

*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:16, Mem = 351.07M).

------------------------------------------------------------
     Summary (cpu=0.26min real=0.28min mem=351.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.431  |
|           TNS (ns):|-596.818 |
|    Violating Paths:|   897   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.060   |   6622 (6622)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.029%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 351.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 351.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.431  | -4.890  | -5.431  |  0.831  |  0.558  |  0.210  |
|           TNS (ns):|-596.818 |-366.737 |-587.461 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   897   |   546   |   872   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.060   |   6622 (6622)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.029%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 355.2M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=360.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=360.5M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=360.7M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 361.297M)

Start to trace clock trees ...
*** Begin Tracer (mem=361.3M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=361.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 361.297M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          11.130500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 138(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 169
Nr. Sinks                       : 3650
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 84
***********************************************************
SubTree No: 0

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5453)   
CTS move inst tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate 95um (690840 588620) => (753170 717072).
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5453 (92-leaf) (mem=361.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=4[137,141*] N92 B9 G1 A16(15.8) L[3,3] score=22617 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5453 (cpu=0:00:00.5, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 1

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U1/A)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U1/Y)
Output_Net: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 2

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5458)   
CTS move inst tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate 58um (750880 677540) => (743291 786223).
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5458 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=3[103,106*] N32 B3 G1 A4(4.5) L[3,3] score=18800 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=3[103,106*] N32 B3 G1 A4(4.5) L[3,3] score=18800 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5458 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 3

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U1/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U1/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 4

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5463)   
CTS move inst tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate 47um (671840 677540) => (697687 746702).
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5463 (34-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=3[111,114*] N34 B5 G1 A8(8.0) L[3,3] score=19698 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=3[111,114*] N34 B5 G1 A8(8.0) L[3,3] score=19698 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5463 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 5

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/U1/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/U1/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_left_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 6

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5468)   
CTS move inst tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate 30um (359480 756580) => (366329 810928).
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5468 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=2[102,104*] N32 B3 G1 A4(4.5) L[3,3] score=18595 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=2[102,104*] N32 B3 G1 A4(4.5) L[3,3] score=18595 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5468 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 7

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U1/A)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U1/Y)
Output_Net: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 8

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net6817)   
CTS move inst tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate 37um (656640 672600) => (676400 726956).
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net6817 (41-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=24[132,156*] N41 B5 G1 A8(8.0) L[3,3] score=24219 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=24[132,156*] N41 B5 G1 A8(8.0) L[3,3] score=24219 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net6817 (cpu=0:00:00.2, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 9

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U1/A)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U1/Y)
Output_Net: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/n1)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 10

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7389)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate 73um (282720 820800) => (151248 805980).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (24-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[126,134*] N24 B5 G1 A9(8.8) L[3,3] score=21745 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 11

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 12

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7384)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate 26um (310080 781280) => (323003 741773).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=6[107,113*] N32 B3 G1 A4(4.5) L[3,3] score=19506 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=6[107,113*] N32 B3 G1 A4(4.5) L[3,3] score=19506 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 13

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 14

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7379)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate 132um (269800 746700) => (112482 638032).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[121,131*] N32 B3 G1 A4(4.5) L[3,3] score=21319 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[121,131*] N32 B3 G1 A4(4.5) L[3,3] score=21319 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 15

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 16

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7374)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate 129um (298680 736820) => (147448 628156).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=6[124,130*] N32 B5 G1 A8(8.0) L[3,3] score=21313 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=6[124,130*] N32 B5 G1 A8(8.0) L[3,3] score=21313 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 17

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 18

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7369)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate 94um (281200 741760) => (190012 642963).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[111,119*] N32 B3 G1 A4(4.5) L[3,3] score=20119 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[111,119*] N32 B3 G1 A4(4.5) L[3,3] score=20119 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 19

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 20

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7364)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate 123um (286520 776340) => (113254 702247).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=7[124,131*] N32 B5 G1 A5(5.0) L[3,3] score=21401 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=7[124,131*] N32 B5 G1 A5(5.0) L[3,3] score=21401 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 21

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 22

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7359)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate 78um (291080 810920) => (144402 801055).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=3[119,122*] N32 B5 G1 A8(8.0) L[3,3] score=20520 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=3[119,122*] N32 B5 G1 A8(8.0) L[3,3] score=20520 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 23

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 24

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7354)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate 69um (273600 766460) => (163405 796114).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[109,117*] N32 B3 G1 A4(4.5) L[3,3] score=19910 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[109,117*] N32 B3 G1 A4(4.5) L[3,3] score=19910 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (cpu=0:00:00.1, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 25

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 26

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7349)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate 132um (262960 736820) => (155043 578756).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (56-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Skew=15[134,149*] N56 B9 G1 A10(9.8) L[3,3] score=23579 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=15[134,149*] N56 B9 G1 A10(9.8) L[3,3] score=23579 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (cpu=0:00:00.3, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 27

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 28

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7344)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate 100um (274360 731880) => (182411 623211).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=9[112,121*] N40 B5 G1 A8(8.0) L[3,3] score=20498 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=9[112,121*] N40 B5 G1 A8(8.0) L[3,3] score=20498 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 29

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 30

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7339)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate 153um (301720 726940) => (152005 568861).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (48-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=19[119,138*] N48 B5 G1 A8(8.0) L[3,3] score=22324 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=19[119,138*] N48 B5 G1 A8(8.0) L[3,3] score=22324 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 31

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 32

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7334)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate 42um (319200 746700) => (364053 707195).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (64-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[122,132*] N64 B5 G1 A8(8.0) L[3,3] score=21596 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[122,132*] N64 B5 G1 A8(8.0) L[3,3] score=21596 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (cpu=0:00:00.3, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 33

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 34

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7329)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate 122um (310080 746700) => (114770 697313).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=14[119,133*] N32 B3 G1 A4(4.5) L[3,3] score=21623 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=14[119,133*] N32 B3 G1 A4(4.5) L[3,3] score=21623 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (cpu=0:00:00.1, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 35

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 36

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7324)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate 53um (243200 761520) => (161135 786222).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (16-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=4[106,110*] N16 B2 G1 A3(2.8) L[3,3] C2/1 score=18303 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=4[106,110*] N16 B2 G1 A3(2.8) L[3,3] C2/1 score=18303 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 37

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 38

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7319)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate 43um (238640 751640) => (256894 820801).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[110,118*] N32 B5 G1 A5(5.0) L[3,3] score=20170 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[110,118*] N32 B5 G1 A5(5.0) L[3,3] score=20170 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 39

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 40

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net6832)   
CTS move inst tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate 58um (275120 776340) => (198375 736836).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[125,134*] N32 B5 G1 A9(8.8) L[3,3] score=21721 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 41

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 42

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7389)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate 93um (208240 84740) => (120853 183547).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (24-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[124,138*] N24 B5 G1 A9(8.8) L[3,3] score=22200 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 43

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 44

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7384)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate 53um (354160 420660) => (251576 415729).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=11[106,117*] N32 B5 G1 A8(8.0) L[3,3] score=20069 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=11[106,117*] N32 B5 G1 A8(8.0) L[3,3] score=20069 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 45

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 46

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7379)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate 44um (145160 287280) => (160371 361394).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=9[113,122*] N32 B3 G1 A4(4.5) L[3,3] score=20467 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=9[113,122*] N32 B3 G1 A4(4.5) L[3,3] score=20467 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 47

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 48

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7374)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate 33um (414200 386080) => (376976 415734).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=5[105,110*] N32 B3 G1 A4(4.5) L[3,3] score=19178 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=5[105,110*] N32 B3 G1 A4(4.5) L[3,3] score=19178 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 49

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 50

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7369)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate 80um (223440 395960) => (291092 489824).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=6[110,116*] N32 B3 G1 A4(4.5) L[3,3] score=19810 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=6[110,116*] N32 B3 G1 A4(4.5) L[3,3] score=19810 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 51

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 52

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7364)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate 37um (213560 336680) => (202931 272475).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=20[114,134*] N32 B5 G1 A8(8.0) L[3,3] score=21935 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=20[114,134*] N32 B5 G1 A8(8.0) L[3,3] score=21935 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (cpu=0:00:00.1, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 53

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 54

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7359)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate 79um (175560 252700) => (106403 163784).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[124,132*] N32 B4 G1 A6(6.2) L[3,3] score=21525 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[124,132*] N32 B4 G1 A6(6.2) L[3,3] score=21525 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 55

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 56

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7354)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate 155um (169480 346560) => (110967 94622).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[116,126*] N32 B3 G1 A4(4.5) L[3,3] score=20814 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[116,126*] N32 B3 G1 A4(4.5) L[3,3] score=20814 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 57

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 58

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7349)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate 45um (209760 331740) => (174046 386082).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (56-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=15[118,132*] N56 B5 G1 A8(8.0) L[3,3] score=21692 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=15[118,132*] N56 B5 G1 A8(8.0) L[3,3] score=21692 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 59

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 60

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7344)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate 80um (226480 405840) => (302493 489832).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[109,117*] N40 B5 G1 A8(8.0) L[3,3] score=20075 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[109,117*] N40 B5 G1 A8(8.0) L[3,3] score=20075 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 61

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 62

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7339)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate 22um (392160 366320) => (377723 395970).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (48-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=5[113,118*] N48 B5 G1 A8(8.0) L[3,3] score=20137 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=5[113,118*] N48 B5 G1 A8(8.0) L[3,3] score=20137 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (cpu=0:00:00.2, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 63

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 64

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7334)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate 74um (375440 361380) => (281211 415734).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (64-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=11[116,127*] N64 B9 G1 A9(9.0) L[3,3] score=21315 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=11[116,127*] N64 B9 G1 A9(9.0) L[3,3] score=21315 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (cpu=0:00:00.3, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 65

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 66

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7329)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate 28um (226480 326800) => (203687 292229).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=11[116,127*] N32 B5 G1 A8(8.0) L[3,3] score=21061 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=11[116,127*] N32 B5 G1 A8(8.0) L[3,3] score=21061 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 67

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 68

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7324)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate 110um (217360 262580) => (145176 114384).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (16-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=5[109,114*] N16 B3 G1 A4(4.5) L[3,3] score=19598 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=5[109,114*] N16 B3 G1 A4(4.5) L[3,3] score=19598 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 69

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 70

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7319)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate 180um (234840 69920) => (145931 341635).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=16[117,133*] N32 B5 G1 A8(8.0) L[3,3] score=21724 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=16[117,133*] N32 B5 G1 A8(8.0) L[3,3] score=21724 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 71

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 72

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net6832)   
CTS move inst tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate 130um (214320 316920) => (170244 99568).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (32-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[137,145*] N32 B9 G1 A16(15.8) L[3,3] score=23069 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 73

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 74

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7389)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate 83um (681720 267520) => (570000 321860).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (24-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[129,134*] N24 B5 G1 A9(8.8) L[3,3] score=21750 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 75

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 76

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7384)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate 93um (737200 311980) => (649054 410793).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=9[108,117*] N32 B5 G1 A8(8.0) L[3,3] score=20101 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=9[108,117*] N32 B5 G1 A8(8.0) L[3,3] score=20101 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 77

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 78

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7379)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate 128um (737200 307040) => (569244 395969).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[119,129*] N32 B5 G1 A8(8.0) L[3,3] score=21250 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[119,129*] N32 B5 G1 A8(8.0) L[3,3] score=21250 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 79

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 80

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7374)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate 97um (750120 213180) => (559371 218128).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=12[118,131*] N32 B5 G1 A8(8.0) L[3,3] score=21472 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=12[118,131*] N32 B5 G1 A8(8.0) L[3,3] score=21472 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 81

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 82

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7369)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate 73um (710600 242820) => (622453 183542).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=12[115,126*] N32 B5 G1 A8(8.0) L[3,3] score=21054 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=12[115,126*] N32 B5 G1 A8(8.0) L[3,3] score=21054 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 83

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 84

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7364)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate 88um (750880 237880) => (598891 213183).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[114,122*] N32 B5 G1 A8(8.0) L[3,3] score=20562 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[114,122*] N32 B5 G1 A8(8.0) L[3,3] score=20562 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 85

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 86

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7359)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate 102um (739480 307040) => (554044 326808).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=7[123,130*] N32 B5 G1 A8(8.0) L[3,3] score=21337 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=7[123,130*] N32 B5 G1 A8(8.0) L[3,3] score=21337 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 87

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 88

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7354)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate 55um (715920 257640) => (644495 297168).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=2[112,115*] N32 B5 G1 A8(8.0) L[3,3] score=19745 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=2[112,115*] N32 B5 G1 A8(8.0) L[3,3] score=19745 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 89

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 90

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7349)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate 181um (731880 321860) => (532761 484889).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (56-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=23[127,150*] N56 B5 G1 A8(8.0) L[3,3] score=23539 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=23[127,150*] N56 B5 G1 A8(8.0) L[3,3] score=23539 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (cpu=0:00:00.2, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 91

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 92

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7344)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate 96um (727320 242820) => (604205 173669).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=12[117,128*] N40 B5 G1 A8(8.0) L[3,3] score=21233 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=12[117,128*] N40 B5 G1 A8(8.0) L[3,3] score=21233 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 93

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 94

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7339)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate 107um (739480 232940) => (538841 247765).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (48-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Skew=19[131,150*] N48 B5 G1 A8(8.0) L[3,3] score=23497 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=19[131,150*] N48 B5 G1 A8(8.0) L[3,3] score=23497 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (cpu=0:00:00.3, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 95

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 96

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7334)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate 181um (752400 282340) => (611813 504652).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (64-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Skew=10[135,145*] N64 B9 G1 A10(9.8) L[3,3] score=23089 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[135,145*] N64 B9 G1 A10(9.8) L[3,3] score=23089 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (cpu=0:00:00.3, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 97

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 98

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7329)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate 85um (745560 232940) => (598884 208244).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=8[115,123*] N32 B5 G1 A8(8.0) L[3,3] score=20669 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=8[115,123*] N32 B5 G1 A8(8.0) L[3,3] score=20669 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 99

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 100

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7324)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate 38um (689320 242820) => (655890 287284).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (16-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=1[100,102*] N16 B3 G1 A4(4.5) L[3,3] score=18278 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=1[100,102*] N16 B3 G1 A4(4.5) L[3,3] score=18278 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (cpu=0:00:00.0, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 101

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 102

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7319)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate 112um (641440 242820) => (753164 356447).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=20[130,150*] N32 B3 G1 A4(4.5) L[3,3] score=23370 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=20[130,150*] N32 B3 G1 A4(4.5) L[3,3] score=23370 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 103

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 104

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net6832)   
CTS move inst tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate 77um (752400 361380) => (617880 381149).
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[128,134*] N32 B5 G1 A9(8.8) L[3,3] score=21779 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 105

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U1/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U1/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/n1)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 106

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7818)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate 100um (363280 193420) => (528960 158852).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=21[138,158*] N40 B5 G1 A8(8.0) L[3,3] score=24361 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=21[138,158*] N40 B5 G1 A8(8.0) L[3,3] score=24361 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 107

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 108

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7813)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate 133um (346560 218120) => (528961 134153).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[147,157*] N40 B6 G1 A10(10.5) L[3,3] score=24123 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[147,157*] N40 B6 G1 A10(10.5) L[3,3] score=24123 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 109

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 110

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7808)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate 105um (328320 148960) => (529734 158852).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=20[133,153*] N40 B5 G1 A8(8.0) L[3,3] score=23812 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=20[133,153*] N40 B5 G1 A8(8.0) L[3,3] score=23812 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 111

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 112

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7803)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate 114um (334400 173660) => (528216 139082).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=17[138,156*] N40 B6 G1 A10(10.5) L[3,3] score=24118 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=17[138,156*] N40 B6 G1 A10(10.5) L[3,3] score=24118 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 113

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 114

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7798)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate 134um (286520 134140) => (526684 163795).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=13[143,155*] N40 B5 G1 A9(8.8) L[3,3] score=23949 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=13[143,155*] N40 B5 G1 A9(8.8) L[3,3] score=23949 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (cpu=0:00:00.2, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 115

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 116

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7793)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate 166um (294120 232940) => (528211 134146).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=21[133,154*] N40 B6 G1 A10(10.5) L[3,3] score=23982 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=21[133,154*] N40 B6 G1 A10(10.5) L[3,3] score=23982 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 117

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 118

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7788)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate 101um (342000 173660) => (529727 158856).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=18[140,159*] N40 B5 G1 A8(8.0) L[3,3] score=24365 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=18[140,159*] N40 B5 G1 A8(8.0) L[3,3] score=24365 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 119

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 120

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7783)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate 134um (337440 218120) => (528215 139089).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=18[144,162*] N40 B5 G1 A8(8.0) L[3,3] score=24716 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=18[144,162*] N40 B5 G1 A8(8.0) L[3,3] score=24716 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 121

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 122

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7778)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate 135um (342000 198360) => (518324 104511).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=12[138,150*] N40 B5 G1 A8(8.0) L[3,3] score=23427 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=12[138,150*] N40 B5 G1 A8(8.0) L[3,3] score=23427 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 123

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 124

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7773)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate 134um (366320 223060) => (532005 119328).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=20[137,157*] N40 B5 G1 A8(8.0) L[3,3] score=24223 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=20[137,157*] N40 B5 G1 A8(8.0) L[3,3] score=24223 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 125

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 126

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7768)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate 109um (342000 148960) => (522132 109449).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=22[134,156*] N40 B5 G1 A8(8.0) L[3,3] score=24208 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=22[134,156*] N40 B5 G1 A8(8.0) L[3,3] score=24208 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (cpu=0:00:00.1, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 127

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 128

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7763)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate 143um (355680 228000) => (528961 114396).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[150,160*] N40 B5 G1 A9(8.8) L[3,3] score=24403 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[150,160*] N40 B5 G1 A9(8.8) L[3,3] score=24403 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 129

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 130

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7758)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate 110um (343520 144020) => (524414 104511).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=18[135,153*] N40 B5 G1 A8(8.0) L[3,3] score=23845 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=18[135,153*] N40 B5 G1 A8(8.0) L[3,3] score=23845 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 131

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 132

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7753)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate 122um (380000 213180) => (531244 119322).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=18[144,162*] N40 B5 G1 A9(8.8) L[3,3] score=24647 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=18[144,162*] N40 B5 G1 A9(8.8) L[3,3] score=24647 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 133

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 134

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7748)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate 137um (333640 188480) => (520602 99564).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=17[147,164*] N40 B5 G1 A9(8.8) L[3,3] score=24834 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=17[147,164*] N40 B5 G1 A9(8.8) L[3,3] score=24834 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 135

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 136

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7743)   
CTS move inst tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate 113um (308560 119320) => (529731 114382).
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=20[130,151*] N40 B5 G1 A8(8.0) L[3,3] score=23593 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=20[130,151*] N40 B5 G1 A8(8.0) L[3,3] score=23593 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 137

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U1/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U1/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/n1)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 138

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7723)   
CTS move inst tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate 126um (662720 588620) => (507680 687432).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[139,148*] N32 B9 G1 A16(15.8) L[3,3] score=23365 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (cpu=0:00:00.1, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 139

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 140

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7728)   
CTS move inst tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate 140um (671840 573800) => (504656 687435).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[135,147*] N32 B9 G1 A16(15.8) L[3,3] score=23310 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 141

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 142

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7723)   
CTS move inst tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate 120um (406600 544160) => (504648 687436).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[130,140*] N32 B9 G1 A16(15.8) L[3,3] score=22629 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 143

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 144

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7728)   
CTS move inst tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate 133um (397480 529340) => (506160 687432).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=33[126,159*] N32 B8 G1 A14(14.0) L[3,3] score=24797 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 145

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 146

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7723)   
CTS move inst tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate 92um (636120 628140) => (509974 687431).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[131,142*] N32 B9 G1 A16(15.8) L[3,3] score=22775 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 147

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 148

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7728)   
CTS move inst tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate 113um (648280 593560) => (510721 682485).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (32-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[131,141*] N32 B9 G1 A16(15.8) L[3,3] score=22687 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 149

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U1/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U1/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/n1)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 150

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7708)   
CTS move inst tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate 155um (709080 475000) => (581411 657796).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7708 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=13[146,159*] N40 B4 G1 A7(7.0) L[3,3] score=24225 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=13[146,159*] N40 B4 G1 A7(7.0) L[3,3] score=24225 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7708 (cpu=0:00:00.2, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 151

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr1_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 152

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7703)   
CTS move inst tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate 173um (703000 460180) => (554054 657796).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7703 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=13[145,159*] N40 B4 G1 A7(7.0) L[3,3] score=24241 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=13[145,159*] N40 B4 G1 A7(7.0) L[3,3] score=24241 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7703 (cpu=0:00:00.2, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 153

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr0_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 154

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y)
Output_Net: (tx_core/axi_master/net7698)   
CTS move inst tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate 201um (755440 435480) => (584451 667663).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7698 (40-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=10[150,159*] N40 B4 G1 A7(7.0) L[3,3] score=24256 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=10[150,159*] N40 B4 G1 A7(7.0) L[3,3] score=24256 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7698 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 155

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 156

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7692)   
CTS move inst tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate 110um (427120 568860) => (559368 657787).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7692 (39-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=12[124,136*] N39 B5 G1 A8(8.0) L[3,3] score=22052 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=12[124,136*] N39 B5 G1 A8(8.0) L[3,3] score=22052 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7692 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 157

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 158

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7680)   
CTS move inst tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate 95um (693120 628140) => (531253 657789).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7680 (39-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=15[127,142*] N39 B5 G1 A8(8.0) L[3,3] score=22670 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=15[127,142*] N39 B5 G1 A8(8.0) L[3,3] score=22670 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7680 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 159

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 160

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7667)   
CTS move inst tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate 118um (356440 603440) => (528966 667670).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7667 (39-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=21[122,142*] N39 B5 G1 A8(8.0) L[3,3] score=22779 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=21[122,142*] N39 B5 G1 A8(8.0) L[3,3] score=22779 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7667 (cpu=0:00:00.1, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 161

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 162

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7653)   
CTS move inst tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate 213um (824600 311980) => (654363 568871).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7653 (78-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Skew=24[164,188*] N78 B9 G1 A16(15.8) L[3,3] score=27615 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=24[164,188*] N78 B9 G1 A16(15.8) L[3,3] score=27615 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7653 (cpu=0:00:00.4, real=0:00:01.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 163

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 164

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7569)   
CTS move inst tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate 66um (714400 549100) => (639932 608385).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7569 (78-leaf) (mem=361.3M)

Total 4 topdown clustering. 
Skew=17[164,181*] N78 B9 G1 A10(9.8) L[3,3] score=26811 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=17[164,181*] N78 B9 G1 A10(9.8) L[3,3] score=26811 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7569 (cpu=0:00:00.4, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 165

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/n2)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 166

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7484)   
CTS move inst tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate 191um (785840 302100) => (669576 568867).
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7484 (78-leaf) (mem=361.3M)

Total 3 topdown clustering. 
Skew=23[148,171*] N78 B8 G1 A14(14.0) L[3,3] score=25844 cpu=0:00:00.0 mem=361M 
Trig. Edge Skew=23[148,171*] N78 B8 G1 A14(14.0) L[3,3] score=25844 cpu=0:00:00.0 mem=361M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7484 (cpu=0:00:00.5, real=0:00:00.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 167

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U1/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U1/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/n1)   

Change Cell in Driver Gate from INVX1 to INVX8.
**** CK_START: Macro Models Generation (mem=361.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=361.3M)
SubTree No: 168

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (496-leaf) (168 macro model) (mem=361.3M)

Total 4 topdown clustering. 
Trig. Edge Skew=82[298,380*] N496 B31 G169 A54(54.2) L[5,5] C2/2 score=52038 cpu=0:00:05.0 mem=361M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:05.0, real=0:00:05.0, mem=361.3M)



**** CK_START: Update Database (mem=361.3M)
31 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=361.3M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:01.0
move report: preRPlace moves 1939 insts, mean move: 0.80 um, max move: 5.13 um
	max move on inst (tx_core/tx_crc/crcpkt0/net7359__L2_I0): (82.84, 402.99) --> (80.18, 400.52)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1939 insts, mean move: 0.80 um, max move: 5.13 um
	max move on inst (tx_core/tx_crc/crcpkt0/net7359__L2_I0): (82.84, 402.99) --> (80.18, 400.52)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.13 um
  inst (tx_core/tx_crc/crcpkt0/net7359__L2_I0) with max move: (82.84, 402.99) -> (80.18, 400.52)
  mean    (X+Y) =         0.80 um
Total instances moved : 1939
*** cpu=0:00:01.5   mem=354.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.5  MEM: 354.781M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK 382.2(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK 298.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 298.1~405.4(ps)        0~10(ps)            
Fall Phase Delay               : 318.5~403.6(ps)        0~10(ps)            
Trig. Edge Skew                : 84.1(ps)               138(ps)             
Rise Skew                      : 107.3(ps)              
Fall Skew                      : 85.1(ps)               
Max. Rise Buffer Tran.         : 145.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 104.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 122.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 100.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 8(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 13.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 14.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Sun Nov 13 18:10:38 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Nov 13 18:10:38 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 13 18:10:39 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       42230      70.11%
#  Metal 2        V       42230       1.24%
#  Metal 3        H       42230       0.00%
#  Metal 4        V       42230       1.24%
#  Metal 5        H       42230       3.30%
#  Metal 6        V       42230       2.80%
#  Metal 7        H       42230       0.00%
#  Metal 8        V       42230       0.00%
#  Metal 9        H       42230       0.04%
#  Metal 10       V       42230       0.04%
#  ------------------------------------------
#  Total                 422300       7.88%
#
#  642 nets (2.02%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 371.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 65543 um.
#Total half perimeter of net bounding box = 52513 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 872 um.
#Total wire length on LAYER metal3 = 37414 um.
#Total wire length on LAYER metal4 = 27124 um.
#Total wire length on LAYER metal5 = 83 um.
#Total wire length on LAYER metal6 = 50 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14424
#Up-Via Summary (total 14424):
#           
#-----------------------
#  Metal 1         4425
#  Metal 2         4696
#  Metal 3         5264
#  Metal 4           29
#  Metal 5           10
#-----------------------
#                 14424 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 405.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 82.6% required routing.
#    number of violations = 2
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 375.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 65415 um.
#Total half perimeter of net bounding box = 52513 um.
#Total wire length on LAYER metal1 = 29 um.
#Total wire length on LAYER metal2 = 1417 um.
#Total wire length on LAYER metal3 = 36115 um.
#Total wire length on LAYER metal4 = 27853 um.
#Total wire length on LAYER metal5 = 2 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 17616
#Up-Via Summary (total 17616):
#           
#-----------------------
#  Metal 1         5004
#  Metal 2         4966
#  Metal 3         7643
#  Metal 4            3
#-----------------------
#                 17616 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 1.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 405.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = 15.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 405.00 (Mb)
#Number of warnings = 29
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 13 18:10:52 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK 389.1(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK 303(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 303~416.2(ps)          0~10(ps)            
Fall Phase Delay               : 323~410.9(ps)          0~10(ps)            
Trig. Edge Skew                : 86.1(ps)               138(ps)             
Rise Skew                      : 113.2(ps)              
Fall Skew                      : 87.9(ps)               
Max. Rise Buffer Tran.         : 153.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 109.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 125.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 106(ps)                200(ps)             
Min. Rise Buffer Tran.         : 8(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 13.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 14.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.2 real=0:00:00.0 mem=369.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.2 real=0:00:00.0 mem=369.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK 389.1(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK 303(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 303~416.2(ps)          0~10(ps)            
Fall Phase Delay               : 323~410.9(ps)          0~10(ps)            
Trig. Edge Skew                : 86.1(ps)               138(ps)             
Rise Skew                      : 113.2(ps)              
Fall Skew                      : 87.9(ps)               
Max. Rise Buffer Tran.         : 153.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 109.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 125.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 106(ps)                200(ps)             
Min. Rise Buffer Tran.         : 8(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 8(ps)                  0(ps)               
Min. Rise Sink Tran.           : 13.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 14.9(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:34.7, real=0:00:37.0, mem=369.4M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=369.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (895075 890440)
coreBox:    (40280 40280) (855075 850440)
There are 642 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 369.4M):
Number of multi-gpin terms=1228, multi-gpins=3388, moved blk term=0/0

Phase 1a route (0:00:00.2 369.4M):
Est net length = 6.583e+05um = 3.157e+05H + 3.426e+05V
Usage: (24.0%H 26.7%V) = (4.708e+05um 7.335e+05um) = (488414 298014)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 281 = 3 (0.00% H) + 278 (0.33% V)

Phase 1b route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.702e+05um 7.335e+05um) = (487751 298012)
Overflow: 276 = 2 (0.00% H) + 273 (0.33% V)

Phase 1c route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.697e+05um 7.336e+05um) = (487246 298045)
Overflow: 255 = 2 (0.00% H) + 252 (0.30% V)

Phase 1d route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.697e+05um 7.337e+05um) = (487267 298071)
Overflow: 229 = 1 (0.00% H) + 228 (0.27% V)

Phase 1e route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.698e+05um 7.339e+05um) = (487351 298141)
Overflow: 189 = 0 (0.00% H) + 189 (0.23% V)

Phase 1f route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.699e+05um 7.339e+05um) = (487437 298170)
Overflow: 163 = 0 (0.00% H) + 163 (0.20% V)

Phase 1g route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.699e+05um 7.339e+05um) = (487473 298180)
Overflow: 154 = 0 (0.00% H) + 154 (0.18% V)

Phase 1h route (0:00:00.1 369.4M):
Usage: (23.9%H 26.7%V) = (4.699e+05um 7.340e+05um) = (487496 298185)
Overflow: 151 = 0 (0.00% H) + 151 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	6	 0.01%
 -4:	0	 0.00%	8	 0.01%
 -3:	0	 0.00%	11	 0.01%
 -2:	0	 0.00%	28	 0.03%
 -1:	0	 0.00%	47	 0.06%
--------------------------------------
  0:	5	 0.01%	240	 0.29%
  1:	7	 0.01%	265	 0.32%
  2:	5	 0.01%	493	 0.59%
  3:	20	 0.02%	955	 1.15%
  4:	51	 0.06%	2645	 3.17%
  5:	72	 0.09%	3947	 4.74%
  6:	139	 0.17%	5377	 6.45%
  7:	168	 0.20%	7271	 8.73%
  8:	289	 0.35%	8822	10.59%
  9:	439	 0.53%	9949	11.94%
 10:	644	 0.77%	10155	12.19%
 11:	912	 1.09%	9205	11.05%
 12:	3108	 3.73%	9037	10.85%
 13:	4671	 5.61%	6434	 7.72%
 14:	2545	 3.05%	3310	 3.97%
 15:	4964	 5.96%	2113	 2.54%
 16:	4794	 5.75%	1241	 1.49%
 17:	6438	 7.73%	23	 0.03%
 18:	8687	10.43%	0	 0.00%
 19:	8178	 9.81%	0	 0.00%
 20:	37192	44.63%	1740	 2.09%


Global route (cpu=0.7s real=1.0s 369.4M)
Phase 1l route (0:00:00.7 369.4M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.2%H 27.2%V) = (4.758e+05um 7.490e+05um) = (493352 304336)
Overflow: 155 = 1 (0.00% H) + 154 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	6	 0.01%
 -4:	0	 0.00%	8	 0.01%
 -3:	0	 0.00%	12	 0.01%
 -2:	1	 0.00%	29	 0.03%
 -1:	0	 0.00%	47	 0.06%
--------------------------------------
  0:	5	 0.01%	259	 0.31%
  1:	6	 0.01%	300	 0.36%
  2:	7	 0.01%	555	 0.67%
  3:	21	 0.03%	1160	 1.39%
  4:	54	 0.06%	2872	 3.45%
  5:	73	 0.09%	4132	 4.96%
  6:	142	 0.17%	5486	 6.58%
  7:	181	 0.22%	7371	 8.85%
  8:	302	 0.36%	8680	10.42%
  9:	452	 0.54%	9709	11.65%
 10:	682	 0.82%	9965	11.96%
 11:	945	 1.13%	9104	10.93%
 12:	3173	 3.81%	8918	10.70%
 13:	4749	 5.70%	6337	 7.60%
 14:	2623	 3.15%	3283	 3.94%
 15:	5056	 6.07%	2099	 2.52%
 16:	4892	 5.87%	1227	 1.47%
 17:	6513	 7.82%	23	 0.03%
 18:	8675	10.41%	0	 0.00%
 19:	8212	 9.86%	0	 0.00%
 20:	36564	43.88%	1740	 2.09%



*** Completed Phase 1 route (0:00:01.5 369.4M) ***


Total length: 7.557e+05um, number of vias: 194094
M1(H) length: 5.202e+03um, number of vias: 89255
M2(V) length: 2.315e+05um, number of vias: 83623
M3(H) length: 3.309e+05um, number of vias: 18425
M4(V) length: 1.405e+05um, number of vias: 1498
M5(H) length: 2.020e+04um, number of vias: 997
M6(V) length: 2.724e+04um, number of vias: 146
M7(H) length: 3.936e+01um, number of vias: 82
M8(V) length: 1.174e+02um, number of vias: 48
M9(H) length: 1.827e+01um, number of vias: 20
M10(V) length: 1.050e+01um
*** Completed Phase 2 route (0:00:00.9 369.4M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=369.4M) ***
Peak Memory Usage was 373.4M 
*** Finished trialRoute (cpu=0:00:02.6 mem=369.4M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=29122 and nets=31834 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 369.371M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|......
Total number of adjacent register pair is 261879.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK 367.7(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/load64_d_reg/CLK 271.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 271.6~369.6(ps)        0~10(ps)            
Fall Phase Delay               : 261.8~366.4(ps)        0~10(ps)            
Trig. Edge Skew                : 96.1(ps)               138(ps)             
Rise Skew                      : 98(ps)                 
Fall Skew                      : 104.6(ps)              
Max. Rise Buffer Tran.         : 190.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 161.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 155.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 144.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 7(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 7.6(ps)                0(ps)               
Min. Rise Sink Tran.           : 11.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.5(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 261879                 

Max. Local Skew                : 84.4(ps)               
  tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK(R)->
  tx_core/tx_crc/crcpkt1/load64_d_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.1)


*** End reportClockTree (cpu=0:00:01.1, real=0:00:01.0, mem=396.5M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK 367.7(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/load64_d_reg/CLK 271.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 271.6~369.6(ps)        0~10(ps)            
Fall Phase Delay               : 261.8~366.4(ps)        0~10(ps)            
Trig. Edge Skew                : 96.1(ps)               138(ps)             
Rise Skew                      : 98(ps)                 
Fall Skew                      : 104.6(ps)              
Max. Rise Buffer Tran.         : 190.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 161.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 155.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 144.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 7(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 7.6(ps)                0(ps)               
Min. Rise Sink Tran.           : 11.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.5(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:01.0, mem=381.4M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 379.4M, InitMEM = 379.4M)
Number of Loop : 5
Start delay calculation (mem=379.395M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=379.395M 0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 379.4M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 379.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=379.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=379.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-193.733 |
|    Violating Paths:|   378   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.061   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.074%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 379.4M **
*** Starting optimizing excluded clock nets MEM= 379.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 379.4M) ***
*** Starting optimizing excluded clock nets MEM= 379.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 379.4M) ***
*info: Start fixing DRV (Mem = 379.39M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (379.4M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=379.4M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.610738
Start fixing design rules ... (0:00:00.2 379.4M)
Done fixing design rule (0:00:00.5 381.7M)

Summary:
2 buffers added on 1 net (with 1 driver resized)

Density after buffering = 0.610766
Design contains fractional 20 cells.
default core: bins with density >  0.75 = 6.92 % ( 20 / 289 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.7   mem=381.7M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.5 381.7M)

*** Starting trialRoute (mem=381.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (895075 890440)
coreBox:    (40280 40280) (855075 850440)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1228, multi-gpins=3388, moved blk term=0/0

Phase 1a route (0:00:00.2 385.5M):
Est net length = 6.583e+05um = 3.157e+05H + 3.426e+05V
Usage: (24.0%H 26.7%V) = (4.708e+05um 7.335e+05um) = (488414 298014)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 281 = 3 (0.00% H) + 278 (0.33% V)

Phase 1b route (0:00:00.1 385.5M):
Usage: (23.9%H 26.7%V) = (4.702e+05um 7.335e+05um) = (487751 298012)
Overflow: 276 = 2 (0.00% H) + 273 (0.33% V)

Phase 1c route (0:00:00.1 385.5M):
Usage: (23.9%H 26.7%V) = (4.697e+05um 7.336e+05um) = (487246 298045)
Overflow: 255 = 2 (0.00% H) + 252 (0.30% V)

Phase 1d route (0:00:00.1 385.5M):
Usage: (23.9%H 26.7%V) = (4.697e+05um 7.337e+05um) = (487267 298071)
Overflow: 229 = 1 (0.00% H) + 228 (0.27% V)

Phase 1e route (0:00:00.1 386.0M):
Usage: (23.9%H 26.7%V) = (4.698e+05um 7.339e+05um) = (487351 298141)
Overflow: 189 = 0 (0.00% H) + 189 (0.23% V)

Phase 1f route (0:00:00.1 386.0M):
Usage: (23.9%H 26.7%V) = (4.699e+05um 7.339e+05um) = (487437 298170)
Overflow: 163 = 0 (0.00% H) + 163 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	6	 0.01%
 -4:	0	 0.00%	8	 0.01%
 -3:	0	 0.00%	11	 0.01%
 -2:	0	 0.00%	28	 0.03%
 -1:	0	 0.00%	59	 0.07%
--------------------------------------
  0:	5	 0.01%	232	 0.28%
  1:	6	 0.01%	264	 0.32%
  2:	6	 0.01%	493	 0.59%
  3:	20	 0.02%	948	 1.14%
  4:	48	 0.06%	2655	 3.19%
  5:	75	 0.09%	3939	 4.73%
  6:	136	 0.16%	5366	 6.44%
  7:	171	 0.21%	7282	 8.74%
  8:	287	 0.34%	8808	10.57%
  9:	440	 0.53%	9958	11.95%
 10:	644	 0.77%	10163	12.20%
 11:	910	 1.09%	9205	11.05%
 12:	3109	 3.73%	9037	10.85%
 13:	4670	 5.60%	6432	 7.72%
 14:	2546	 3.06%	3310	 3.97%
 15:	4958	 5.95%	2114	 2.54%
 16:	4799	 5.76%	1241	 1.49%
 17:	6435	 7.72%	23	 0.03%
 18:	8686	10.42%	0	 0.00%
 19:	8182	 9.82%	0	 0.00%
 20:	37195	44.64%	1740	 2.09%


Global route (cpu=0.7s real=1.0s 386.0M)
Phase 1l route (0:00:00.9 383.8M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.2%H 27.2%V) = (4.757e+05um 7.490e+05um) = (493298 304327)
Overflow: 168 = 1 (0.00% H) + 167 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	6	 0.01%
 -4:	0	 0.00%	8	 0.01%
 -3:	0	 0.00%	12	 0.01%
 -2:	0	 0.00%	30	 0.04%
 -1:	1	 0.00%	59	 0.07%
--------------------------------------
  0:	5	 0.01%	249	 0.30%
  1:	6	 0.01%	299	 0.36%
  2:	7	 0.01%	556	 0.67%
  3:	20	 0.02%	1158	 1.39%
  4:	52	 0.06%	2878	 3.45%
  5:	77	 0.09%	4122	 4.95%
  6:	138	 0.17%	5475	 6.57%
  7:	184	 0.22%	7384	 8.86%
  8:	301	 0.36%	8666	10.40%
  9:	452	 0.54%	9718	11.66%
 10:	681	 0.82%	9970	11.96%
 11:	946	 1.14%	9106	10.93%
 12:	3172	 3.81%	8918	10.70%
 13:	4747	 5.70%	6335	 7.60%
 14:	2625	 3.15%	3284	 3.94%
 15:	5051	 6.06%	2099	 2.52%
 16:	4897	 5.88%	1227	 1.47%
 17:	6506	 7.81%	23	 0.03%
 18:	8678	10.41%	0	 0.00%
 19:	8216	 9.86%	0	 0.00%
 20:	36566	43.88%	1740	 2.09%



*** Completed Phase 1 route (0:00:01.8 383.3M) ***


Total length: 7.557e+05um, number of vias: 194077
M1(H) length: 5.203e+03um, number of vias: 89255
M2(V) length: 2.316e+05um, number of vias: 83616
M3(H) length: 3.308e+05um, number of vias: 18421
M4(V) length: 1.404e+05um, number of vias: 1494
M5(H) length: 2.020e+04um, number of vias: 995
M6(V) length: 2.718e+04um, number of vias: 146
M7(H) length: 3.908e+01um, number of vias: 82
M8(V) length: 1.174e+02um, number of vias: 48
M9(H) length: 1.827e+01um, number of vias: 20
M10(V) length: 1.050e+01um
*** Completed Phase 2 route (0:00:01.0 381.7M) ***

*** Finished all Phases (cpu=0:00:02.9 mem=381.7M) ***
Peak Memory Usage was 390.0M 
*** Finished trialRoute (cpu=0:00:03.1 mem=381.7M) ***

Extraction called for design 'eth_core' of instances=29122 and nets=31834 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 381.699M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 381.7M, InitMEM = 381.7M)
Number of Loop : 5
Start delay calculation (mem=381.699M)...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=381.699M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 381.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (381.7M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=381.7M) ***
Start fixing design rules ... (0:00:00.2 381.7M)
Done fixing design rule (0:00:00.5 381.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.610738
*** Completed dpFixDRCViolation (0:00:00.6 381.7M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:08, Mem = 381.70M).

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=381.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.012  |
|           TNS (ns):|-197.764 |
|    Violating Paths:|   378   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.061   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.074%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 381.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 381.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.012  | -4.814  | -5.012  |  0.493  |  0.590  |  0.334  |
|           TNS (ns):|-197.764 |-192.453 |-178.332 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   378   |   367   |   342   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.061   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.074%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 381.7M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=29122 and nets=31834 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 382.703M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=29122 and nets=31834 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 372.7M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.5  MEM= 387.0M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 388.3M)
Extracted 30.0005% (CPU Time= 0:00:00.6  MEM= 388.9M)
Extracted 40.0006% (CPU Time= 0:00:00.8  MEM= 391.6M)
Extracted 50.0008% (CPU Time= 0:00:01.0  MEM= 395.3M)
Extracted 60.0005% (CPU Time= 0:00:01.2  MEM= 398.9M)
Extracted 70.0007% (CPU Time= 0:00:01.6  MEM= 401.0M)
Extracted 80.0005% (CPU Time= 0:00:02.1  MEM= 401.0M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 401.0M)
Extracted 100% (CPU Time= 0:00:03.3  MEM= 401.3M)
Nr. Extracted Resistors     : 451689
Nr. Extracted Ground Cap.   : 480657
Nr. Extracted Coupling Cap. : 1098636
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 374.7M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 29744 times net's RC data read were performed.
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:04.2  Real Time: 0:00:06.0  MEM: 372.688M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 382.7M, InitMEM = 382.7M)
Number of Loop : 5
Start delay calculation (mem=382.711M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 411.9M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 29744 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=410.051M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 410.1M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 62968 filler insts (cell FILL / prefix FILL).
*INFO: Total 62968 filler insts added - prefix FILL (CPU: 0:00:00.3).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> setNanoRouteMode -envNumberFailLimit 11
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Sun Nov 13 18:11:25 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo2.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo1.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_write because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET gnd has more than one top-level logical pin
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 515.00 (Mb)
#Peak memory = 515.00 (Mb)
#WARNING (NRIF-19) Fail to complete globalDetailRoute on Sun Nov 13 18:11:26 2016
#
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {}
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {}
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {} -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {} -override
<CMD> globalNetConnect vdd -type net -net 1'b1 -override
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {}
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {}
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst {} -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst {} -override
<CMD> globalNetConnect vdd -type net -net 1'b1 -override
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect gnd -type net -net 1'b0 -override
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L4_I20 to match row orient.
Flip instance FECTS_clks_clk___L4_I19 to match row orient.
Flip instance FECTS_clks_clk___L4_I13 to match row orient.
Flip instance FECTS_clks_clk___L4_I10 to match row orient.
Flip instance FECTS_clks_clk___L4_I8 to match row orient.
Flip instance FECTS_clks_clk___L4_I7 to match row orient.
Flip instance FECTS_clks_clk___L4_I6 to match row orient.
Flip instance FECTS_clks_clk___L4_I3 to match row orient.
Flip instance FECTS_clks_clk___L4_I1 to match row orient.
Flip instance FECTS_clks_clk___L4_I0 to match row orient.
Flip instance FECTS_clks_clk___L3_I6 to match row orient.
Flip instance FECTS_clks_clk___L3_I5 to match row orient.
Flip instance FECTS_clks_clk___L3_I4 to match row orient.
Flip instance FECTS_clks_clk___L3_I3 to match row orient.
Flip instance FECTS_clks_clk___L3_I2 to match row orient.
Flip instance FECTS_clks_clk___L3_I1 to match row orient.
Flip instance FECTS_clks_clk___L3_I0 to match row orient.
Flip instance FECTS_clks_clk___L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7484__L2_I3 to match row orient.
Flip instance tx_core/axi_master/net7484__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I7 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I5 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I4 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I3 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7569__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I7 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I6 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I5 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I4 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I3 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I2 to match row orient.
Flip instance tx_core/axi_master/net7653__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7667__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7667__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7692__L2_I3 to match row orient.
Flip instance tx_core/axi_master/net7692__L2_I2 to match row orient.
Flip instance tx_core/axi_master/net7692__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7692__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7692__L1_I0 to match row orient.
Flip instance tx_core/axi_master/net7698__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7703__L2_I2 to match row orient.
Flip instance tx_core/axi_master/net7703__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7703__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7703__L1_I0 to match row orient.
Flip instance tx_core/axi_master/net7708__L2_I2 to match row orient.
Flip instance tx_core/axi_master/net7708__L2_I1 to match row orient.
Flip instance tx_core/axi_master/net7708__L2_I0 to match row orient.
Flip instance tx_core/axi_master/net7708__L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I7 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I6 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I5 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I4 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I3 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I2 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I1 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I7 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I6 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I5 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I4 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I3 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I2 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I1 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I6 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I5 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I4 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I3 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I1 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I1 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L1_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I7 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I6 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I5 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I4 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I3 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I2 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I1 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I0 to match row orient.
Flip instance tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7748__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7748__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7748__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7748__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7748__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7753__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7753__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7753__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7753__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7763__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7763__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7763__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7763__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7763__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7768__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7768__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7768__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7768__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7773__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7773__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7773__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7773__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7773__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7778__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7783__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7783__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7783__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7783__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7783__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7788__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7788__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7788__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7788__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7793__L2_I4 to match row orient.
Flip instance tx_core/dma_reg_tx/net7793__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7793__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7798__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7798__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L2_I4 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7803__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L2_I4 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L2_I3 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L2_I1 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L2_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7813__L1_I0 to match row orient.
Flip instance tx_core/dma_reg_tx/net7818__L2_I2 to match row orient.
Flip instance tx_core/dma_reg_tx/net7818__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net6832__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net6832__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7319__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7329__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7329__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I7 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I6 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I4 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7334__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7339__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7339__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7339__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7339__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7344__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7344__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7344__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7344__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7344__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7349__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7349__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7349__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7349__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7349__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7379__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7379__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7379__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7379__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7379__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7389__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7389__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/net7389__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net6832__L2_I7 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net6832__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net6832__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7324__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7324__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7324__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7329__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7329__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7329__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7339__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7339__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7339__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7344__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7344__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7354__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7354__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7354__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7359__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7359__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7359__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7364__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7364__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7364__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7364__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7364__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7374__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7379__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7379__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7389__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/net7389__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net6832__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net6832__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net6832__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net6832__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7319__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7319__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7324__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7329__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7329__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7334__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7334__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7339__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7339__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7339__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7339__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7339__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7349__L2_I6 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7349__L2_I4 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7349__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7349__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7354__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7354__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7354__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7359__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7364__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7364__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7364__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7364__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7364__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7369__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7369__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7369__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7374__L2_I3 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7374__L2_I2 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7374__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7374__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7374__L1_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7384__L2_I1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7384__L2_I0 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/net7384__L1_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net6817___L2_I3 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net6817___L2_I2 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net6817___L2_I1 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net6817___L2_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net6817___L1_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5463___L2_I2 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5463___L2_I1 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5463___L2_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5463___L1_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5458___L1_I0 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I7 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I6 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I5 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I3 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I2 to match row orient.
Flip instance FECTS_tx_core_tx_rs_net5453___L2_I1 to match row orient.
Flip instance tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/latch to match row orient.
Flip instance tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U1 to match row orient.
Flip instance tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_link_datain_0_d_reg/latch to match row orient.
Flip instance tx_core/axi_master/clk_gate_link_datain_0_d_reg/U1 to match row orient.
Flip instance tx_core/axi_master/clk_gate_link_datain_1_d_reg/U1 to match row orient.
Flip instance tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_haddr0_d_reg/latch to match row orient.
Flip instance tx_core/axi_master/clk_gate_haddr0_d_reg/U1 to match row orient.
Flip instance tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/latch to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U1 to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/latch to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U1 to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/latch to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U1 to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/link_datain_0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_datain_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_datain_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[63] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[61] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[60] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[56] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[55] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[53] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[48] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[46] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[42] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[38] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[35] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[33] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[62] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[59] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[55] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[54] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[53] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[50] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[48] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[45] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[39] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[37] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[35] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[33] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[32] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[16] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt2_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt1_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_1_reg[0] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_1_reg[1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_0_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/cur_chstate_2_reg[1] to match row orient.
Flip instance tx_core/axi_master/cur_state_reg[1] to match row orient.
Flip instance tx_core/axi_master/ch_gnt_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[9] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[11] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[25] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/haddr0_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[13] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[14] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/haddr2_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[61] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[58] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[57] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[54] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[52] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[51] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[50] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[49] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[48] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[47] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[45] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[44] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[41] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[40] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[35] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[34] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[33] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[21] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[20] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[17] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[8] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_2_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[31] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[30] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[29] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[28] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[27] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[26] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[24] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[23] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[22] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[19] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[18] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[15] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[12] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[10] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[7] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[6] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[5] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[4] to match row orient.
Flip instance tx_core/axi_master/haddr1_d_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1] to match row orient.
Flip instance tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0] to match row orient.
Flip instance tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_master/pkt0_fifo/depth_left_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3] to match row orient.
Flip instance tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30] to match row orient.
Flip instance tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U1 to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U1 to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U1 to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/latch to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U1 to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3] to match row orient.
Flip instance tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[4] to match row orient.
Flip instance tx_core/dma_reg_tx/r_ptr_reg[2] to match row orient.
Flip instance tx_core/dma_reg_tx/r_ptr_reg[3] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[3] to match row orient.
Flip instance tx_core/dma_reg_tx/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_vld_2d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[63] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[49] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[48] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load8_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load16_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load40_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load56_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/load64_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin24_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/data24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt2/crc_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_vld_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_vld_2d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[63] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[56] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[51] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[35] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data48_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[52] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load56_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/load64_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin24_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin16_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin32_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin64_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/data24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt1/crc_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/latch to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U1 to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data8_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[63] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[62] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[61] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[60] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[58] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[47] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[41] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[37] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[32] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data64_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[45] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[43] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[42] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[39] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[36] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[33] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data48_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[38] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[34] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data40_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[55] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[54] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[53] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[50] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[46] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[44] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[40] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data56_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load24_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load32_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load40_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load48_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/load56_d_reg to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[10] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin48_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin56_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin32_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin16_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin40_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin64_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[17] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[8] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/data24_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[11] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[29] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[25] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[16] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[5] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crcin8_d_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[21] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[20] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[30] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[22] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[19] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[18] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[15] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[14] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[13] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[12] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[9] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[7] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[6] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[31] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[4] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[24] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[27] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[28] to match row orient.
Flip instance tx_core/tx_crc/crcpkt0/crc_reg[26] to match row orient.
Flip instance tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate to match row orient.
Flip instance tx_core/tx_rs/clk_gate_crc_left_d_reg/latch to match row orient.
Flip instance tx_core/tx_rs/clk_gate_crc_left_d_reg/U1 to match row orient.
Flip instance tx_core/tx_rs/clk_gate_crc_tx_d_reg/latch to match row orient.
Flip instance tx_core/tx_rs/clk_gate_crc_tx_d_reg/U1 to match row orient.
Flip instance tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate to match row orient.
Flip instance tx_core/axi_slave/w_rspch_cur_state_reg[0] to match row orient.
Flip instance tx_core/axi_slave/w_ach_cur_state_reg[0] to match row orient.
Flip instance tx_core/tx_rs/div2_d_reg to match row orient.
Flip instance tx_core/axi_slave/awready_d_reg to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_slave/w_dch_cur_state_reg[1] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[4] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[5] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[7] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[8] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[11] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[12] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[15] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[16] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[17] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[23] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[27] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[28] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[30] to match row orient.
Flip instance tx_core/axi_slave/burst_addr_d_reg[31] to match row orient.
Flip instance tx_core/axi_slave/wready_d_reg to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4] to match row orient.
Flip instance tx_core/tx_rs/gclk_en_d_reg to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[11] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[12] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[23] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[30] to match row orient.
Flip instance tx_core/tx_rs/wakeuptimer_d_reg[31] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/cnt128_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[3] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[4] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[5] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt2_d_reg[7] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[2] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[3] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt1_d_reg[7] to match row orient.
Flip instance tx_core/QOS_selector/qos/queue_gnt_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/crc_bvalid_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[1] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[2] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/pkt_ctrl_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[63] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[61] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[59] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[53] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[51] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[49] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[48] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[47] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[44] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[41] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[40] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[38] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[36] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[35] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[31] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[30] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[29] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[27] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[24] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[23] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[20] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[19] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[17] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[15] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[13] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[10] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_tx_hold_reg[4] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[5] to match row orient.
Flip instance tx_core/tx_rs/bvalid_reg[1] to match row orient.
Flip instance tx_core/tx_rs/crc_bvalid_d_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/w_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/w_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo1/r_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/w_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/w_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/r_ptr_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/r_ptr_reg[3] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[1] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[3] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[4] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[6] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[10] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[11] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[13] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[13] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[15] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[16] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[18] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[20] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[21] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[22] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[22] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[23] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[26] to match row orient.
Flip instance tx_core/tx_rs/crc_tx_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/crc_left_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[11] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[19] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[27] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[28] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[5] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[21] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[29] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[14] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[7] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[23] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[0] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[3] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/w_ptr_reg[2] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/r_ptr_reg[0] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[1] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[6] to match row orient.
Flip instance tx_core/QOS_selector/qos/srv_cnt0_d_reg[7] to match row orient.
Flip instance tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5] to match row orient.
Flip instance tx_core/tx_rs/cur_state_reg[3] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txc_d_reg[1] to match row orient.
Flip instance tx_core/tx_crc/crcfifo0/depth_left_reg[4] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[0] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[8] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[24] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[9] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[17] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[25] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[2] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[10] to match row orient.
Flip instance tx_core/tx_rs/xgmii_txd_d_reg[26] to match row orient.
Flip instance tx_core/tx_crc/crcfifo2/depth_left_reg[4] to match row orient.
Flip instance FECTS_clks_clk___L4_I21 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=515.1M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=92090 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=29744 #term=90384 #term/net=3.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 92090 single + 0 double + 0 multi
Total standard cell length = 64.6564 (mm), area = 0.1597 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.624.
Density for the design = 0.624.
       = stdcell_area 170148 (159701 um^2) / alloc_area 272790 (256041 um^2).
Pin Density = 0.531.
            = total # of pins 90384 / total Instance area 170148.
Identified 62968 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.496e+06 (5.94e+05 9.01e+05)
              Est.  stn bbox = 1.554e+06 (6.30e+05 9.24e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 515.1M
Iteration  2: Total net bbox = 1.188e+06 (5.94e+05 5.93e+05)
              Est.  stn bbox = 1.259e+06 (6.30e+05 6.29e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 515.1M
Iteration  3: Total net bbox = 1.027e+06 (4.54e+05 5.73e+05)
              Est.  stn bbox = 1.120e+06 (5.11e+05 6.08e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 515.1M
Iteration  4: Total net bbox = 9.163e+05 (4.46e+05 4.70e+05)
              Est.  stn bbox = 1.023e+06 (5.01e+05 5.22e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 515.1M
Iteration  5: Total net bbox = 8.588e+05 (3.88e+05 4.71e+05)
              Est.  stn bbox = 9.712e+05 (4.49e+05 5.23e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 515.1M
Iteration  6: Total net bbox = 8.735e+05 (4.12e+05 4.61e+05)
              Est.  stn bbox = 9.958e+05 (4.74e+05 5.22e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 515.1M
Iteration  7: Total net bbox = 8.832e+05 (4.19e+05 4.65e+05)
              Est.  stn bbox = 1.011e+06 (4.86e+05 5.25e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 515.1M
Iteration  8: Total net bbox = 8.828e+05 (4.22e+05 4.61e+05)
              Est.  stn bbox = 1.013e+06 (4.89e+05 5.24e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 515.1M
Iteration  9: Total net bbox = 8.794e+05 (4.19e+05 4.61e+05)
              Est.  stn bbox = 1.011e+06 (4.87e+05 5.24e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 515.1M
Iteration 10: Total net bbox = 8.969e+05 (4.19e+05 4.78e+05)
              Est.  stn bbox = 1.029e+06 (4.87e+05 5.43e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 515.1M
Iteration 11: Total net bbox = 9.067e+05 (4.28e+05 4.78e+05)
              Est.  stn bbox = 1.040e+06 (4.97e+05 5.43e+05)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 515.1M
Iteration 12: Total net bbox = 9.134e+05 (4.28e+05 4.85e+05)
              Est.  stn bbox = 1.047e+06 (4.97e+05 5.50e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 515.1M
Iteration 13: Total net bbox = 9.209e+05 (4.36e+05 4.85e+05)
              Est.  stn bbox = 1.055e+06 (5.05e+05 5.50e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 515.1M
Iteration 14: Total net bbox = 9.298e+05 (4.36e+05 4.94e+05)
              Est.  stn bbox = 1.065e+06 (5.05e+05 5.60e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 515.1M
Iteration 15: Total net bbox = 9.327e+05 (4.39e+05 4.94e+05)
              Est.  stn bbox = 1.068e+06 (5.08e+05 5.60e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 515.1M
Iteration 16: Total net bbox = 9.343e+05 (4.39e+05 4.95e+05)
              Est.  stn bbox = 1.070e+06 (5.08e+05 5.62e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 515.1M
Iteration 17: Total net bbox = 9.200e+05 (4.34e+05 4.86e+05)
              Est.  stn bbox = 1.057e+06 (5.04e+05 5.53e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 515.1M
*** cost = 9.200e+05 (4.34e+05 4.86e+05) (cpu for global=0:00:20.9) real=0:00:21.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:03.2, Real Time = 0:00:03.0
move report: preRPlace moves 6363 insts, mean move: 0.78 um, max move: 3.99 um
	max move on inst (tx_core/axi_master/DP_OP_169J2_122_9900/U6): (224.20, 279.49) --> (225.72, 277.02)
Placement tweakage begins.
wire length = 9.208e+05 = 4.340e+05 H + 4.868e+05 V
wire length = 8.839e+05 = 4.067e+05 H + 4.772e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 36426 insts, mean move: 3.25 um, max move: 98.80 um
	max move on inst (tx_core/axi_master/U1894): (370.12, 472.15) --> (384.94, 388.17)
move report: rPlace moves 12809 insts, mean move: 0.22 um, max move: 4.56 um
	max move on inst (FILL_39937): (318.63, 294.31) --> (320.72, 291.84)
move report: overall moves 39628 insts, mean move: 3.07 um, max move: 98.80 um
	max move on inst (tx_core/axi_master/U1894): (370.12, 472.15) --> (384.94, 388.17)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.80 um
  inst (tx_core/axi_master/U1894) with max move: (370.12, 472.15) -> (384.94, 388.17)
  mean    (X+Y) =         3.97 um
Total instances flipped for legalization: 3523
Total instances moved : 17301
*** cpu=0:00:08.1   mem=515.1M  mem(used)=0.0M***
Total net length = 9.488e+05 (4.386e+05 5.102e+05) (ext = 6.169e+04)
*** End of Placement (cpu=0:00:29.4, real=0:00:30.0, mem=515.1M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Starting IO pin assignment...
INFO: Assigning 56 floating pins in partition eth_core.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Sun Nov 13 18:13:19 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.4-200.fc24.x86_64 x86_64 3.66Ghz)

Begin option processing ...
(from .sroute_27871.conf) srouteConnectPowerBump set to false
(from .sroute_27871.conf) routeSpecial set to true
(from .sroute_27871.conf) srouteConnectBlockPin set to false
(from .sroute_27871.conf) srouteFollowCorePinEnd set to 3
(from .sroute_27871.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_27871.conf) sroutePadPinAllPorts set to true
(from .sroute_27871.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 705.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 26 used
Read in 92090 components
  92090 core components: 0 unplaced, 87799 placed, 4291 fixed
Read in 1264 physical pins
  1264 physical pins: 0 unplaced, 1264 placed, 0 fixed
Read in 1138 nets
Read in 2 special nets, 2 routed
Read in 185444 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 418
  Number of Followpin connections: 209
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 705.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1264 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Sun Nov 13 18:13:21 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Nov 13 18:13:21 2016

sroute post-processing starts at Sun Nov 13 18:13:21 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Nov 13 18:13:21 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 505.08 megs
<CMD> trialRoute
*** Starting trialRoute (mem=505.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1265, multi-gpins=3457, moved blk term=0/0

Phase 1a route (0:00:00.2 505.1M):
Est net length = 8.955e+05um = 4.094e+05H + 4.861e+05V
Usage: (18.3%H 20.3%V) = (5.635e+05um 8.737e+05um) = (586671 354801)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 261 = 0 (0.00% H) + 261 (0.20% V)

Phase 1b route (0:00:00.2 505.1M):
Usage: (18.3%H 20.3%V) = (5.627e+05um 8.737e+05um) = (585894 354801)
Overflow: 260 = 0 (0.00% H) + 260 (0.20% V)

Phase 1c route (0:00:00.1 505.1M):
Usage: (18.2%H 20.3%V) = (5.622e+05um 8.737e+05um) = (585299 354782)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.1 505.1M):
Usage: (18.2%H 20.3%V) = (5.622e+05um 8.737e+05um) = (585307 354791)
Overflow: 242 = 0 (0.00% H) + 242 (0.19% V)

Phase 1e route (0:00:00.1 505.1M):
Usage: (18.2%H 20.3%V) = (5.622e+05um 8.738e+05um) = (585365 354833)
Overflow: 221 = 0 (0.00% H) + 221 (0.17% V)

Phase 1f route (0:00:00.1 505.1M):
Usage: (18.2%H 20.3%V) = (5.623e+05um 8.739e+05um) = (585419 354860)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	14	 0.01%
 -2:	0	 0.00%	23	 0.02%
 -1:	0	 0.00%	55	 0.04%
--------------------------------------
  0:	0	 0.00%	194	 0.15%
  1:	1	 0.00%	212	 0.16%
  2:	5	 0.00%	322	 0.25%
  3:	12	 0.01%	1074	 0.83%
  4:	29	 0.02%	2119	 1.63%
  5:	25	 0.02%	3201	 2.46%
  6:	61	 0.05%	4494	 3.46%
  7:	93	 0.07%	7313	 5.63%
  8:	140	 0.11%	10333	 7.95%
  9:	275	 0.21%	13689	10.53%
 10:	403	 0.31%	17075	13.14%
 11:	669	 0.51%	18406	14.16%
 12:	3401	 2.62%	19675	15.14%
 13:	4509	 3.47%	14060	10.82%
 14:	3458	 2.66%	7835	 6.03%
 15:	3574	 2.75%	5111	 3.93%
 16:	4282	 3.30%	2595	 2.00%
 17:	6938	 5.34%	22	 0.02%
 18:	9938	 7.65%	0	 0.00%
 19:	10643	 8.19%	0	 0.00%
 20:	81494	62.71%	2092	 1.61%


Global route (cpu=0.8s real=1.0s 505.1M)
Phase 1l route (0:00:01.1 505.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.4%H 20.6%V) = (5.676e+05um 8.872e+05um) = (590705 360324)
Overflow: 205 = 0 (0.00% H) + 205 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	2	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	16	 0.01%
 -3:	0	 0.00%	14	 0.01%
 -2:	0	 0.00%	23	 0.02%
 -1:	0	 0.00%	62	 0.05%
--------------------------------------
  0:	0	 0.00%	200	 0.15%
  1:	1	 0.00%	218	 0.17%
  2:	5	 0.00%	372	 0.29%
  3:	14	 0.01%	1205	 0.93%
  4:	28	 0.02%	2256	 1.74%
  5:	27	 0.02%	3397	 2.61%
  6:	61	 0.05%	4710	 3.62%
  7:	100	 0.08%	7399	 5.69%
  8:	147	 0.11%	10277	 7.91%
  9:	286	 0.22%	13538	10.42%
 10:	412	 0.32%	16884	12.99%
 11:	709	 0.55%	18249	14.04%
 12:	3416	 2.63%	19542	15.04%
 13:	4549	 3.50%	13992	10.77%
 14:	3526	 2.71%	7790	 5.99%
 15:	3608	 2.78%	5097	 3.92%
 16:	4386	 3.38%	2575	 1.98%
 17:	7019	 5.40%	21	 0.02%
 18:	9976	 7.68%	0	 0.00%
 19:	10743	 8.27%	0	 0.00%
 20:	80937	62.28%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.1 505.1M) ***


Total length: 9.883e+05um, number of vias: 190185
M1(H) length: 5.200e+03um, number of vias: 89255
M2(V) length: 3.391e+05um, number of vias: 81310
M3(H) length: 4.302e+05um, number of vias: 17524
M4(V) length: 1.709e+05um, number of vias: 1100
M5(H) length: 1.391e+04um, number of vias: 761
M6(V) length: 2.879e+04um, number of vias: 115
M7(H) length: 4.438e+01um, number of vias: 64
M8(V) length: 6.670e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 5.709e+01um
*** Completed Phase 2 route (0:00:01.2 505.1M) ***

*** Finished all Phases (cpu=0:00:03.4 mem=505.1M) ***
Peak Memory Usage was 505.1M 
*** Finished trialRoute (cpu=0:00:03.6 mem=505.1M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'eth_core' of instances=92090 and nets=31834 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 505.1M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 505.1M)
Extracted 20.0006% (CPU Time= 0:00:00.5  MEM= 505.1M)
Extracted 30.0006% (CPU Time= 0:00:00.6  MEM= 505.1M)
Extracted 40.0005% (CPU Time= 0:00:00.8  MEM= 505.1M)
Extracted 50.0008% (CPU Time= 0:00:01.0  MEM= 505.1M)
Extracted 60.0007% (CPU Time= 0:00:01.3  MEM= 505.1M)
Extracted 70.0006% (CPU Time= 0:00:01.6  MEM= 505.1M)
Extracted 80.0006% (CPU Time= 0:00:02.1  MEM= 505.1M)
Extracted 90.0005% (CPU Time= 0:00:02.3  MEM= 505.1M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 505.1M)
Nr. Extracted Resistors     : 444733
Nr. Extracted Ground Cap.   : 473978
Nr. Extracted Coupling Cap. : 1173900
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 505.1M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 29744 times net's RC data read were performed.
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:09.0  MEM: 505.082M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 505.1M, InitMEM = 505.1M)
Number of Loop : 5
Start delay calculation (mem=505.082M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 505.1M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 29744 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=505.082M 0)
*** CDM Built up (cpu=0:00:05.9  real=0:00:12.0  mem= 505.1M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 505.1M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=505.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=505.1M) ***

Extraction called for design 'eth_core' of instances=92090 and nets=31834 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 505.082M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.306  |
|           TNS (ns):| -5017.4 |
|    Violating Paths:|  2091   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   7228 (7228)    |   -0.510   |   7235 (7235)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.083%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 505.1M **
*** Starting optimizing excluded clock nets MEM= 505.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 505.1M) ***
*info: Start fixing DRV (Mem = 505.08M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (505.1M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=505.1M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600829
Start fixing design rules ... (0:00:00.3 505.1M)
Done fixing design rule (0:00:02.3 505.1M)

Summary:
734 buffers added on 733 nets (with 335 drivers resized)

Density after buffering = 0.606174
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.6, Real Time = 0:00:04.0
move report: preRPlace moves 2428 insts, mean move: 0.42 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OFC104_n3947): (82.84, 309.13) --> (82.46, 311.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2428 insts, mean move: 0.42 um, max move: 2.85 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OFC104_n3947): (82.84, 309.13) --> (82.46, 311.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.85 um
  inst (tx_core/tx_crc/crcpkt0/FE_OFC104_n3947) with max move: (82.84, 309.13) -> (82.46, 311.6)
  mean    (X+Y) =         0.42 um
Total instances moved : 1743
*** cpu=0:00:03.7   mem=505.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:06.7 505.1M)

*** Starting trialRoute (mem=505.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1265, multi-gpins=3458, moved blk term=0/0

Phase 1a route (0:00:00.2 505.1M):
Est net length = 8.968e+05um = 4.107e+05H + 4.861e+05V
Usage: (18.4%H 20.4%V) = (5.656e+05um 8.776e+05um) = (588937 356396)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.649e+05um 8.776e+05um) = (588169 356396)
Overflow: 261 = 0 (0.00% H) + 261 (0.20% V)

Phase 1c route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.644e+05um 8.776e+05um) = (587602 356383)
Overflow: 253 = 0 (0.00% H) + 253 (0.19% V)

Phase 1d route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.644e+05um 8.776e+05um) = (587613 356394)
Overflow: 240 = 0 (0.00% H) + 240 (0.18% V)

Phase 1e route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.644e+05um 8.778e+05um) = (587677 356437)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.645e+05um 8.778e+05um) = (587719 356456)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	52	 0.04%
--------------------------------------
  0:	0	 0.00%	197	 0.15%
  1:	2	 0.00%	206	 0.16%
  2:	4	 0.00%	334	 0.26%
  3:	12	 0.01%	1098	 0.84%
  4:	25	 0.02%	2119	 1.63%
  5:	26	 0.02%	3193	 2.46%
  6:	67	 0.05%	4493	 3.46%
  7:	101	 0.08%	7350	 5.66%
  8:	138	 0.11%	10423	 8.02%
  9:	295	 0.23%	13827	10.64%
 10:	381	 0.29%	17042	13.11%
 11:	677	 0.52%	18391	14.15%
 12:	3399	 2.62%	19636	15.11%
 13:	4524	 3.48%	14044	10.81%
 14:	3473	 2.67%	7741	 5.96%
 15:	3559	 2.74%	5027	 3.87%
 16:	4312	 3.32%	2588	 1.99%
 17:	7122	 5.48%	22	 0.02%
 18:	9858	 7.59%	0	 0.00%
 19:	10717	 8.25%	0	 0.00%
 20:	81258	62.53%	2092	 1.61%


Global route (cpu=0.8s real=0.0s 505.1M)
Phase 1l route (0:00:01.1 505.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.698e+05um 8.913e+05um) = (593031 361963)
Overflow: 206 = 0 (0.00% H) + 206 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	58	 0.04%
--------------------------------------
  0:	1	 0.00%	207	 0.16%
  1:	1	 0.00%	219	 0.17%
  2:	4	 0.00%	387	 0.30%
  3:	13	 0.01%	1231	 0.95%
  4:	25	 0.02%	2225	 1.71%
  5:	27	 0.02%	3390	 2.61%
  6:	69	 0.05%	4725	 3.64%
  7:	106	 0.08%	7415	 5.71%
  8:	149	 0.11%	10402	 8.00%
  9:	310	 0.24%	13671	10.52%
 10:	381	 0.29%	16858	12.97%
 11:	711	 0.55%	18208	14.01%
 12:	3425	 2.64%	19525	15.03%
 13:	4570	 3.52%	13949	10.73%
 14:	3548	 2.73%	7710	 5.93%
 15:	3601	 2.77%	5011	 3.86%
 16:	4394	 3.38%	2569	 1.98%
 17:	7210	 5.55%	21	 0.02%
 18:	9891	 7.61%	0	 0.00%
 19:	10827	 8.33%	0	 0.00%
 20:	80687	62.09%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.1 505.1M) ***


Total length: 9.906e+05um, number of vias: 193415
M1(H) length: 5.269e+03um, number of vias: 90713
M2(V) length: 3.369e+05um, number of vias: 82988
M3(H) length: 4.310e+05um, number of vias: 17595
M4(V) length: 1.747e+05um, number of vias: 1118
M5(H) length: 1.456e+04um, number of vias: 758
M6(V) length: 2.801e+04um, number of vias: 119
M7(H) length: 3.794e+01um, number of vias: 68
M8(V) length: 1.024e+02um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 505.1M) ***

*** Finished all Phases (cpu=0:00:03.5 mem=505.1M) ***
Peak Memory Usage was 505.1M 
*** Finished trialRoute (cpu=0:00:03.7 mem=505.1M) ***

Extraction called for design 'eth_core' of instances=92819 and nets=32563 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 505.082M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 505.1M, InitMEM = 505.1M)
Number of Loop : 5
Start delay calculation (mem=505.082M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=505.082M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 505.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    6590
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7228
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (505.1M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=505.1M) ***
Start fixing design rules ... (0:00:00.4 505.1M)
Done fixing design rule (0:00:00.7 505.1M)

Summary:
31 buffers added on 30 nets (with 11 drivers resized)

Density after buffering = 0.606355
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.5, Real Time = 0:00:03.0
move report: preRPlace moves 98 insts, mean move: 0.41 um, max move: 0.76 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OFC771_n3254): (246.24, 442.51) --> (247.00, 442.51)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 98 insts, mean move: 0.41 um, max move: 0.76 um
	max move on inst (tx_core/tx_crc/crcpkt0/FE_OFC771_n3254): (246.24, 442.51) --> (247.00, 442.51)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.76 um
  inst (tx_core/tx_crc/crcpkt0/FE_OFC771_n3254) with max move: (246.24, 442.51) -> (247, 442.51)
  mean    (X+Y) =         0.39 um
Total instances moved : 65
*** cpu=0:00:03.6   mem=505.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:04.9 505.1M)

*** Starting trialRoute (mem=505.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1262, multi-gpins=3450, moved blk term=0/0

Phase 1a route (0:00:00.2 505.1M):
Est net length = 8.969e+05um = 4.108e+05H + 4.861e+05V
Usage: (18.4%H 20.4%V) = (5.657e+05um 8.778e+05um) = (589005 356445)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.650e+05um 8.778e+05um) = (588244 356445)
Overflow: 259 = 0 (0.00% H) + 259 (0.20% V)

Phase 1c route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.644e+05um 8.777e+05um) = (587692 356432)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.644e+05um 8.778e+05um) = (587702 356443)
Overflow: 239 = 0 (0.00% H) + 239 (0.18% V)

Phase 1e route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.645e+05um 8.779e+05um) = (587764 356485)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.645e+05um 8.779e+05um) = (587805 356504)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	52	 0.04%
--------------------------------------
  0:	0	 0.00%	200	 0.15%
  1:	2	 0.00%	200	 0.15%
  2:	4	 0.00%	334	 0.26%
  3:	12	 0.01%	1087	 0.84%
  4:	25	 0.02%	2119	 1.63%
  5:	26	 0.02%	3192	 2.46%
  6:	65	 0.05%	4508	 3.47%
  7:	102	 0.08%	7350	 5.66%
  8:	138	 0.11%	10433	 8.03%
  9:	291	 0.22%	13834	10.65%
 10:	385	 0.30%	17059	13.13%
 11:	683	 0.53%	18381	14.14%
 12:	3393	 2.61%	19632	15.11%
 13:	4537	 3.49%	14026	10.79%
 14:	3455	 2.66%	7731	 5.95%
 15:	3572	 2.75%	5030	 3.87%
 16:	4325	 3.33%	2593	 2.00%
 17:	7115	 5.48%	22	 0.02%
 18:	9862	 7.59%	0	 0.00%
 19:	10734	 8.26%	0	 0.00%
 20:	81224	62.50%	2092	 1.61%


Global route (cpu=0.8s real=1.0s 505.1M)
Phase 1l route (0:00:01.1 505.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.699e+05um 8.914e+05um) = (593110 361995)
Overflow: 205 = 0 (0.00% H) + 205 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	57	 0.04%
--------------------------------------
  0:	1	 0.00%	208	 0.16%
  1:	1	 0.00%	212	 0.16%
  2:	4	 0.00%	385	 0.30%
  3:	13	 0.01%	1220	 0.94%
  4:	26	 0.02%	2232	 1.72%
  5:	26	 0.02%	3390	 2.61%
  6:	67	 0.05%	4745	 3.65%
  7:	107	 0.08%	7417	 5.71%
  8:	146	 0.11%	10394	 8.00%
  9:	308	 0.24%	13681	10.53%
 10:	384	 0.30%	16879	12.99%
 11:	718	 0.55%	18201	14.01%
 12:	3423	 2.63%	19521	15.02%
 13:	4583	 3.53%	13930	10.72%
 14:	3530	 2.72%	7700	 5.93%
 15:	3617	 2.78%	5014	 3.86%
 16:	4398	 3.38%	2574	 1.98%
 17:	7208	 5.55%	21	 0.02%
 18:	9885	 7.61%	0	 0.00%
 19:	10852	 8.35%	0	 0.00%
 20:	80653	62.06%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.2 505.1M) ***


Total length: 9.908e+05um, number of vias: 193500
M1(H) length: 5.271e+03um, number of vias: 90765
M2(V) length: 3.369e+05um, number of vias: 83043
M3(H) length: 4.312e+05um, number of vias: 17566
M4(V) length: 1.744e+05um, number of vias: 1123
M5(H) length: 1.442e+04um, number of vias: 768
M6(V) length: 2.845e+04um, number of vias: 115
M7(H) length: 3.402e+01um, number of vias: 64
M8(V) length: 6.538e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 505.1M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=505.1M) ***
Peak Memory Usage was 505.1M 
*** Finished trialRoute (cpu=0:00:03.8 mem=505.1M) ***

Extraction called for design 'eth_core' of instances=92845 and nets=32589 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 505.082M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 505.1M, InitMEM = 505.1M)
Number of Loop : 5
Start delay calculation (mem=505.082M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=505.082M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 505.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    6585
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6590
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (505.1M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=505.1M) ***
Start fixing design rules ... (0:00:00.3 505.1M)
Done fixing design rule (0:00:00.8 505.1M)

Summary:
69 buffers added on 69 nets (with 0 driver resized)

Density after buffering = 0.607044
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.1, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.2   mem=505.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:04.7 505.1M)

*** Starting trialRoute (mem=505.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1262, multi-gpins=3450, moved blk term=0/0

Phase 1a route (0:00:00.2 505.1M):
Est net length = 8.971e+05um = 4.109e+05H + 4.862e+05V
Usage: (18.4%H 20.4%V) = (5.659e+05um 8.782e+05um) = (589177 356617)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.651e+05um 8.782e+05um) = (588416 356617)
Overflow: 260 = 0 (0.00% H) + 260 (0.20% V)

Phase 1c route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587867 356604)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.2 505.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587877 356615)
Overflow: 240 = 0 (0.00% H) + 240 (0.18% V)

Phase 1e route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587941 356658)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 505.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587982 356677)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	52	 0.04%
--------------------------------------
  0:	0	 0.00%	200	 0.15%
  1:	2	 0.00%	200	 0.15%
  2:	4	 0.00%	336	 0.26%
  3:	12	 0.01%	1080	 0.83%
  4:	26	 0.02%	2136	 1.64%
  5:	26	 0.02%	3190	 2.45%
  6:	66	 0.05%	4512	 3.47%
  7:	99	 0.08%	7366	 5.67%
  8:	139	 0.11%	10426	 8.02%
  9:	294	 0.23%	13824	10.64%
 10:	392	 0.30%	17063	13.13%
 11:	688	 0.53%	18388	14.15%
 12:	3400	 2.62%	19631	15.11%
 13:	4533	 3.49%	14022	10.79%
 14:	3445	 2.65%	7704	 5.93%
 15:	3594	 2.77%	5037	 3.88%
 16:	4303	 3.31%	2594	 2.00%
 17:	7099	 5.46%	22	 0.02%
 18:	9883	 7.61%	0	 0.00%
 19:	10732	 8.26%	0	 0.00%
 20:	81213	62.50%	2092	 1.61%


Global route (cpu=0.8s real=1.0s 505.1M)
Phase 1l route (0:00:01.1 505.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.700e+05um 8.918e+05um) = (593285 362162)
Overflow: 205 = 0 (0.00% H) + 205 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	57	 0.04%
--------------------------------------
  0:	1	 0.00%	207	 0.16%
  1:	1	 0.00%	214	 0.16%
  2:	4	 0.00%	383	 0.29%
  3:	13	 0.01%	1219	 0.94%
  4:	27	 0.02%	2237	 1.72%
  5:	25	 0.02%	3402	 2.62%
  6:	69	 0.05%	4741	 3.65%
  7:	104	 0.08%	7432	 5.72%
  8:	148	 0.11%	10388	 7.99%
  9:	308	 0.24%	13672	10.52%
 10:	393	 0.30%	16887	12.99%
 11:	717	 0.55%	18211	14.01%
 12:	3442	 2.65%	19517	15.02%
 13:	4574	 3.52%	13925	10.72%
 14:	3515	 2.70%	7672	 5.90%
 15:	3651	 2.81%	5021	 3.86%
 16:	4365	 3.36%	2575	 1.98%
 17:	7195	 5.54%	21	 0.02%
 18:	9895	 7.61%	0	 0.00%
 19:	10867	 8.36%	0	 0.00%
 20:	80636	62.05%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.2 505.1M) ***


Total length: 9.910e+05um, number of vias: 193756
M1(H) length: 5.285e+03um, number of vias: 90903
M2(V) length: 3.367e+05um, number of vias: 83162
M3(H) length: 4.308e+05um, number of vias: 17555
M4(V) length: 1.742e+05um, number of vias: 1132
M5(H) length: 1.490e+04um, number of vias: 769
M6(V) length: 2.894e+04um, number of vias: 115
M7(H) length: 3.486e+01um, number of vias: 64
M8(V) length: 6.538e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 505.1M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=505.1M) ***
Peak Memory Usage was 505.1M 
*** Finished trialRoute (cpu=0:00:03.9 mem=505.1M) ***

Extraction called for design 'eth_core' of instances=92914 and nets=32658 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 505.082M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 505.1M, InitMEM = 505.1M)
Number of Loop : 5
Start delay calculation (mem=505.082M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=505.082M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:03.0  mem= 505.1M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6585
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:35, Mem = 505.08M).

------------------------------------------------------------
     Summary (cpu=0.58min real=0.63min mem=505.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.680  |
|           TNS (ns):| -3627.8 |
|    Violating Paths:|  1698   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.244   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.704%
Routing Overflow: 0.00% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:42, mem = 505.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:42, mem = 505.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.680  | -6.961  | -7.680  | -0.793  | -1.037  | -0.887  |
|           TNS (ns):| -3627.8 | -2877.5 | -3387.1 | -41.347 | -85.414 | -22.697 |
|    Violating Paths:|  1698   |  1308   |  1298   |   140   |   182   |   51    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.244   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.704%
Routing Overflow: 0.00% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:44, mem = 505.1M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=500.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=500.1M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=500.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 500.078M)

Start to trace clock trees ...
*** Begin Tracer (mem=500.1M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=500.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.3, real=0:00:01.0, mem=500.1M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=500.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 500.1M):
Number of multi-gpin terms=1262, multi-gpins=3450, moved blk term=0/0

Phase 1a route (0:00:00.2 500.1M):
Est net length = 8.971e+05um = 4.109e+05H + 4.862e+05V
Usage: (18.4%H 20.4%V) = (5.659e+05um 8.782e+05um) = (589177 356617)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.2 500.1M):
Usage: (18.3%H 20.4%V) = (5.651e+05um 8.782e+05um) = (588416 356617)
Overflow: 260 = 0 (0.00% H) + 260 (0.20% V)

Phase 1c route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587867 356604)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587877 356615)
Overflow: 240 = 0 (0.00% H) + 240 (0.18% V)

Phase 1e route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587941 356658)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587982 356677)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Phase 1g route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.648e+05um 8.784e+05um) = (588027 356701)
Overflow: 181 = 0 (0.00% H) + 181 (0.14% V)

Phase 1h route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.648e+05um 8.784e+05um) = (588027 356701)
Overflow: 181 = 0 (0.00% H) + 181 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	38	 0.03%
--------------------------------------
  0:	0	 0.00%	215	 0.17%
  1:	2	 0.00%	202	 0.16%
  2:	4	 0.00%	334	 0.26%
  3:	12	 0.01%	1083	 0.83%
  4:	26	 0.02%	2127	 1.64%
  5:	27	 0.02%	3196	 2.46%
  6:	66	 0.05%	4507	 3.47%
  7:	101	 0.08%	7374	 5.67%
  8:	136	 0.10%	10420	 8.02%
  9:	295	 0.23%	13828	10.64%
 10:	391	 0.30%	17071	13.14%
 11:	689	 0.53%	18399	14.16%
 12:	3400	 2.62%	19610	15.09%
 13:	4535	 3.49%	14024	10.79%
 14:	3444	 2.65%	7702	 5.93%
 15:	3594	 2.77%	5037	 3.88%
 16:	4305	 3.31%	2594	 2.00%
 17:	7101	 5.46%	22	 0.02%
 18:	9886	 7.61%	0	 0.00%
 19:	10727	 8.25%	0	 0.00%
 20:	81209	62.49%	2092	 1.61%


Global route (cpu=1.0s real=1.0s 500.1M)
Phase 1l route (0:00:01.1 500.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.701e+05um 8.918e+05um) = (593335 362190)
Overflow: 192 = 0 (0.00% H) + 192 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	23	 0.02%
 -1:	0	 0.00%	45	 0.03%
--------------------------------------
  0:	1	 0.00%	223	 0.17%
  1:	1	 0.00%	216	 0.17%
  2:	4	 0.00%	380	 0.29%
  3:	13	 0.01%	1220	 0.94%
  4:	27	 0.02%	2228	 1.71%
  5:	27	 0.02%	3408	 2.62%
  6:	67	 0.05%	4740	 3.65%
  7:	107	 0.08%	7435	 5.72%
  8:	147	 0.11%	10385	 7.99%
  9:	309	 0.24%	13675	10.52%
 10:	392	 0.30%	16895	13.00%
 11:	716	 0.55%	18222	14.02%
 12:	3440	 2.65%	19496	15.00%
 13:	4580	 3.52%	13927	10.72%
 14:	3512	 2.70%	7670	 5.90%
 15:	3650	 2.81%	5021	 3.86%
 16:	4366	 3.36%	2575	 1.98%
 17:	7195	 5.54%	21	 0.02%
 18:	9902	 7.62%	0	 0.00%
 19:	10862	 8.36%	0	 0.00%
 20:	80632	62.05%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.3 500.1M) ***


Total length: 9.910e+05um, number of vias: 193807
M1(H) length: 5.285e+03um, number of vias: 90903
M2(V) length: 3.368e+05um, number of vias: 83189
M3(H) length: 4.308e+05um, number of vias: 17569
M4(V) length: 1.741e+05um, number of vias: 1136
M5(H) length: 1.490e+04um, number of vias: 771
M6(V) length: 2.892e+04um, number of vias: 117
M7(H) length: 3.849e+01um, number of vias: 66
M8(V) length: 7.962e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 500.1M) ***

*** Finished all Phases (cpu=0:00:03.7 mem=500.1M) ***
Peak Memory Usage was 500.1M 
*** Finished trialRoute (cpu=0:00:03.9 mem=500.1M) ***

<CMD> extractRC
Extraction called for design 'eth_core' of instances=92914 and nets=32658 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 500.078M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...
..........|..........|......
Total number of adjacent register pair is 261879.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(F): tx_core/axi_master/clk_gate_link_datain_2_d_reg/latch/CLK 666.2(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK 483.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 483.1~720.4(ps)        0~10(ps)            
Fall Phase Delay               : 499.9~686.4(ps)        0~10(ps)            
Trig. Edge Skew                : 183.1(ps)              138(ps)             
Rise Skew                      : 237.3(ps)              
Fall Skew                      : 186.5(ps)              
Max. Rise Buffer Tran.         : 428.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 365.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 338.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 296.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 28(ps)                 0(ps)               
Min. Fall Sink Tran.           : 30.8(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 261879                 

Max. Local Skew                : 135.2(ps)              
  tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK(R)->
  tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.0)


*** End reportClockTree (cpu=0:00:01.0, real=0:00:01.0, mem=500.1M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 473
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(F): tx_core/axi_master/clk_gate_link_datain_2_d_reg/latch/CLK 666.2(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK 483.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 483.1~720.4(ps)        0~10(ps)            
Fall Phase Delay               : 499.9~686.4(ps)        0~10(ps)            
Trig. Edge Skew                : 183.1(ps)              138(ps)             
Rise Skew                      : 237.3(ps)              
Fall Skew                      : 186.5(ps)              
Max. Rise Buffer Tran.         : 428.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 365.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 338.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 296.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 28(ps)                 0(ps)               
Min. Fall Sink Tran.           : 30.8(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.2)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:01.0, mem=500.1M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 500.1M, InitMEM = 500.1M)
Number of Loop : 5
Start delay calculation (mem=500.078M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=500.078M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 500.1M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 500.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=500.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=500.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.032  |
|           TNS (ns):| -2940.9 |
|    Violating Paths:|  1520   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.244   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.704%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 500.1M **
*** Starting optimizing excluded clock nets MEM= 500.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 500.1M) ***
*** Starting optimizing excluded clock nets MEM= 500.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 500.1M) ***
*info: Start fixing DRV (Mem = 500.08M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (500.1M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=500.1M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.607044
Start fixing design rules ... (0:00:00.4 500.1M)
Done fixing design rule (0:00:00.6 500.1M)

Summary:
5 buffers added on 4 nets (with 0 driver resized)

Density after buffering = 0.607083
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.2, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.3   mem=500.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:04.5 500.1M)

*** Starting trialRoute (mem=500.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1262, multi-gpins=3450, moved blk term=0/0

Phase 1a route (0:00:00.2 500.1M):
Est net length = 8.971e+05um = 4.109e+05H + 4.862e+05V
Usage: (18.4%H 20.4%V) = (5.659e+05um 8.782e+05um) = (589177 356617)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.2 500.1M):
Usage: (18.3%H 20.4%V) = (5.651e+05um 8.782e+05um) = (588416 356617)
Overflow: 260 = 0 (0.00% H) + 260 (0.20% V)

Phase 1c route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587867 356604)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587877 356615)
Overflow: 240 = 0 (0.00% H) + 240 (0.18% V)

Phase 1e route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587941 356658)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587982 356677)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	52	 0.04%
--------------------------------------
  0:	0	 0.00%	200	 0.15%
  1:	2	 0.00%	200	 0.15%
  2:	4	 0.00%	336	 0.26%
  3:	12	 0.01%	1080	 0.83%
  4:	26	 0.02%	2136	 1.64%
  5:	26	 0.02%	3190	 2.45%
  6:	66	 0.05%	4512	 3.47%
  7:	99	 0.08%	7366	 5.67%
  8:	139	 0.11%	10426	 8.02%
  9:	294	 0.23%	13824	10.64%
 10:	392	 0.30%	17063	13.13%
 11:	688	 0.53%	18388	14.15%
 12:	3400	 2.62%	19631	15.11%
 13:	4533	 3.49%	14022	10.79%
 14:	3445	 2.65%	7704	 5.93%
 15:	3594	 2.77%	5037	 3.88%
 16:	4303	 3.31%	2594	 2.00%
 17:	7099	 5.46%	22	 0.02%
 18:	9883	 7.61%	0	 0.00%
 19:	10732	 8.26%	0	 0.00%
 20:	81213	62.50%	2092	 1.61%


Global route (cpu=0.8s real=1.0s 500.1M)
Phase 1l route (0:00:01.1 500.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.700e+05um 8.918e+05um) = (593285 362162)
Overflow: 205 = 0 (0.00% H) + 205 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	57	 0.04%
--------------------------------------
  0:	1	 0.00%	207	 0.16%
  1:	1	 0.00%	214	 0.16%
  2:	4	 0.00%	383	 0.29%
  3:	13	 0.01%	1219	 0.94%
  4:	27	 0.02%	2237	 1.72%
  5:	25	 0.02%	3402	 2.62%
  6:	69	 0.05%	4741	 3.65%
  7:	104	 0.08%	7432	 5.72%
  8:	148	 0.11%	10388	 7.99%
  9:	308	 0.24%	13672	10.52%
 10:	393	 0.30%	16887	12.99%
 11:	717	 0.55%	18211	14.01%
 12:	3442	 2.65%	19517	15.02%
 13:	4574	 3.52%	13925	10.72%
 14:	3515	 2.70%	7672	 5.90%
 15:	3651	 2.81%	5021	 3.86%
 16:	4365	 3.36%	2575	 1.98%
 17:	7195	 5.54%	21	 0.02%
 18:	9895	 7.61%	0	 0.00%
 19:	10867	 8.36%	0	 0.00%
 20:	80636	62.05%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.2 500.1M) ***


Total length: 9.910e+05um, number of vias: 193756
M1(H) length: 5.285e+03um, number of vias: 90903
M2(V) length: 3.367e+05um, number of vias: 83162
M3(H) length: 4.308e+05um, number of vias: 17555
M4(V) length: 1.742e+05um, number of vias: 1132
M5(H) length: 1.490e+04um, number of vias: 769
M6(V) length: 2.894e+04um, number of vias: 115
M7(H) length: 3.486e+01um, number of vias: 64
M8(V) length: 6.538e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 500.1M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=500.1M) ***
Peak Memory Usage was 500.1M 
*** Finished trialRoute (cpu=0:00:03.9 mem=500.1M) ***

Extraction called for design 'eth_core' of instances=92914 and nets=32658 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 500.078M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 500.1M, InitMEM = 500.1M)
Number of Loop : 5
Start delay calculation (mem=500.078M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=500.078M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 500.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (500.1M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=500.1M) ***
Start fixing design rules ... (0:00:00.4 500.1M)
Done fixing design rule (0:00:00.8 500.1M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.607065
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 441 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.1, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.2   mem=500.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:04.6 500.1M)

*** Starting trialRoute (mem=500.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 642
There are 642 nets with 1 extra space.
routingBox: (0 0) (1116440 1107800)
coreBox:    (40280 40280) (1076440 1067800)
There are 642 prerouted nets with extraSpace.
Number of multi-gpin terms=1262, multi-gpins=3450, moved blk term=0/0

Phase 1a route (0:00:00.2 500.1M):
Est net length = 8.971e+05um = 4.109e+05H + 4.862e+05V
Usage: (18.4%H 20.4%V) = (5.659e+05um 8.782e+05um) = (589184 356620)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 263 = 0 (0.00% H) + 263 (0.20% V)

Phase 1b route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.651e+05um 8.782e+05um) = (588423 356620)
Overflow: 260 = 0 (0.00% H) + 260 (0.20% V)

Phase 1c route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587874 356607)
Overflow: 252 = 0 (0.00% H) + 252 (0.19% V)

Phase 1d route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.646e+05um 8.782e+05um) = (587884 356618)
Overflow: 240 = 0 (0.00% H) + 240 (0.18% V)

Phase 1e route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587948 356661)
Overflow: 217 = 0 (0.00% H) + 217 (0.17% V)

Phase 1f route (0:00:00.1 500.1M):
Usage: (18.3%H 20.4%V) = (5.647e+05um 8.783e+05um) = (587989 356680)
Overflow: 195 = 0 (0.00% H) + 195 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-13:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	3	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	9	 0.01%
 -4:	0	 0.00%	15	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	52	 0.04%
--------------------------------------
  0:	0	 0.00%	200	 0.15%
  1:	2	 0.00%	200	 0.15%
  2:	4	 0.00%	336	 0.26%
  3:	12	 0.01%	1080	 0.83%
  4:	26	 0.02%	2136	 1.64%
  5:	26	 0.02%	3190	 2.45%
  6:	66	 0.05%	4512	 3.47%
  7:	99	 0.08%	7367	 5.67%
  8:	139	 0.11%	10425	 8.02%
  9:	294	 0.23%	13823	10.64%
 10:	392	 0.30%	17065	13.13%
 11:	688	 0.53%	18387	14.15%
 12:	3400	 2.62%	19633	15.11%
 13:	4533	 3.49%	14020	10.79%
 14:	3446	 2.65%	7704	 5.93%
 15:	3593	 2.76%	5037	 3.88%
 16:	4303	 3.31%	2594	 2.00%
 17:	7099	 5.46%	22	 0.02%
 18:	9883	 7.61%	0	 0.00%
 19:	10734	 8.26%	0	 0.00%
 20:	81211	62.49%	2092	 1.61%


Global route (cpu=0.8s real=1.0s 500.1M)
Phase 1l route (0:00:01.1 500.1M):
There are 642 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (18.5%H 20.7%V) = (5.701e+05um 8.918e+05um) = (593292 362165)
Overflow: 205 = 0 (0.00% H) + 205 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-14:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	2	 0.00%
 -8:	0	 0.00%	3	 0.00%
 -7:	0	 0.00%	4	 0.00%
 -6:	0	 0.00%	3	 0.00%
 -5:	0	 0.00%	8	 0.01%
 -4:	0	 0.00%	17	 0.01%
 -3:	0	 0.00%	15	 0.01%
 -2:	0	 0.00%	24	 0.02%
 -1:	0	 0.00%	57	 0.04%
--------------------------------------
  0:	1	 0.00%	207	 0.16%
  1:	1	 0.00%	214	 0.16%
  2:	4	 0.00%	383	 0.29%
  3:	13	 0.01%	1219	 0.94%
  4:	27	 0.02%	2237	 1.72%
  5:	25	 0.02%	3402	 2.62%
  6:	69	 0.05%	4741	 3.65%
  7:	104	 0.08%	7433	 5.72%
  8:	148	 0.11%	10387	 7.99%
  9:	308	 0.24%	13671	10.52%
 10:	393	 0.30%	16889	13.00%
 11:	717	 0.55%	18210	14.01%
 12:	3442	 2.65%	19519	15.02%
 13:	4574	 3.52%	13923	10.71%
 14:	3516	 2.71%	7672	 5.90%
 15:	3650	 2.81%	5021	 3.86%
 16:	4365	 3.36%	2575	 1.98%
 17:	7195	 5.54%	21	 0.02%
 18:	9895	 7.61%	0	 0.00%
 19:	10869	 8.36%	0	 0.00%
 20:	80634	62.05%	2092	 1.61%



*** Completed Phase 1 route (0:00:02.2 500.1M) ***


Total length: 9.910e+05um, number of vias: 193762
M1(H) length: 5.286e+03um, number of vias: 90907
M2(V) length: 3.367e+05um, number of vias: 83164
M3(H) length: 4.308e+05um, number of vias: 17555
M4(V) length: 1.742e+05um, number of vias: 1132
M5(H) length: 1.490e+04um, number of vias: 769
M6(V) length: 2.894e+04um, number of vias: 115
M7(H) length: 3.486e+01um, number of vias: 64
M8(V) length: 6.538e+01um, number of vias: 37
M9(H) length: 9.090e+00um, number of vias: 19
M10(V) length: 2.803e+01um
*** Completed Phase 2 route (0:00:01.2 500.1M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=500.1M) ***
Peak Memory Usage was 500.1M 
*** Finished trialRoute (cpu=0:00:03.8 mem=500.1M) ***

Extraction called for design 'eth_core' of instances=92916 and nets=32660 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 500.078M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 500.1M, InitMEM = 500.1M)
Number of Loop : 5
Start delay calculation (mem=500.078M)...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=500.078M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 500.1M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    6584
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6584
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:22, Mem = 500.08M).

------------------------------------------------------------
     Summary (cpu=0.36min real=0.38min mem=500.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.032  |
|           TNS (ns):| -2940.9 |
|    Violating Paths:|  1520   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.244   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.707%
Routing Overflow: 0.00% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 500.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 500.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.032  | -6.916  | -7.032  | -1.408  | -1.037  | -1.042  |
|           TNS (ns):| -2940.9 | -2722.5 | -2446.3 |-171.097 | -85.414 | -24.074 |
|    Violating Paths:|  1520   |  1158   |  1032   |   260   |   182   |   56    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.244   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.707%
Routing Overflow: 0.00% H and 0.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:31, mem = 500.1M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=92916 and nets=32660 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 500.078M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=92916 and nets=32660 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 500.1M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:00.5  MEM= 500.1M)
Extracted 20.0005% (CPU Time= 0:00:00.6  MEM= 500.1M)
Extracted 30.0006% (CPU Time= 0:00:00.6  MEM= 500.1M)
Extracted 40.0007% (CPU Time= 0:00:00.8  MEM= 500.1M)
Extracted 50.0008% (CPU Time= 0:00:01.1  MEM= 500.1M)
Extracted 60.0005% (CPU Time= 0:00:01.4  MEM= 500.1M)
Extracted 70.0005% (CPU Time= 0:00:01.7  MEM= 500.1M)
Extracted 80.0006% (CPU Time= 0:00:02.2  MEM= 500.1M)
Extracted 90.0007% (CPU Time= 0:00:02.4  MEM= 500.1M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 500.1M)
Nr. Extracted Resistors     : 452530
Nr. Extracted Ground Cap.   : 482566
Nr. Extracted Coupling Cap. : 1188676
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 500.1M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:04.1  Real Time: 0:00:09.0  MEM: 500.078M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 500.1M, InitMEM = 500.1M)
Number of Loop : 5
Start delay calculation (mem=500.078M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.3  MEM= 500.1M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=500.078M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 500.1M) ***
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 105871 filler insts (cell FILL / prefix FILL).
*INFO: Total 105871 filler insts added - prefix FILL (CPU: 0:00:00.5).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:03.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:04.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type net -net 1'b0
**ERROR: (ENCDB-1225):	Cannot find net '1'b0' in the design.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> setNanoRouteMode -envNumberFailLimit 11
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Sun Nov 13 18:15:21 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 538.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Nov 13 18:15:23 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 13 18:15:23 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       65535      42.69%
#  Metal 2        V       65535       1.01%
#  Metal 3        H       65535       0.00%
#  Metal 4        V       65535       1.18%
#  Metal 5        H       65535       2.67%
#  Metal 6        V       65535       2.65%
#  Metal 7        H       65535       0.00%
#  Metal 8        V       65535       0.00%
#  Metal 9        H       65535       0.41%
#  Metal 10       V       65535       0.03%
#  ------------------------------------------
#  Total                 655350       5.06%
#
#  642 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 546.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 546.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 546.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 546.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 546.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 971946 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 2036 um.
#Total wire length on LAYER metal2 = 299243 um.
#Total wire length on LAYER metal3 = 377240 um.
#Total wire length on LAYER metal4 = 218924 um.
#Total wire length on LAYER metal5 = 65305 um.
#Total wire length on LAYER metal6 = 6549 um.
#Total wire length on LAYER metal7 = 1693 um.
#Total wire length on LAYER metal8 = 265 um.
#Total wire length on LAYER metal9 = 624 um.
#Total wire length on LAYER metal10 = 67 um.
#Total number of vias = 173476
#Up-Via Summary (total 173476):
#           
#-----------------------
#  Metal 1        87089
#  Metal 2        67794
#  Metal 3        16166
#  Metal 4         1898
#  Metal 5          298
#  Metal 6          113
#  Metal 7           62
#  Metal 8           37
#  Metal 9           19
#-----------------------
#                173476 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -1.00 (Mb)
#Total memory = 545.00 (Mb)
#Peak memory = 591.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 9381
#cpu time = 00:01:28, elapsed time = 00:01:29, memory = 545.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 8480 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#    completing 20% with 7572 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 545.00 (Mb)
#    completing 30% with 6705 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 545.00 (Mb)
#    completing 40% with 5787 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 545.00 (Mb)
#    completing 50% with 4914 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 545.00 (Mb)
#    completing 60% with 4023 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 545.00 (Mb)
#    completing 70% with 3038 violations
#    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 545.00 (Mb)
#    completing 80% with 2166 violations
#    cpu time = 00:00:29, elapsed time = 00:00:29, memory = 545.00 (Mb)
#    completing 90% with 1312 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 545.00 (Mb)
#    completing 100% with 443 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 545.00 (Mb)
#    number of violations = 443
#cpu time = 00:00:35, elapsed time = 00:00:36, memory = 545.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 271
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 251
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 545.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 260
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 545.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 255
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 545.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 257
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 252
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 545.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 248
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 247
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 247
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 545.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 238
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 545.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 216
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 545.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 199
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 545.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 199
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 545.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 246
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 545.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 238
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 545.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 237
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 545.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 217
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 545.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 223
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 545.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 213
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 545.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 986010 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 22684 um.
#Total wire length on LAYER metal2 = 273153 um.
#Total wire length on LAYER metal3 = 349737 um.
#Total wire length on LAYER metal4 = 242506 um.
#Total wire length on LAYER metal5 = 80159 um.
#Total wire length on LAYER metal6 = 15533 um.
#Total wire length on LAYER metal7 = 1424 um.
#Total wire length on LAYER metal8 = 302 um.
#Total wire length on LAYER metal9 = 429 um.
#Total wire length on LAYER metal10 = 82 um.
#Total number of vias = 249992
#Up-Via Summary (total 249992):
#           
#-----------------------
#  Metal 1       105618
#  Metal 2        99909
#  Metal 3        36515
#  Metal 4         6207
#  Metal 5         1506
#  Metal 6          117
#  Metal 7           62
#  Metal 8           39
#  Metal 9           19
#-----------------------
#                249992 
#
#Total number of DRC violations = 213
#Total number of violations on LAYER metal1 = 195
#Total number of violations on LAYER metal2 = 18
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:03:41
#Elapsed time = 00:03:44
#Increased memory = 0.00 (Mb)
#Total memory = 545.00 (Mb)
#Peak memory = 591.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 179
#cpu time = 00:00:58, elapsed time = 00:01:01, memory = 545.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 178
#cpu time = 00:00:52, elapsed time = 00:00:53, memory = 545.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 178
#cpu time = 00:00:59, elapsed time = 00:01:03, memory = 545.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 177
#cpu time = 00:00:52, elapsed time = 00:00:55, memory = 545.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 177
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 545.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:04:33
#Elapsed time = 00:04:45
#Increased memory = 0.00 (Mb)
#Total memory = 545.00 (Mb)
#Peak memory = 591.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 985998 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 22722 um.
#Total wire length on LAYER metal2 = 273267 um.
#Total wire length on LAYER metal3 = 349714 um.
#Total wire length on LAYER metal4 = 242340 um.
#Total wire length on LAYER metal5 = 80152 um.
#Total wire length on LAYER metal6 = 15565 um.
#Total wire length on LAYER metal7 = 1426 um.
#Total wire length on LAYER metal8 = 302 um.
#Total wire length on LAYER metal9 = 429 um.
#Total wire length on LAYER metal10 = 82 um.
#Total number of vias = 249762
#Up-Via Summary (total 249762):
#           
#-----------------------
#  Metal 1       105608
#  Metal 2        99790
#  Metal 3        36438
#  Metal 4         6179
#  Metal 5         1508
#  Metal 6          119
#  Metal 7           62
#  Metal 8           39
#  Metal 9           19
#-----------------------
#                249762 
#
#Total number of DRC violations = 177
#Total number of violations on LAYER metal1 = 173
#Total number of violations on LAYER metal2 = 4
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:08:14
#Elapsed time = 00:08:28
#Increased memory = 0.00 (Mb)
#Total memory = 545.00 (Mb)
#Peak memory = 591.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:08:36
#Elapsed time = 00:08:51
#Increased memory = 7.00 (Mb)
#Total memory = 545.00 (Mb)
#Peak memory = 591.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 63
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Sun Nov 13 18:24:11 2016
#
<CMD> optDesign -postRoute -drv
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 545.3M **
#Created 34 library cell signatures
#Created 32660 NETS and 0 SPECIALNETS signatures
#Created 198788 instance signatures
Design contains fractional 20 cells.
Begin checking placement ... (start mem=554.3M, init mem=553.3M)
*info: Placed = 194496
*info: Unplaced = 0
Placement Density:98.09%(260729/265802)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=553.3M)
setExtractRCMode -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=198787 and nets=32660 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 553.3M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0004% (CPU Time= 0:00:00.3  MEM= 553.3M)
Extracted 20.0005% (CPU Time= 0:00:00.4  MEM= 553.3M)
Extracted 30.0006% (CPU Time= 0:00:00.6  MEM= 553.3M)
Extracted 40.0006% (CPU Time= 0:00:00.8  MEM= 553.3M)
Extracted 50.0007% (CPU Time= 0:00:01.0  MEM= 553.3M)
Extracted 60.0004% (CPU Time= 0:00:01.2  MEM= 553.3M)
Extracted 70.0005% (CPU Time= 0:00:01.5  MEM= 553.3M)
Extracted 80.0006% (CPU Time= 0:00:01.9  MEM= 553.3M)
Extracted 90.0006% (CPU Time= 0:00:02.1  MEM= 553.3M)
Extracted 100% (CPU Time= 0:00:02.5  MEM= 553.3M)
Nr. Extracted Resistors     : 534549
Nr. Extracted Ground Cap.   : 564803
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:04.0  MEM: 553.270M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 553.3M, InitMEM = 553.3M)
Number of Loop : 5
Start delay calculation (mem=553.270M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 553.3M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=553.270M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 553.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.566  |
|           TNS (ns):|-416.164 |
|    Violating Paths:|   762   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.105   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.092%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 553.3M **
*info: Start fixing DRV (Mem = 553.27M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (553.3M)
*info: 642 clock nets excluded
*info: 2 special nets excluded.
*info: 2035 no-driver nets excluded.
*info: 642 nets with fixed/cover wires excluded.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.980917
Start fixing design rules ... (0:00:00.4 553.3M)
Done fixing design rule (0:00:00.8 553.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.980917 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.8 553.3M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 553.27M).

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=553.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.566  |
|           TNS (ns):|-416.164 |
|    Violating Paths:|   762   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.105   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.092%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 553.3M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov 13 18:24:20 2016
#
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N21 has logical connectivity at (377.055 179.645 M1) that is not on pin geometry(473.610 221.195 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N20 has logical connectivity at (252.415 347.605 M1) that is not on pin geometry(315.150 433.615 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N19 has logical connectivity at (320.435 305.235 M1) that is not on pin geometry(401.790 382.245 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N18 has logical connectivity at (264.955 70.965 M1) that is not on pin geometry(331.110 82.875 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N18 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N17 has logical connectivity at (183.635 406.885 M1) that is not on pin geometry(227.750 510.685 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N16 has logical connectivity at (92.055 313.025 M1) that is not on pin geometry(111.470 392.125 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N15 has logical connectivity at (88.635 194.465 M1) that is not on pin geometry(106.910 240.955 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N14 has logical connectivity at (85.595 51.205 M1) that is not on pin geometry(103.110 58.175 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N13 has logical connectivity at (168.815 73.150 M1) that is not on pin geometry(209.125 87.938 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N12 has logical connectivity at (114.760 61.085 M1) that is not on pin geometry(140.220 70.916 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N11 has logical connectivity at (363.280 51.205 M1) that is not on pin geometry(456.000 58.284 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N10 has logical connectivity at (388.075 152.190 M1) that is not on pin geometry(487.665 186.738 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N9 has logical connectivity at (200.165 190.760 M1) that is not on pin geometry(249.123 236.221 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N8 has logical connectivity at (379.240 221.350 M1) that is not on pin geometry(476.520 275.644 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N7 has logical connectivity at (417.620 250.895 M1) that is not on pin geometry(525.160 312.976 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N6 has logical connectivity at (182.400 248.710 M1) that is not on pin geometry(226.100 310.224 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N5 has logical connectivity at (333.355 288.230 M1) that is not on pin geometry(418.125 359.637 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N4 has logical connectivity at (411.920 332.785 M1) that is not on pin geometry(517.940 416.716 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET FECTS_clks_clk___L4_N3 has logical connectivity at (411.540 278.445 M1) that is not on pin geometry(517.560 347.556 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET FECTS_clks_clk___L4_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET FECTS_clks_clk___L4_N2 has logical connectivity at (312.360 332.785 M1) that is not on pin geometry(391.400 416.716 M0). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44 Repeated 20 times. Will be suppressed.) imported NET FECTS_clks_clk___L4_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 28252 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (290.065 290.478) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (536.403 302.998) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (272.585 290.478) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (266.885 290.478) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (268.785 290.478) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (270.685 290.478) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (269.165 293.202) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (309.825 290.478) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (308.305 293.202) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (290.163 290.560) on metal1 for NET FECTS_clks_clk___L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (486.145 310.238) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (244.085 334.938) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (420.025 372.243) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (500.205 399.158) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (477.405 406.822) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (347.445 441.403) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (227.365 458.438) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (150.985 478.197) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (308.403 293.118) on metal1 for NET FECTS_clks_clk___L3_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (249.025 236.138) on metal1 for NET FECTS_clks_clk___L3_N1. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#26463 routed nets are extracted.
#    642 (1.97%) extracted nets are partially routed.
#4109 routed nets are imported.
#2088 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32660.
#Number of eco nets is 642
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 13 18:24:24 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 13 18:24:25 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       65535      42.68%
#  Metal 2        V       65535       1.01%
#  Metal 3        H       65535       0.00%
#  Metal 4        V       65535       1.18%
#  Metal 5        H       65535       2.67%
#  Metal 6        V       65535       2.65%
#  Metal 7        H       65535       0.00%
#  Metal 8        V       65535       0.00%
#  Metal 9        H       65535       0.41%
#  Metal 10       V       65535       0.03%
#  ------------------------------------------
#  Total                 655350       5.06%
#
#  642 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 561.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1   1492(2.72%)     36(0.07%)      1(0.00%)   (2.79%)
#   Metal 2     65(0.10%)      7(0.01%)      4(0.01%)   (0.12%)
#   Metal 3      3(0.00%)      3(0.00%)      1(0.00%)   (0.01%)
#   Metal 4      5(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total   1565(0.24%)     46(0.01%)      6(0.00%)   (0.25%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 1106317 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 22726 um.
#Total wire length on LAYER metal2 = 274507 um.
#Total wire length on LAYER metal3 = 412967 um.
#Total wire length on LAYER metal4 = 298057 um.
#Total wire length on LAYER metal5 = 80210 um.
#Total wire length on LAYER metal6 = 15610 um.
#Total wire length on LAYER metal7 = 1426 um.
#Total wire length on LAYER metal8 = 302 um.
#Total wire length on LAYER metal9 = 429 um.
#Total wire length on LAYER metal10 = 82 um.
#Total number of vias = 266555
#Up-Via Summary (total 266555):
#           
#-----------------------
#  Metal 1       110142
#  Metal 2       104694
#  Metal 3        43763
#  Metal 4         6201
#  Metal 5         1516
#  Metal 6          119
#  Metal 7           62
#  Metal 8           39
#  Metal 9           19
#-----------------------
#                266555 
#
#Max overcon = 3 tracks.
#Total overcon = 0.25%.
#Worst layer Gcell overcon rate = 0.01%.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.00 (Mb)
#Total memory = 561.00 (Mb)
#Peak memory = 606.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 83.4% required routing.
#    number of violations = 3549
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 561.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 3549 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 561.00 (Mb)
#    completing 20% with 3549 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 561.00 (Mb)
#    completing 30% with 3549 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 561.00 (Mb)
#    completing 40% with 3551 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 561.00 (Mb)
#    completing 50% with 3552 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 60% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 70% with 3552 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 80% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 90% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 100% with 3553 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    number of violations = 3553
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#start 2nd optimization iteration ...
#    completing 10% with 3553 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 561.00 (Mb)
#    completing 20% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 30% with 3552 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 40% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 50% with 3553 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 60% with 3552 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 561.00 (Mb)
#    completing 70% with 3552 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    completing 80% with 3552 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    completing 90% with 3552 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    completing 100% with 3552 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    number of violations = 3552
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#start 3rd optimization iteration ...
#    completing 10% with 3232 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#    completing 20% with 2886 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 561.00 (Mb)
#    completing 30% with 2590 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 561.00 (Mb)
#    completing 40% with 2301 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 561.00 (Mb)
#    completing 50% with 1976 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 561.00 (Mb)
#    completing 60% with 1661 violations
#    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 561.00 (Mb)
#    completing 70% with 1348 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 561.00 (Mb)
#    completing 80% with 1060 violations
#    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 561.00 (Mb)
#    completing 90% with 771 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 561.00 (Mb)
#    completing 100% with 495 violations
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 561.00 (Mb)
#    number of violations = 495
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 561.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 378
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 561.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 353
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 561.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 367
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 561.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 356
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 561.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 355
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 561.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 345
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 561.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 357
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 561.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 346
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 561.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 325
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 561.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 331
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 561.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 318
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 561.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 274
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 561.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 270
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 561.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 259
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 561.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 294
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 561.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 270
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 561.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 243
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 561.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 1110755 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 23157 um.
#Total wire length on LAYER metal2 = 276191 um.
#Total wire length on LAYER metal3 = 412729 um.
#Total wire length on LAYER metal4 = 300195 um.
#Total wire length on LAYER metal5 = 80405 um.
#Total wire length on LAYER metal6 = 15839 um.
#Total wire length on LAYER metal7 = 1426 um.
#Total wire length on LAYER metal8 = 302 um.
#Total wire length on LAYER metal9 = 429 um.
#Total wire length on LAYER metal10 = 82 um.
#Total number of vias = 282564
#Up-Via Summary (total 282564):
#           
#-----------------------
#  Metal 1       111243
#  Metal 2       105185
#  Metal 3        57846
#  Metal 4         6454
#  Metal 5         1597
#  Metal 6          119
#  Metal 7           62
#  Metal 8           39
#  Metal 9           19
#-----------------------
#                282564 
#
#Total number of DRC violations = 243
#Total number of violations on LAYER metal1 = 184
#Total number of violations on LAYER metal2 = 59
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:03:00
#Elapsed time = 00:03:01
#Increased memory = 0.00 (Mb)
#Total memory = 561.00 (Mb)
#Peak memory = 606.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 243
#cpu time = 00:01:24, elapsed time = 00:01:25, memory = 561.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 243
#cpu time = 00:01:17, elapsed time = 00:01:18, memory = 561.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 243
#cpu time = 00:01:17, elapsed time = 00:01:18, memory = 561.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:03:58
#Elapsed time = 00:04:02
#Increased memory = 0.00 (Mb)
#Total memory = 561.00 (Mb)
#Peak memory = 606.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 642
#Total wire length = 1110755 um.
#Total half perimeter of net bounding box = 925508 um.
#Total wire length on LAYER metal1 = 23157 um.
#Total wire length on LAYER metal2 = 276191 um.
#Total wire length on LAYER metal3 = 412729 um.
#Total wire length on LAYER metal4 = 300195 um.
#Total wire length on LAYER metal5 = 80405 um.
#Total wire length on LAYER metal6 = 15839 um.
#Total wire length on LAYER metal7 = 1426 um.
#Total wire length on LAYER metal8 = 302 um.
#Total wire length on LAYER metal9 = 429 um.
#Total wire length on LAYER metal10 = 82 um.
#Total number of vias = 282564
#Up-Via Summary (total 282564):
#           
#-----------------------
#  Metal 1       111243
#  Metal 2       105185
#  Metal 3        57846
#  Metal 4         6454
#  Metal 5         1597
#  Metal 6          119
#  Metal 7           62
#  Metal 8           39
#  Metal 9           19
#-----------------------
#                282564 
#
#Total number of DRC violations = 243
#Total number of violations on LAYER metal1 = 184
#Total number of violations on LAYER metal2 = 59
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:06:58
#Elapsed time = 00:07:03
#Increased memory = 0.00 (Mb)
#Total memory = 561.00 (Mb)
#Peak memory = 606.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 32660 NETS and 0 SPECIALNETS signatures
#Created 198788 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:07:08
#Elapsed time = 00:07:13
#Increased memory = 17.00 (Mb)
#Total memory = 570.00 (Mb)
#Peak memory = 606.00 (Mb)
#Number of warnings = 71
#Total number of warnings = 134
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Sun Nov 13 18:31:33 2016
#
**optDesign ... cpu = 0:07:16, real = 0:07:22, mem = 569.3M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=198787 and nets=32660 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 569.3M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 569.3M)
Extracted 20.0006% (CPU Time= 0:00:00.5  MEM= 569.3M)
Extracted 30.0006% (CPU Time= 0:00:00.7  MEM= 569.3M)
Extracted 40.0006% (CPU Time= 0:00:00.9  MEM= 569.3M)
Extracted 50.0006% (CPU Time= 0:00:01.2  MEM= 569.3M)
Extracted 60.0006% (CPU Time= 0:00:01.5  MEM= 569.3M)
Extracted 70.0006% (CPU Time= 0:00:01.8  MEM= 569.3M)
Extracted 80.0006% (CPU Time= 0:00:02.1  MEM= 569.3M)
Extracted 90.0006% (CPU Time= 0:00:02.3  MEM= 569.3M)
Extracted 100% (CPU Time= 0:00:02.6  MEM= 569.3M)
Nr. Extracted Resistors     : 603678
Nr. Extracted Ground Cap.   : 633941
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:03.0  MEM: 569.270M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 569.3M, InitMEM = 569.3M)
Number of Loop : 5
Start delay calculation (mem=569.270M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 569.3M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=569.270M 0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 569.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:21, real = 0:07:28, mem = 569.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.360  | -5.360  | -5.349  |  0.006  |  0.415  | -0.043  |
|           TNS (ns):|-620.961 |-620.051 |-332.448 |  0.000  |  0.000  | -0.043  |
|    Violating Paths:|   916   |   914   |   625   |    0    |    0    |    1    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   6584 (6584)    |   -0.105   |   6587 (6587)    |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 98.092%
------------------------------------------------------------
**optDesign ... cpu = 0:07:22, real = 0:07:29, mem = 569.3M **
*** Finished optDesign ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'eth_core' of instances=198787 and nets=32660 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_oazmlE_27871.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 569.3M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.3  MEM= 569.3M)
Extracted 20.0006% (CPU Time= 0:00:00.4  MEM= 569.3M)
Extracted 30.0006% (CPU Time= 0:00:00.7  MEM= 569.3M)
Extracted 40.0006% (CPU Time= 0:00:00.9  MEM= 569.3M)
Extracted 50.0006% (CPU Time= 0:00:01.2  MEM= 569.3M)
Extracted 60.0006% (CPU Time= 0:00:01.6  MEM= 569.3M)
Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 569.3M)
Extracted 80.0006% (CPU Time= 0:00:02.6  MEM= 569.3M)
Extracted 90.0006% (CPU Time= 0:00:02.9  MEM= 569.3M)
Extracted 100% (CPU Time= 0:00:03.4  MEM= 569.3M)
Nr. Extracted Resistors     : 603678
Nr. Extracted Ground Cap.   : 633941
Nr. Extracted Coupling Cap. : 1638144
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 569.3M)
Creating parasitic data file './eth_core_oazmlE_27871.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:10.0  MEM: 569.270M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 569.3M, InitMEM = 569.3M)
Number of Loop : 5
Start delay calculation (mem=569.270M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 569.3M)
Closing parasitic data file './eth_core_oazmlE_27871.rcdb.d/header.seq'. 30570 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.6 real=0:00:02.0 mem=569.270M 0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 569.3M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> fit
<CMD> setDrawView place
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
*** Memory pool thread-safe mode activated.
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 3.2
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -vcd_scope {} -start {} -end {} -vcd_block {} ../../../tb/mac_core_cg.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//eth_core.rpt


Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 1.1V
INFO (POWER-1606): Found clock 'clk' with frequency 289.855MHz from SDC file.


Parsing VCD file ../../../tb/mac_core_cg.vcd


Starting Reading VCD variables
2016-Nov-13 22:08:05 (2016-Nov-14 06:08:05 GMT)

Finished Reading VCD variables
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT)
   
The vcd command required:
   		0.84 user, 0.00 system, and 0.84 real seconds

   Total number of value changes: 0.

   Total simulation time: 5.145e-06s.

   With this vcd command,  0 value changes and 5.14489e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)          : ../../../tb/mac_core_cg.vcd
  Found in design              : 0/213445
  Coverage for file            : 0/30625 = 0%

  213445 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'read_activity_file -report_missing_nets' is set to false (default).

Propagating signal activity...


Starting Levelizing
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT)
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 5%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 10%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 15%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 20%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 25%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 30%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 35%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 40%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 45%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 50%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 55%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 60%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 65%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 70%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 75%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 80%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 85%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 90%
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT): 95%

Finished Levelizing
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT)

Starting Activity Propagation
2016-Nov-13 22:08:06 (2016-Nov-14 06:08:06 GMT)
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 5%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 10%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 15%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 20%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 25%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 30%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 35%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 40%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 45%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 50%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 55%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 60%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 65%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 70%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 75%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 80%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 85%
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT): 90%

Finished Activity Propagation
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT)

Starting Calculating power
2016-Nov-13 22:08:07 (2016-Nov-14 06:08:07 GMT)

Calculating power dissipation...

 ... Calculating switching power
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 5%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 10%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 15%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 20%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 25%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 30%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 35%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 40%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 45%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 50%
 ... Calculating internal and leakage power
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 55%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 60%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 65%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 70%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 75%
2016-Nov-13 22:08:08 (2016-Nov-14 06:08:08 GMT): 80%
2016-Nov-13 22:08:09 (2016-Nov-14 06:08:09 GMT): 85%
2016-Nov-13 22:08:09 (2016-Nov-14 06:08:09 GMT): 90%
2016-Nov-13 22:08:09 (2016-Nov-14 06:08:09 GMT): 95%

Finished Calculating power
2016-Nov-13 22:08:09 (2016-Nov-14 06:08:09 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       10.07      55.13%
Total Switching Power:       7.482      40.97%
Total Leakage Power:      0.7121      3.899%
Total Power:       18.26
-----------------------------------------------------------------------------------------
report_power consumed time (real time) 00:00:06 : increased peak memory
(699M) by 0
Output file is .//eth_core.rpt.
Encounter terminated by internal (SEGV) error/signal...
*** Stack trace:
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(syStackTrace+0x14a)[0xe2a4812]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0x8df6c48]
linux-gate.so.1(__kernel_rt_sigreturn+0x0)[0xf76e4cc0]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_ZN8Pmnl_Net9gTotalCapEv+0x91)[0xf7fee01]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z20cpeNetSwitchingPowerP5TANet+0x60)[0xf7d4f20]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z18paiCalcStaNetPowerP6dbsNetfiP15tosAnalysisView+0x3d)[0xb1af83d]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xe1ea6d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_SwitchObjCmd+0x280)[0xf500b20]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalEx+0x1f6)[0xf4f05f6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x7b)[0xf4f0beb]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_UplevelObjCmd+0xa9)[0xf5457d9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjv+0x99)[0xf4efda9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_EvalArgv+0x4f)[0xf3498ff]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf349875]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_ChainMethodCmd+0x132)[0xf349102]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjv+0x99)[0xf4efda9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_EvalArgv+0x4f)[0xf3498ff]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf349875]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_CallMethodCmd+0xca)[0xf348f0a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalEx+0x1f6)[0xf4f05f6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_Eval+0x3c)[0xf4f0a8c]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_GlobalEval+0x36)[0xf4f22b6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tk_BindEvent+0x760)[0xf44f2f0]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TkBindEventProc+0xa9)[0xf4e1de9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tk_HandleEvent+0x3e1)[0xf4576a1]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf457ecf]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_ServiceEvent+0x99)[0xf53cee9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_DoOneEvent+0x136)[0xf53d286]
/apps/cadence/EDI91/tools.lnx86/lib/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0xae)[0xf595a0cc]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x4d)[0xf61ed03d]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x9d)[0xf61ed1cd]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xa6)[0xf61ef336]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4(_ZN12QApplication4execEv+0x27)[0xf64bba77]
/apps/cadence/EDI91/tools.lnx86/lib/libtq.so(_ZN13TqApplication4execEv+0x318)[0xf595c5e8]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z7fe_mainiPPc+0x36e)[0x8dd780c]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(main+0x79)[0x8dd78e5]
/lib/libc.so.6(__libc_start_main+0xf6)[0xf50615a6]
========================================
               pstack
========================================
Thread 4 (Thread 0xf2ef4b40 (LWP 27910)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf76a6dad in sigwait () from /lib/libpthread.so.0
#2  0x08df7099 in ctrlCHandle(void*) ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6
Thread 3 (Thread 0xf36f5b40 (LWP 27909)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf51367f5 in select () from /lib/libc.so.6
#2  0x0f55fa9c in NotifierThreadProc ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6
Thread 2 (Thread 0xf403fb40 (LWP 27908)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf76a648a in nanosleep () from /lib/libpthread.so.0
#2  0x097b098a in rdaiLicRecheck(void*) ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6
Thread 1 (Thread 0xf4f05780 (LWP 27871)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf510012f in waitpid () from /lib/libc.so.6
#2  0xf5084db6 in do_system () from /lib/libc.so.6
#3  0x0e2a4878 in syStackTrace ()
#4  0x08df6c48 in rdaiErrorHandler(int, siginfo*, void*) ()
#5  <signal handler called>
#6  0x0f7fee01 in Pmnl_Net::gTotalCap() ()
#7  0x0f7d4f20 in cpeNetSwitchingPower(TANet*) ()
#8  0x0b1af83d in paiCalcStaNetPower(dbsNet*, float, int, tosAnalysisView*) ()
#9  0x0e1ea6d4 in pdgiGetNetPowersCmd(void*, Tcl_Interp*, int, char**) ()
#10 0x0f4eea2f in TclInvokeStringCommand ()
#11 0x0f4efa46 in TclEvalObjvInternal ()
#12 0x0f515eee in TclExecuteByteCode ()
#13 0x0f515453 in TclCompEvalObj ()
#14 0x0f4f0d76 in Tcl_EvalObjEx ()
#15 0x0f500b20 in Tcl_SwitchObjCmd ()
#16 0x0f4efa46 in TclEvalObjvInternal ()
#17 0x0f515eee in TclExecuteByteCode ()
#18 0x0f515453 in TclCompEvalObj ()
#19 0x0f545e9a in TclObjInterpProc ()
#20 0x0f4efa46 in TclEvalObjvInternal ()
#21 0x0f515eee in TclExecuteByteCode ()
#22 0x0f515453 in TclCompEvalObj ()
#23 0x0f545e9a in TclObjInterpProc ()
#24 0x0f4efa46 in TclEvalObjvInternal ()
#25 0x0f515eee in TclExecuteByteCode ()
#26 0x0f515453 in TclCompEvalObj ()
#27 0x0f4f0d76 in Tcl_EvalObjEx ()
#28 0x0f4f86d4 in Tcl_IfObjCmd ()
#29 0x0f4efa46 in TclEvalObjvInternal ()
#30 0x0f515eee in TclExecuteByteCode ()
#31 0x0f515453 in TclCompEvalObj ()
#32 0x0f545e9a in TclObjInterpProc ()
#33 0x0f4efa46 in TclEvalObjvInternal ()
#34 0x0f4f05f6 in Tcl_EvalEx ()
#35 0x0f4f0beb in Tcl_EvalObjEx ()
#36 0x0f5457d9 in Tcl_UplevelObjCmd ()
#37 0x0f4efa46 in TclEvalObjvInternal ()
#38 0x0f515eee in TclExecuteByteCode ()
#39 0x0f515453 in TclCompEvalObj ()
#40 0x0f4f0d76 in Tcl_EvalObjEx ()
#41 0x0f4f86d4 in Tcl_IfObjCmd ()
#42 0x0f4efa46 in TclEvalObjvInternal ()
#43 0x0f515eee in TclExecuteByteCode ()
#44 0x0f515453 in TclCompEvalObj ()
#45 0x0f4f0d76 in Tcl_EvalObjEx ()
#46 0x0f4f86d4 in Tcl_IfObjCmd ()
#47 0x0f4efa46 in TclEvalObjvInternal ()
#48 0x0f515eee in TclExecuteByteCode ()
#49 0x0f515453 in TclCompEvalObj ()
#50 0x0f545e9a in TclObjInterpProc ()
#51 0x0f4efa46 in TclEvalObjvInternal ()
#52 0x0f4efda9 in Tcl_EvalObjv ()
#53 0x0f3498ff in Tix_EvalArgv ()
#54 0x0f349875 in Tix_CallMethodByContext ()
#55 0x0f349102 in Tix_ChainMethodCmd ()
#56 0x0f4eea2f in TclInvokeStringCommand ()
#57 0x0f4efa46 in TclEvalObjvInternal ()
#58 0x0f515eee in TclExecuteByteCode ()
#59 0x0f515453 in TclCompEvalObj ()
#60 0x0f545e9a in TclObjInterpProc ()
#61 0x0f4efa46 in TclEvalObjvInternal ()
#62 0x0f4efda9 in Tcl_EvalObjv ()
#63 0x0f3498ff in Tix_EvalArgv ()
#64 0x0f349875 in Tix_CallMethodByContext ()
#65 0x0f348f0a in Tix_CallMethodCmd ()
#66 0x0f4eea2f in TclInvokeStringCommand ()
#67 0x0f4efa46 in TclEvalObjvInternal ()
#68 0x0f515eee in TclExecuteByteCode ()
#69 0x0f515453 in TclCompEvalObj ()
#70 0x0f4f0d76 in Tcl_EvalObjEx ()
#71 0x0f4f86d4 in Tcl_IfObjCmd ()
#72 0x0f4efa46 in TclEvalObjvInternal ()
#73 0x0f515eee in TclExecuteByteCode ()
#74 0x0f515453 in TclCompEvalObj ()
#75 0x0f545e9a in TclObjInterpProc ()
#76 0x0f4efa46 in TclEvalObjvInternal ()
#77 0x0f4f05f6 in Tcl_EvalEx ()
#78 0x0f4f0a8c in Tcl_Eval ()
#79 0x0f4f22b6 in Tcl_GlobalEval ()
#80 0x0f44f2f0 in Tk_BindEvent ()
#81 0x0f4e1de9 in TkBindEventProc ()
#82 0x0f4576a1 in Tk_HandleEvent ()
#83 0x0f457ecf in WindowEventProc ()
#84 0x0f53cee9 in Tcl_ServiceEvent ()
#85 0x0f53d286 in Tcl_DoOneEvent ()
#86 0xf595a0cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#87 0xf61ed03d in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#88 0xf61ed1cd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#89 0xf61ef336 in QCoreApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#90 0xf64bba77 in QApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4
#91 0xf595c5e8 in TqApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#92 0x08dd780c in fe_main(int, char**) ()
#93 0x08dd78e5 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 27908]
[New LWP 27909]
[New LWP 27910]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0xf76e4c99 in __kernel_vsyscall ()

Thread 4 (Thread 0xf2ef4b40 (LWP 27910)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf76a6dad in sigwait () from /lib/libpthread.so.0
#2  0x08df7099 in ctrlCHandle(void*) ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6

Thread 3 (Thread 0xf36f5b40 (LWP 27909)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf51367f5 in select () from /lib/libc.so.6
#2  0x0f55fa9c in NotifierThreadProc ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6

Thread 2 (Thread 0xf403fb40 (LWP 27908)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf76a648a in nanosleep () from /lib/libpthread.so.0
#2  0x097b098a in rdaiLicRecheck(void*) ()
#3  0xf769d3ee in start_thread () from /lib/libpthread.so.0
#4  0xf514092e in clone () from /lib/libc.so.6

Thread 1 (Thread 0xf4f05780 (LWP 27871)):
#0  0xf76e4c99 in __kernel_vsyscall ()
#1  0xf510012f in waitpid () from /lib/libc.so.6
#2  0xf5084db6 in do_system () from /lib/libc.so.6
#3  0x0e2a4878 in syStackTrace ()
#4  0x08df6c48 in rdaiErrorHandler(int, siginfo*, void*) ()
#5  <signal handler called>
#6  0x0f7fee01 in Pmnl_Net::gTotalCap() ()
#7  0x0f7d4f20 in cpeNetSwitchingPower(TANet*) ()
#8  0x0b1af83d in paiCalcStaNetPower(dbsNet*, float, int, tosAnalysisView*) ()
#9  0x0e1ea6d4 in pdgiGetNetPowersCmd(void*, Tcl_Interp*, int, char**) ()
#10 0x0f4eea2f in TclInvokeStringCommand ()
#11 0x0f4efa46 in TclEvalObjvInternal ()
#12 0x0f515eee in TclExecuteByteCode ()
#13 0x0f515453 in TclCompEvalObj ()
#14 0x0f4f0d76 in Tcl_EvalObjEx ()
#15 0x0f500b20 in Tcl_SwitchObjCmd ()
#16 0x0f4efa46 in TclEvalObjvInternal ()
#17 0x0f515eee in TclExecuteByteCode ()
#18 0x0f515453 in TclCompEvalObj ()
#19 0x0f545e9a in TclObjInterpProc ()
#20 0x0f4efa46 in TclEvalObjvInternal ()
#21 0x0f515eee in TclExecuteByteCode ()
#22 0x0f515453 in TclCompEvalObj ()
#23 0x0f545e9a in TclObjInterpProc ()
#24 0x0f4efa46 in TclEvalObjvInternal ()
#25 0x0f515eee in TclExecuteByteCode ()
#26 0x0f515453 in TclCompEvalObj ()
#27 0x0f4f0d76 in Tcl_EvalObjEx ()
#28 0x0f4f86d4 in Tcl_IfObjCmd ()
#29 0x0f4efa46 in TclEvalObjvInternal ()
#30 0x0f515eee in TclExecuteByteCode ()
#31 0x0f515453 in TclCompEvalObj ()
#32 0x0f545e9a in TclObjInterpProc ()
#33 0x0f4efa46 in TclEvalObjvInternal ()
#34 0x0f4f05f6 in Tcl_EvalEx ()
#35 0x0f4f0beb in Tcl_EvalObjEx ()
#36 0x0f5457d9 in Tcl_UplevelObjCmd ()
#37 0x0f4efa46 in TclEvalObjvInternal ()
#38 0x0f515eee in TclExecuteByteCode ()
#39 0x0f515453 in TclCompEvalObj ()
#40 0x0f4f0d76 in Tcl_EvalObjEx ()
#41 0x0f4f86d4 in Tcl_IfObjCmd ()
#42 0x0f4efa46 in TclEvalObjvInternal ()
#43 0x0f515eee in TclExecuteByteCode ()
#44 0x0f515453 in TclCompEvalObj ()
#45 0x0f4f0d76 in Tcl_EvalObjEx ()
#46 0x0f4f86d4 in Tcl_IfObjCmd ()
#47 0x0f4efa46 in TclEvalObjvInternal ()
#48 0x0f515eee in TclExecuteByteCode ()
#49 0x0f515453 in TclCompEvalObj ()
#50 0x0f545e9a in TclObjInterpProc ()
#51 0x0f4efa46 in TclEvalObjvInternal ()
#52 0x0f4efda9 in Tcl_EvalObjv ()
#53 0x0f3498ff in Tix_EvalArgv ()
#54 0x0f349875 in Tix_CallMethodByContext ()
#55 0x0f349102 in Tix_ChainMethodCmd ()
#56 0x0f4eea2f in TclInvokeStringCommand ()
#57 0x0f4efa46 in TclEvalObjvInternal ()
#58 0x0f515eee in TclExecuteByteCode ()
#59 0x0f515453 in TclCompEvalObj ()
#60 0x0f545e9a in TclObjInterpProc ()
#61 0x0f4efa46 in TclEvalObjvInternal ()
#62 0x0f4efda9 in Tcl_EvalObjv ()
#63 0x0f3498ff in Tix_EvalArgv ()
#64 0x0f349875 in Tix_CallMethodByContext ()
#65 0x0f348f0a in Tix_CallMethodCmd ()
#66 0x0f4eea2f in TclInvokeStringCommand ()
#67 0x0f4efa46 in TclEvalObjvInternal ()
#68 0x0f515eee in TclExecuteByteCode ()
#69 0x0f515453 in TclCompEvalObj ()
#70 0x0f4f0d76 in Tcl_EvalObjEx ()
#71 0x0f4f86d4 in Tcl_IfObjCmd ()
#72 0x0f4efa46 in TclEvalObjvInternal ()
#73 0x0f515eee in TclExecuteByteCode ()
#74 0x0f515453 in TclCompEvalObj ()
#75 0x0f545e9a in TclObjInterpProc ()
#76 0x0f4efa46 in TclEvalObjvInternal ()
#77 0x0f4f05f6 in Tcl_EvalEx ()
#78 0x0f4f0a8c in Tcl_Eval ()
#79 0x0f4f22b6 in Tcl_GlobalEval ()
#80 0x0f44f2f0 in Tk_BindEvent ()
#81 0x0f4e1de9 in TkBindEventProc ()
#82 0x0f4576a1 in Tk_HandleEvent ()
#83 0x0f457ecf in WindowEventProc ()
#84 0x0f53cee9 in Tcl_ServiceEvent ()
#85 0x0f53d286 in Tcl_DoOneEvent ()
#86 0xf595a0cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#87 0xf61ed03d in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#88 0xf61ed1cd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#89 0xf61ef336 in QCoreApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#90 0xf64bba77 in QApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4
#91 0xf595c5e8 in TqApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#92 0x08dd780c in fe_main(int, char**) ()
#93 0x08dd78e5 in main ()
A debugging session is active.

	Inferior 1 [process 27871] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]

*** INTERRUPTED *** [signal 1]
27871: No such process
