// Seed: 446563570
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  tri0 id_3 = 1;
  wire id_4, id_5, id_6, id_7, id_8;
  assign id_8 = id_6;
  assign module_1.id_0 = 0;
  assign id_8 = id_5;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    output wor id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri id_19
    , id_24,
    input wand id_20,
    input supply1 id_21,
    input wand id_22
);
  always @(posedge (id_18) == id_6 && 1 && 1) begin : LABEL_0
    id_24 = (1);
  end
  wire id_25;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
