Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 09f2711c3e374f4c92fce91812592578 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_oe_counter_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_oe_counter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_oe_counter_time_impl.sdf", for root module "tb_oe_counter/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_oe_counter_time_impl.sdf", for root module "tb_oe_counter/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.bin2sseg
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.jk_ff
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.jk_ff_0
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.jk_ff_1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.mod_m_counter
Compiling module xil_defaultlib.oe_counter
Compiling architecture tb_arch of entity xil_defaultlib.tb_oe_counter
Built simulation snapshot tb_oe_counter_time_impl
