<!DOCTYPE html>
<html><head lang="en">
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge"><title>rezvan | Digital Design: Part 6 - Reconfigurable Hardware</title><link rel="icon" type="image/png" href=images/icon.png /><meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description"
        content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC
Advantages
Very high performance and efficient. Disadvantages
Not flexible (can&rsquo;t be altered after fabrication).
High cost.
Reconfigurable computing
Advantages
Much higher performance than software, lower than ASIC.
Higher level of flexibility than ASIC, more difficult to program than software.
Software-programmed processors
Advantages
Very flexible to change. Disadvantages
Performance can suffer if the clock speed isn&rsquo;t fast enough." />
    <meta property="og:image" content="https://raw.githubusercontent.com/rezaarezvan/rezvan.xyz/main/images/icon.png" />
    <meta property="og:title" content="Digital Design: Part 6 - Reconfigurable Hardware" />
<meta property="og:description" content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC
Advantages
Very high performance and efficient. Disadvantages
Not flexible (can&rsquo;t be altered after fabrication).
High cost.
Reconfigurable computing
Advantages
Much higher performance than software, lower than ASIC.
Higher level of flexibility than ASIC, more difficult to program than software.
Software-programmed processors
Advantages
Very flexible to change. Disadvantages
Performance can suffer if the clock speed isn&rsquo;t fast enough." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://rezvan.xyz/school/Digital_design_6/" /><meta property="article:section" content="school" />
<meta property="article:published_time" content="2023-02-05T15:28:10+01:00" />
<meta property="article:modified_time" content="2023-02-05T15:28:10+01:00" />
<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Digital Design: Part 6 - Reconfigurable Hardware"/>
<meta name="twitter:description" content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC
Advantages
Very high performance and efficient. Disadvantages
Not flexible (can&rsquo;t be altered after fabrication).
High cost.
Reconfigurable computing
Advantages
Much higher performance than software, lower than ASIC.
Higher level of flexibility than ASIC, more difficult to program than software.
Software-programmed processors
Advantages
Very flexible to change. Disadvantages
Performance can suffer if the clock speed isn&rsquo;t fast enough."/>
<script src="https://cdn.jsdelivr.net/npm/feather-icons/dist/feather.min.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=IBM+Plex+Mono:ital,wght@1,500&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Fira+Sans&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Roboto+Mono" rel="stylesheet">

    
    <link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz/css/main.ba569590e8c731bede38299aded75c13e50d4852941d3a5e4c6a6af2ebd4edc9.css" />
    <link id="darkModeStyle" rel="stylesheet" type="text/css" href="https://rezvan.xyz/css/dark.32a857cf41536a621cbe7a4c130af2ca2a8a07e56700231118a06897aaefb2d5.css"  disabled />
    

    
    
    <script type="text/javascript"
        src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
        </script>

    
    <script type="text/x-mathjax-config">
		MathJax.Hub.Config({
			tex2jax: {
				inlineMath: [['$','$'], ['\\(','\\)']],
				displayMath: [['$$','$$'], ['\[','\]']],
				processEscapes: true,
				processEnvironments: true,
				skipTags: ['script', 'noscript', 'style', 'textarea', 'pre'],
				TeX: { equationNumbers: { autoNumber: "AMS" },
						 extensions: ["AMSmath.js", "AMSsymbols.js"] }
			}
		});
		</script>
    

    
    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/contrib/auto-render.min.js"
        onload="renderMathInElement(document.body);"></script>

    
    <script>
        document.addEventListener("DOMContentLoaded", function () {
            renderMathInElement(document.body, {
                delimiters: [
                    {left: "$$", right: "$$", display: true},
                    {left: "$", right: "$", display: false}
                ]
            });
        });
    </script>
    

    
</head>
<body>
    <div class="content"><header>
    <div class="main">
        <a href="https://rezvan.xyz/">rezvan</a>
    </div>
    <nav>
        
        <a href="/">home</a>
        
        <a href="/about">about</a>
        
        <a href="/contact">contact</a>
        
        <a href="/cv">cv</a>
        
        <a href="/school">school</a>
        
        <a href="/tags">tags</a>
        
        | <span id="dark-mode-toggle" onclick="toggleTheme()"></span>
        <script src="https://rezvan.xyz/js/themetoggle.js"></script>
        
    </nav>
</header>

<main>
    <article>
        <div class="title">
            <h1 class="title">Digital Design: Part 6 - Reconfigurable Hardware</h1>
            <div class="meta">Posted on Feb 5, 2023</div>
        </div>
        

        <section class="body">
            <p>As we discussed in the first part of this series, there two main paradigms.</p>
<p>ASIC and reconfigurable Hardware</p>
<ul>
<li>
<p>ASIC</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>Very high performance and efficient.</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Not flexible (can&rsquo;t be altered after fabrication).</p>
</li>
<li>
<p>High cost.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Reconfigurable computing</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Much higher performance than software, lower than ASIC.</p>
</li>
<li>
<p>Higher level of flexibility than ASIC, more difficult to program than software.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Software-programmed processors</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>Very flexible to change.</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Performance can suffer if the clock speed isn&rsquo;t fast enough.</p>
</li>
<li>
<p>Fixed instruction set, set by the hardware.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="reconfigurable-devices">Reconfigurable devices</h3>
<p><strong>Field-Programmable Gate Arrays</strong>, or FPGAs are on example on reconfigurable hardware.</p>
<p>An FPGA consists of an array of <em>configurable logic blocks</em>.
These logic blocks are connected by a set of <em>routing resources</em> (usually wires) that also are programmable.</p>
<p>Arbitrary custom logic circuits/functions can be mapped onto these.</p>
<h3 id="reconfigurable-gates">Reconfigurable gates</h3>
<p>So, how do we configure these gates to what we want? The answer is look up tables or LUTs.</p>
<p>A lookup table is just memory cells that are connected into a K-mux,
with an optional output flip-flop.</p>
<p>There is a hierarchy to these logic cells. In each logic cell (LC), there is a K-LUT.
A logic cluster consists of N LCs. The LCs in each cluster is fully or nearly fully connected with each other.</p>
<h3 id="lut-size">LUT size</h3>
<p>The size of our LUT and how we implement have their pros and cons:</p>
<ul>
<li>
<p>Bigger LUTs:</p>
<ul>
<li>
<p>Fit more logic in each one of them</p>
</li>
<li>
<p>Fewer wires to interconnect</p>
</li>
<li>
<p>But slower to access each one of them</p>
</li>
</ul>
</li>
<li>
<p>Smaller LUTs</p>
<ul>
<li>
<p>Fit less logic in each one</p>
</li>
<li>
<p>More wires to interconnect them</p>
</li>
<li>
<p>Faster to access one of them</p>
</li>
</ul>
</li>
</ul>
<h3 id="heterogeneous-reconfigurable-environments">Heterogeneous reconfigurable environments</h3>
<p>Reconfigurable fabric can contain non-reconfigurable elements,
these interface the logic blocks through the reconfigurable interconnect fabric.</p>
<p>Embedded memory, multipliers, adders, etc. are some examples.</p>
<p>Since it&rsquo;s costly to implement memory with LUTs, hard chunks of RAM blocks are usually added.</p>
<p>Same, goes for multipliers, they are inherently slow if implemented with logic cells,
therefore it&rsquo;s better to add hard-wired multiplier blocks.</p>
<h3 id="reconfiguration-memory">Reconfiguration memory</h3>
<p>There are 3 types of these:</p>
<ul>
<li>
<p>Anti-fuse</p>
<ul>
<li>
<p>by default is OFF; when programmed it is ON.
(creating a short-circuit between the endpoints).</p>
</li>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Negligible delay</p>
</li>
<li>
<p>Small area overhead</p>
</li>
<li>
<p>No soft-errors and bit flips</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>Not really reconfigurable; One time programmable.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Flash</p>
<ul>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Programming not lost when device is turned off.</p>
</li>
<li>
<p>Fewer transistors than SRAM.</p>
</li>
<li>
<p>Lower power than SRAM.</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Limited writes (~millions)</p>
</li>
<li>
<p>Slower writes than SRAM.</p>
</li>
<li>
<p>Higher voltage than circuits.</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>SRAM</p>
<ul>
<li>
<p>SRAM bit cell stores the programmability of the device</p>
</li>
<li>
<p>Advantages</p>
<ul>
<li>
<p>Can be reconfigured quickly and as repeatedly as required.</p>
</li>
<li>
<p>No special fabrication steps.</p>
</li>
</ul>
</li>
<li>
<p>Disadvantages</p>
<ul>
<li>
<p>Takes more area and power.</p>
</li>
<li>
<p>Loses charge when turned off.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="summary">Summary</h3>
<p>I think a good way of summarizing is reading these two quotes:</p>
<blockquote>
<p>Reconfigurable Computing is Computing via post-fabrication,
spatially programmed connection of processing elements.
– Andre DeHon</p>
</blockquote>
<blockquote>
<p>The difference between reconfigurable and reprogrammable is that the first can
implement an arbitrary number of functions directly in hardware, while the
second supports only a predefined –during fabrication- finite number of
functions.
– Stamatis Vassiliadis</p>
</blockquote>

        </section>

        <div class="post-tags">
            
            
            <nav class="nav tags">
                <ul class="tags">
                    
                    <li><a href="/%20/tags/Digital-Design">Digital Design</a></li>
                    
                </ul>
            </nav>
            
            
        </div>
        </article>
</main>
<footer>
    <div style="display:flex"><a class="soc" href="https://github.com/rezaarezvan" rel="me" title="GitHub"><i data-feather="github"></i></a>
        <a class="border"></a><a class="soc" href="https://twitter.com/rzvan__/" rel="me" title="Twitter"><i data-feather="twitter"></i></a>
        <a class="border"></a></div><p class="footer_msg">memento mori</p></footer>


<script>
    feather.replace()
</script></div>
</body>

</html>
