{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1604824437369 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1604824437370 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1604824437371 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0 " "Inferred RAM node \"ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1604824437372 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1604824465917 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ahb_sram:ahb_slave1_m3_sram\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 49152 " "Parameter NUMWORDS_B set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1604824465918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1604824465918 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1604824465917 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:m3_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:m3_logic\|Mult0\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "Mult0" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1604824465926 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:m3_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:m3_logic\|Add25\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "Add25" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1604824465926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1604824465926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0 " "Elaborated megafunction instantiation \"ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1604824466162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0 " "Instantiated megafunction \"ahb_sram:ahb_slave1_m3_sram\|altsyncram:mem1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 49152 " "Parameter \"NUMWORDS_A\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 49152 " "Parameter \"NUMWORDS_B\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1604824466162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nc1 " "Found entity 1: altsyncram_0nc1" {  } { { "db/altsyncram_0nc1.tdf" "" { Text "D:/soc_m3/3_syn/db/altsyncram_0nc1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824466260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824466260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_psa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_psa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_psa " "Found entity 1: decode_psa" {  } { { "db/decode_psa.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_psa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824466360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824466360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "D:/soc_m3/3_syn/db/decode_i8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824466440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824466440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "D:/soc_m3/3_syn/db/mux_9nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824466529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824466529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1604824466930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824466930 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1604824466930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824467020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824467020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25\"" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1604824467180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:m3_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824467180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824467180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824467180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1604824467180 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1604824467180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/soc_m3/3_syn/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1604824467270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1604824467270 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1604824468000 "|soc_m3_top|cortexm3ds_logic:m3_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:m3_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/soc_m3/3_syn/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/app/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 13205 -1 0 } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1604824468000 "|soc_m3_top|cortexm3ds_logic:m3_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1604824468000 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1604824468000 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1604824470292 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1604824470474 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1604824470474 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ext_swclk " "bidirectional pin \"ext_swclk\" has no driver" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1604824470575 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1604824470575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 475 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6588 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S3.v" 78 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6592 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6631 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6943 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6564 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S0.v" 76 -1 0 } } { "../1_rtl/ip/ahb_default_slave.v" "" { Text "D:/soc_m3/1_rtl/ip/ahb_default_slave.v" 68 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_default_slave.v" 124 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6732 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6611 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6655 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6759 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 85711 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6578 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6788 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79345 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79351 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79357 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6721 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6853 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6720 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79327 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79363 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6840 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84791 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84611 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6575 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7053 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7054 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7055 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84200 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6838 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6758 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6852 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6565 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6589 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S6.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S5.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S4.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S2.v" 78 -1 0 } } { "../1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" "" { Text "D:/soc_m3/1_rtl/bus/ahb/mybusmatrix5x7/mybusmatrix5x7_arb_S1.v" 78 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6553 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6719 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 93639 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6556 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6573 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7027 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 74273 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6637 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6653 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 84266 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 511 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6842 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79387 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79339 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91049 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91055 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91061 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91043 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 91067 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 74230 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6972 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 76431 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6619 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 79996 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 497 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 7021 -1 0 } } { "../1_rtl/ip/apb_uart.v" "" { Text "D:/soc_m3/1_rtl/ip/apb_uart.v" 168 -1 0 } } { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1604824471124 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1604824471128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1604824508957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1604824540440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25559 " "Implemented 25559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25225 " "Implemented 25225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1604824540705 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1604824540705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1604824540705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1604824541675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 16:35:41 2020 " "Processing ended: Sun Nov 08 16:35:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1604824541675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1604824541675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1604824541675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1604824541675 ""}
