In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_gating/U_LATNCAX2M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 414 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 413 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17124 faults were added to fault list.
 0            7863   5545         1/0/0    67.10%      0.00
 0            1469   4076         1/0/0    75.72%      0.01
 0            1054   3018         4/0/0    81.92%      0.01
 0             555   2460         7/0/0    85.19%      0.01
 0             470   1984        10/0/1    87.98%      0.01
 0             313   1666        14/0/1    89.85%      0.01
 0             351   1307        18/0/1    91.95%      0.02
 0             207   1090        25/0/1    93.22%      0.02
 0             125    953        32/0/1    94.02%      0.02
 0             140    800        41/0/1    94.92%      0.02
 0             128    657        49/0/1    95.76%      0.02
 0             106    529        61/0/1    96.51%      0.02
 0              72    433        74/0/1    97.07%      0.03
 0              76    332        88/0/1    97.66%      0.04
 0              62    242       104/1/1    98.19%      0.04
 0              56    158       124/1/4    98.68%      0.04
 0              61     34       157/1/5    99.42%      0.04
 0              23     11       157/1/6    99.56%      0.04
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16702
 Possibly detected                PT          1
 Undetectable                     UD        347
 ATPG untestable                  AU         64
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             17124
 test coverage                            99.56%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
