$date
	Sat Jun 15 21:41:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ALU $end
$var wire 4 ! result [3:0] $end
$var wire 1 " cout $end
$var parameter 32 # PERIOD $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 3 & operation [2:0] $end
$scope module u_ALU $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 3 ) operation [2:0] $end
$var reg 1 " cout $end
$var reg 4 * result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b11 *
b0 )
b1000 (
b1011 '
b0 &
b1000 %
b1011 $
1"
b11 !
$end
#2000
b100 !
b100 *
0"
b1 &
b1 )
#3000
b1001 !
b1001 *
b10 &
b10 )
#4000
b111 !
b111 *
b11 &
b11 )
#5000
b100 !
b100 *
b100 &
b100 )
#6000
b11 !
b11 *
b101 &
b101 )
#7000
b1000 !
b1000 *
b110 &
b110 )
#8000
b1011 !
b1011 *
b111 &
b111 )
#9000
1"
b11 !
b11 *
b0 &
b0 )
