#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 14 11:40:41 2019
# Process ID: 7660
# Current directory: /home/user/Documents/embedded-final-project/project-code
# Command line: vivado
# Log file: /home/user/Documents/embedded-final-project/project-code/vivado.log
# Journal file: /home/user/Documents/embedded-final-project/project-code/vivado.jou
#-----------------------------------------------------------
start_gui
create_project guitar_tone /home/user/Documents/embedded-final-project/project-code/guitar_tone -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse /home/user/Documents/embedded-final-project/project-code/ssd.xdc
set_property  ip_repo_paths  {/home/user/Documents/embedded-final-project/project-code/audio_ip /home/user/Documents/embedded-final-project/project-code/lms_ip /home/user/Documents/embedded-final-project/project-code/nco_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
set_property  ip_repo_paths  {/home/user/Documents/embedded-final-project/project-code/lms_ip /home/user/Documents/embedded-final-project/project-code/nco_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
set_property  ip_repo_paths  /home/user/Documents/embedded-final-project/project-code/nco_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {/home/user/Documents/embedded-final-project/project-code/nco_ip /home/user/Documents/embedded-final-project/project-code/audio_ip /home/user/Documents/embedded-final-project/project-code/lms_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
update_ip_catalog
create_bd_design "ip_design"
Wrote  : </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd> 
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/nco_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/audio_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/embedded-final-project/project-code/lms_ip'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:nco:1.0 nco_0
endgroup
startgroup
create_bd_cell -type ip -vlnv ac.uk:user:lms_pcore:1.0 lms_pcore_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/nco_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins nco_0/s_axi_AXILiteS]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</nco_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/lms_pcore_0/AXI4_Lite} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins lms_pcore_0/AXI4_Lite]
</lms_pcore_0/AXI4_Lite/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins lms_pcore_0/IPCORE_CLK]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xilinx:zybo_audio_ctrl:1.0 zybo_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/zybo_audio_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zybo_audio_ctrl_0/S_AXI]
</zybo_audio_ctrl_0/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x60000000 [ 512M ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {12.288} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.GPIO2_BOARD_INTERFACE {sws_4bits} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO2'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_1/GPIO2
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_1/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
endgroup
set_property name seven_segment [get_bd_ports gpio_io_o_0]
regenerate_bd_layout
save_bd_design
Wrote  : </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd> 
Wrote  : </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ui/bd_f382a816.ui> 
make_wrapper -files [get_files /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip_design.bd> 
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/sim/ip_design.vhd
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd
add_files -norecurse /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ip_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ui/bd_f382a816.ui> 
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.vhd
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/sim/ip_design.vhd
VHDL Output written to : /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lms_pcore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_audio_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hw_handoff/ip_design.hwh
Generated Block Design Tcl file /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/hw_handoff/ip_design_bd.tcl
Generated Hardware Definition File /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.srcs/sources_1/bd/ip_design/synth/ip_design.hwdef
[Sat Dec 14 12:00:25 2019] Launched ip_design_processing_system7_0_0_synth_1, ip_design_axi_gpio_1_0_synth_1, ip_design_nco_0_0_synth_1, ip_design_zybo_audio_ctrl_0_0_synth_1, ip_design_axi_gpio_0_0_synth_1, ip_design_xbar_0_synth_1, ip_design_lms_pcore_0_0_synth_1, ip_design_rst_ps7_0_100M_0_synth_1, ip_design_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
ip_design_processing_system7_0_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_processing_system7_0_0_synth_1/runme.log
ip_design_axi_gpio_1_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_axi_gpio_1_0_synth_1/runme.log
ip_design_nco_0_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_nco_0_0_synth_1/runme.log
ip_design_zybo_audio_ctrl_0_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_zybo_audio_ctrl_0_0_synth_1/runme.log
ip_design_axi_gpio_0_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_axi_gpio_0_0_synth_1/runme.log
ip_design_xbar_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_xbar_0_synth_1/runme.log
ip_design_lms_pcore_0_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_lms_pcore_0_0_synth_1/runme.log
ip_design_rst_ps7_0_100M_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_rst_ps7_0_100M_0_synth_1/runme.log
ip_design_auto_pc_0_synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/ip_design_auto_pc_0_synth_1/runme.log
synth_1: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/synth_1/runme.log
[Sat Dec 14 12:00:26 2019] Launched impl_1...
Run output will be captured here: /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 6948.270 ; gain = 191.199 ; free physical = 10631 ; free virtual = 28486
open_run impl_1
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 7428.195 ; gain = 0.000 ; free physical = 9780 ; free virtual = 27674
Restored from archive | CPU: 0.310000 secs | Memory: 6.469200 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 7428.195 ; gain = 0.000 ; free physical = 9780 ; free virtual = 27674
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 7600.668 ; gain = 652.398 ; free physical = 9700 ; free virtual = 27597
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file mkdir /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk
file copy -force /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.runs/impl_1/ip_design_wrapper.sysdef /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk/ip_design_wrapper.hdf

launch_sdk -workspace /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk -hwspec /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk/ip_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk -hwspec /home/user/Documents/embedded-final-project/project-code/guitar_tone/guitar_tone.sdk/ip_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 12:14:39 2019...
