// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module correlator_correlator_Pipeline_Process_Frame_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        din_data_0_TVALID,
        din_data_1_TVALID,
        din_data_2_TVALID,
        din_data_3_TVALID,
        zext_ln76,
        din_data_0_TDATA,
        din_data_0_TREADY,
        din_data_1_TDATA,
        din_data_1_TREADY,
        din_data_2_TDATA,
        din_data_2_TREADY,
        din_data_3_TDATA,
        din_data_3_TREADY,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q0,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1,
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   din_data_0_TVALID;
input   din_data_1_TVALID;
input   din_data_2_TVALID;
input   din_data_3_TVALID;
input  [10:0] zext_ln76;
input  [31:0] din_data_0_TDATA;
output   din_data_0_TREADY;
input  [31:0] din_data_1_TDATA;
output   din_data_1_TREADY;
input  [31:0] din_data_2_TDATA;
output   din_data_2_TREADY;
input  [31:0] din_data_3_TDATA;
output   din_data_3_TREADY;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address0;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0;
input  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q0;
output  [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1;
output   correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1;
output  [63:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1;

reg ap_idle;
reg din_data_0_TREADY;
reg din_data_1_TREADY;
reg din_data_2_TREADY;
reg din_data_3_TREADY;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1;
reg correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln59_fu_408_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    din_data_0_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    din_data_1_TDATA_blk_n;
reg    din_data_2_TDATA_blk_n;
reg    din_data_3_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln76_fu_420_p2;
reg   [10:0] add_ln76_reg_881;
reg   [10:0] add_ln76_reg_881_pp0_iter1_reg;
reg  signed [15:0] i_2_reg_886;
reg  signed [15:0] i_2_reg_886_pp0_iter1_reg;
wire  signed [15:0] q_fu_436_p1;
reg  signed [15:0] q_reg_898;
reg  signed [15:0] q_reg_898_pp0_iter1_reg;
reg  signed [15:0] i_3_reg_910;
reg  signed [15:0] i_3_reg_910_pp0_iter1_reg;
wire  signed [15:0] q_1_fu_450_p1;
reg  signed [15:0] i_4_reg_933;
reg  signed [15:0] i_4_reg_933_pp0_iter1_reg;
wire  signed [15:0] q_2_fu_464_p1;
reg  signed [15:0] q_2_reg_945;
reg  signed [15:0] i_5_reg_956;
reg  signed [15:0] i_5_reg_956_pp0_iter1_reg;
wire  signed [15:0] q_3_fu_478_p1;
reg  signed [15:0] q_3_reg_968;
wire  signed [15:0] sub_ln699_1_fu_487_p2;
reg  signed [15:0] sub_ln699_1_reg_978;
wire  signed [15:0] sub_ln699_2_fu_492_p2;
reg  signed [15:0] sub_ln699_2_reg_984;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081;
reg   [10:0] correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg;
wire   [15:0] mul_ln389_fu_516_p2;
wire   [15:0] mul_ln389_2_fu_520_p2;
wire   [15:0] mul_ln389_4_fu_524_p2;
wire   [15:0] mul_ln389_6_fu_528_p2;
wire   [15:0] mul_ln389_8_fu_532_p2;
wire   [15:0] mul_ln389_11_fu_536_p2;
wire   [15:0] mul_ln389_12_fu_540_p2;
wire   [15:0] mul_ln389_14_fu_544_p2;
wire   [15:0] mul_ln389_16_fu_548_p2;
wire   [15:0] mul_ln389_18_fu_552_p2;
wire   [15:0] mul_ln389_20_fu_556_p2;
wire   [15:0] mul_ln389_22_fu_560_p2;
wire   [15:0] mul_ln389_24_fu_564_p2;
wire   [15:0] mul_ln389_26_fu_568_p2;
wire   [15:0] mul_ln389_28_fu_572_p2;
wire   [15:0] mul_ln389_30_fu_576_p2;
wire   [63:0] this_0_0_i_fu_583_p2;
reg   [63:0] this_0_0_i_reg_1167;
wire   [63:0] this_0_0_i129_fu_592_p2;
reg   [63:0] this_0_0_i129_reg_1172;
wire   [63:0] this_0_0_i142_fu_601_p2;
reg   [63:0] this_0_0_i142_reg_1177;
wire   [63:0] this_0_0_i155_fu_610_p2;
reg   [63:0] this_0_0_i155_reg_1182;
wire   [63:0] this_0_0_i168_fu_619_p2;
reg   [63:0] this_0_0_i168_reg_1187;
wire   [63:0] this_1_0_i170_fu_628_p2;
reg   [63:0] this_1_0_i170_reg_1192;
wire   [63:0] this_0_0_i182_fu_637_p2;
reg   [63:0] this_0_0_i182_reg_1197;
wire   [63:0] this_1_0_i184_fu_646_p2;
reg   [63:0] this_1_0_i184_reg_1202;
wire   [63:0] this_0_0_i196_fu_655_p2;
reg   [63:0] this_0_0_i196_reg_1207;
wire   [63:0] this_1_0_i198_fu_664_p2;
reg   [63:0] this_1_0_i198_reg_1212;
wire   [63:0] this_0_0_i210_fu_673_p2;
reg   [63:0] this_0_0_i210_reg_1217;
wire   [63:0] this_1_0_i212_fu_682_p2;
reg   [63:0] this_1_0_i212_reg_1222;
wire   [63:0] this_0_0_i224_fu_691_p2;
reg   [63:0] this_0_0_i224_reg_1227;
wire   [63:0] this_1_0_i226_fu_700_p2;
reg   [63:0] this_1_0_i226_reg_1232;
wire   [63:0] this_0_0_i238_fu_709_p2;
reg   [63:0] this_0_0_i238_reg_1237;
wire   [63:0] this_1_0_i240_fu_718_p2;
reg   [63:0] this_1_0_i240_reg_1242;
wire   [63:0] zext_ln76_1_fu_497_p1;
reg   [10:0] i_fu_94;
wire   [10:0] add_ln59_fu_414_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_1;
wire  signed [15:0] grp_fu_735_p3;
wire  signed [63:0] conv_i_i_fu_580_p1;
wire  signed [15:0] grp_fu_744_p3;
wire  signed [63:0] conv_i_i128_fu_589_p1;
wire  signed [15:0] grp_fu_753_p3;
wire  signed [63:0] conv_i_i141_fu_598_p1;
wire  signed [15:0] grp_fu_762_p3;
wire  signed [63:0] conv_i_i154_fu_607_p1;
wire  signed [15:0] grp_fu_771_p3;
wire  signed [63:0] conv_i_i167_fu_616_p1;
wire  signed [15:0] grp_fu_724_p4;
wire  signed [63:0] conv_i2_i169_fu_625_p1;
wire  signed [15:0] grp_fu_780_p3;
wire  signed [63:0] conv_i_i181_fu_634_p1;
wire  signed [15:0] grp_fu_789_p3;
wire  signed [63:0] conv_i2_i183_fu_643_p1;
wire  signed [15:0] grp_fu_798_p3;
wire  signed [63:0] conv_i_i195_fu_652_p1;
wire  signed [15:0] grp_fu_807_p3;
wire  signed [63:0] conv_i2_i197_fu_661_p1;
wire  signed [15:0] grp_fu_816_p3;
wire  signed [63:0] conv_i_i209_fu_670_p1;
wire  signed [15:0] grp_fu_825_p3;
wire  signed [63:0] conv_i2_i211_fu_679_p1;
wire  signed [15:0] grp_fu_834_p3;
wire  signed [63:0] conv_i_i223_fu_688_p1;
wire  signed [15:0] grp_fu_843_p3;
wire  signed [63:0] conv_i2_i225_fu_697_p1;
wire  signed [15:0] grp_fu_852_p3;
wire  signed [63:0] conv_i_i237_fu_706_p1;
wire  signed [15:0] grp_fu_861_p3;
wire  signed [63:0] conv_i2_i239_fu_715_p1;
wire   [0:0] grp_fu_724_p0;
wire  signed [15:0] grp_fu_724_p2;
wire  signed [15:0] grp_fu_789_p0;
wire  signed [15:0] grp_fu_807_p0;
wire  signed [15:0] grp_fu_825_p0;
wire  signed [15:0] grp_fu_843_p0;
wire  signed [15:0] grp_fu_861_p0;
reg    grp_fu_724_ce;
reg    grp_fu_735_ce;
reg    grp_fu_744_ce;
reg    grp_fu_753_ce;
reg    grp_fu_762_ce;
reg    grp_fu_771_ce;
reg    grp_fu_780_ce;
reg    grp_fu_789_ce;
reg    grp_fu_798_ce;
reg    grp_fu_807_ce;
reg    grp_fu_816_ce;
reg    grp_fu_825_ce;
reg    grp_fu_834_ce;
reg    grp_fu_843_ce;
reg    grp_fu_852_ce;
reg    grp_fu_861_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 i_fu_94 = 11'd0;
#0 ap_done_reg = 1'b0;
end

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U21(
    .din0(i_2_reg_886_pp0_iter1_reg),
    .din1(i_2_reg_886_pp0_iter1_reg),
    .dout(mul_ln389_fu_516_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U22(
    .din0(i_3_reg_910_pp0_iter1_reg),
    .din1(i_3_reg_910_pp0_iter1_reg),
    .dout(mul_ln389_2_fu_520_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U23(
    .din0(i_4_reg_933_pp0_iter1_reg),
    .din1(i_4_reg_933_pp0_iter1_reg),
    .dout(mul_ln389_4_fu_524_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U24(
    .din0(i_5_reg_956_pp0_iter1_reg),
    .din1(i_5_reg_956_pp0_iter1_reg),
    .dout(mul_ln389_6_fu_528_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U25(
    .din0(i_3_reg_910_pp0_iter1_reg),
    .din1(i_2_reg_886_pp0_iter1_reg),
    .dout(mul_ln389_8_fu_532_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U26(
    .din0(i_3_reg_910_pp0_iter1_reg),
    .din1(q_reg_898_pp0_iter1_reg),
    .dout(mul_ln389_11_fu_536_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U27(
    .din0(i_4_reg_933_pp0_iter1_reg),
    .din1(i_2_reg_886_pp0_iter1_reg),
    .dout(mul_ln389_12_fu_540_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U28(
    .din0(i_2_reg_886_pp0_iter1_reg),
    .din1(sub_ln699_1_reg_978),
    .dout(mul_ln389_14_fu_544_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U29(
    .din0(i_5_reg_956_pp0_iter1_reg),
    .din1(i_2_reg_886_pp0_iter1_reg),
    .dout(mul_ln389_16_fu_548_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U30(
    .din0(i_2_reg_886_pp0_iter1_reg),
    .din1(sub_ln699_2_reg_984),
    .dout(mul_ln389_18_fu_552_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U31(
    .din0(i_4_reg_933_pp0_iter1_reg),
    .din1(i_3_reg_910_pp0_iter1_reg),
    .dout(mul_ln389_20_fu_556_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U32(
    .din0(i_3_reg_910_pp0_iter1_reg),
    .din1(sub_ln699_1_reg_978),
    .dout(mul_ln389_22_fu_560_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U33(
    .din0(i_5_reg_956_pp0_iter1_reg),
    .din1(i_3_reg_910_pp0_iter1_reg),
    .dout(mul_ln389_24_fu_564_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U34(
    .din0(i_3_reg_910_pp0_iter1_reg),
    .din1(sub_ln699_2_reg_984),
    .dout(mul_ln389_26_fu_568_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U35(
    .din0(i_5_reg_956_pp0_iter1_reg),
    .din1(i_4_reg_933_pp0_iter1_reg),
    .dout(mul_ln389_28_fu_572_p2)
);

correlator_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U36(
    .din0(i_4_reg_933_pp0_iter1_reg),
    .din1(sub_ln699_2_reg_984),
    .dout(mul_ln389_30_fu_576_p2)
);

correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_724_p0),
    .din1(q_1_fu_450_p1),
    .din2(grp_fu_724_p2),
    .din3(mul_ln389_11_fu_536_p2),
    .ce(grp_fu_724_ce),
    .dout(grp_fu_724_p4)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_fu_436_p1),
    .din1(q_fu_436_p1),
    .din2(mul_ln389_fu_516_p2),
    .ce(grp_fu_735_ce),
    .dout(grp_fu_735_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_1_fu_450_p1),
    .din1(q_1_fu_450_p1),
    .din2(mul_ln389_2_fu_520_p2),
    .ce(grp_fu_744_ce),
    .dout(grp_fu_744_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_2_fu_464_p1),
    .din1(q_2_fu_464_p1),
    .din2(mul_ln389_4_fu_524_p2),
    .ce(grp_fu_753_ce),
    .dout(grp_fu_753_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_3_fu_478_p1),
    .din1(q_3_fu_478_p1),
    .din2(mul_ln389_6_fu_528_p2),
    .ce(grp_fu_762_ce),
    .dout(grp_fu_762_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_fu_436_p1),
    .din1(q_1_fu_450_p1),
    .din2(mul_ln389_8_fu_532_p2),
    .ce(grp_fu_771_ce),
    .dout(grp_fu_771_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_fu_436_p1),
    .din1(q_2_fu_464_p1),
    .din2(mul_ln389_12_fu_540_p2),
    .ce(grp_fu_780_ce),
    .dout(grp_fu_780_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_789_p0),
    .din1(q_fu_436_p1),
    .din2(mul_ln389_14_fu_544_p2),
    .ce(grp_fu_789_ce),
    .dout(grp_fu_789_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_fu_436_p1),
    .din1(q_3_fu_478_p1),
    .din2(mul_ln389_16_fu_548_p2),
    .ce(grp_fu_798_ce),
    .dout(grp_fu_798_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_807_p0),
    .din1(q_fu_436_p1),
    .din2(mul_ln389_18_fu_552_p2),
    .ce(grp_fu_807_ce),
    .dout(grp_fu_807_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_1_fu_450_p1),
    .din1(q_2_fu_464_p1),
    .din2(mul_ln389_20_fu_556_p2),
    .ce(grp_fu_816_ce),
    .dout(grp_fu_816_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_825_p0),
    .din1(q_1_fu_450_p1),
    .din2(mul_ln389_22_fu_560_p2),
    .ce(grp_fu_825_ce),
    .dout(grp_fu_825_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_1_fu_450_p1),
    .din1(q_3_fu_478_p1),
    .din2(mul_ln389_24_fu_564_p2),
    .ce(grp_fu_834_ce),
    .dout(grp_fu_834_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_843_p0),
    .din1(q_1_fu_450_p1),
    .din2(mul_ln389_26_fu_568_p2),
    .ce(grp_fu_843_ce),
    .dout(grp_fu_843_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(q_2_fu_464_p1),
    .din1(q_3_fu_478_p1),
    .din2(mul_ln389_28_fu_572_p2),
    .ce(grp_fu_852_ce),
    .dout(grp_fu_852_p3)
);

correlator_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_861_p0),
    .din1(q_2_fu_464_p1),
    .din2(mul_ln389_30_fu_576_p2),
    .ce(grp_fu_861_ce),
    .dout(grp_fu_861_p3)
);

correlator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            i_fu_94 <= add_ln59_fu_414_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_94 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln76_reg_881 <= add_ln76_fu_420_p2;
        add_ln76_reg_881_pp0_iter1_reg <= add_ln76_reg_881;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_2_reg_886 <= {{din_data_0_TDATA[31:16]}};
        i_2_reg_886_pp0_iter1_reg <= i_2_reg_886;
        i_3_reg_910 <= {{din_data_1_TDATA[31:16]}};
        i_3_reg_910_pp0_iter1_reg <= i_3_reg_910;
        i_4_reg_933 <= {{din_data_2_TDATA[31:16]}};
        i_4_reg_933_pp0_iter1_reg <= i_4_reg_933;
        i_5_reg_956 <= {{din_data_3_TDATA[31:16]}};
        i_5_reg_956_pp0_iter1_reg <= i_5_reg_956;
        q_2_reg_945 <= q_2_fu_464_p1;
        q_3_reg_968 <= q_3_fu_478_p1;
        q_reg_898 <= q_fu_436_p1;
        q_reg_898_pp0_iter1_reg <= q_reg_898;
        sub_ln699_1_reg_978 <= sub_ln699_1_fu_487_p2;
        sub_ln699_2_reg_984 <= sub_ln699_2_fu_492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081 <= zext_ln76_1_fu_497_p1;
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081;
        this_0_0_i129_reg_1172 <= this_0_0_i129_fu_592_p2;
        this_0_0_i142_reg_1177 <= this_0_0_i142_fu_601_p2;
        this_0_0_i155_reg_1182 <= this_0_0_i155_fu_610_p2;
        this_0_0_i168_reg_1187 <= this_0_0_i168_fu_619_p2;
        this_0_0_i182_reg_1197 <= this_0_0_i182_fu_637_p2;
        this_0_0_i196_reg_1207 <= this_0_0_i196_fu_655_p2;
        this_0_0_i210_reg_1217 <= this_0_0_i210_fu_673_p2;
        this_0_0_i224_reg_1227 <= this_0_0_i224_fu_691_p2;
        this_0_0_i238_reg_1237 <= this_0_0_i238_fu_709_p2;
        this_0_0_i_reg_1167 <= this_0_0_i_fu_583_p2;
        this_1_0_i170_reg_1192 <= this_1_0_i170_fu_628_p2;
        this_1_0_i184_reg_1202 <= this_1_0_i184_fu_646_p2;
        this_1_0_i198_reg_1212 <= this_1_0_i198_fu_664_p2;
        this_1_0_i212_reg_1222 <= this_1_0_i212_fu_682_p2;
        this_1_0_i226_reg_1232 <= this_1_0_i226_fu_700_p2;
        this_1_0_i240_reg_1242 <= this_1_0_i240_fu_718_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln59_fu_408_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 = 1'b1;
    end else begin
        correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_0_TDATA_blk_n = din_data_0_TVALID;
    end else begin
        din_data_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_0_TREADY = 1'b1;
    end else begin
        din_data_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_1_TDATA_blk_n = din_data_1_TVALID;
    end else begin
        din_data_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_1_TREADY = 1'b1;
    end else begin
        din_data_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_2_TDATA_blk_n = din_data_2_TVALID;
    end else begin
        din_data_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_2_TREADY = 1'b1;
    end else begin
        din_data_2_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_3_TDATA_blk_n = din_data_3_TVALID;
    end else begin
        din_data_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln59_fu_408_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        din_data_3_TREADY = 1'b1;
    end else begin
        din_data_3_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_724_ce = 1'b1;
    end else begin
        grp_fu_724_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_735_ce = 1'b1;
    end else begin
        grp_fu_735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_744_ce = 1'b1;
    end else begin
        grp_fu_744_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_753_ce = 1'b1;
    end else begin
        grp_fu_753_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_762_ce = 1'b1;
    end else begin
        grp_fu_762_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_771_ce = 1'b1;
    end else begin
        grp_fu_771_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_780_ce = 1'b1;
    end else begin
        grp_fu_780_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_789_ce = 1'b1;
    end else begin
        grp_fu_789_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_798_ce = 1'b1;
    end else begin
        grp_fu_798_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_807_ce = 1'b1;
    end else begin
        grp_fu_807_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_816_ce = 1'b1;
    end else begin
        grp_fu_816_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_825_ce = 1'b1;
    end else begin
        grp_fu_825_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_834_ce = 1'b1;
    end else begin
        grp_fu_834_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_843_ce = 1'b1;
    end else begin
        grp_fu_843_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_852_ce = 1'b1;
    end else begin
        grp_fu_852_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_861_ce = 1'b1;
    end else begin
        grp_fu_861_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln59_fu_414_p2 = (ap_sig_allocacmp_i_1 + 11'd1);

assign add_ln76_fu_420_p2 = (zext_ln76 + ap_sig_allocacmp_i_1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((din_data_3_TVALID == 1'b0) & (icmp_ln59_fu_408_p2 == 1'd0)) | ((din_data_2_TVALID == 1'b0) & (icmp_ln59_fu_408_p2 == 1'd0)) | ((din_data_1_TVALID == 1'b0) & (icmp_ln59_fu_408_p2 == 1'd0)) | ((icmp_ln59_fu_408_p2 == 1'd0) & (din_data_0_TVALID == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_i2_i169_fu_625_p1 = grp_fu_724_p4;

assign conv_i2_i183_fu_643_p1 = grp_fu_789_p3;

assign conv_i2_i197_fu_661_p1 = grp_fu_807_p3;

assign conv_i2_i211_fu_679_p1 = grp_fu_825_p3;

assign conv_i2_i225_fu_697_p1 = grp_fu_843_p3;

assign conv_i2_i239_fu_715_p1 = grp_fu_861_p3;

assign conv_i_i128_fu_589_p1 = grp_fu_744_p3;

assign conv_i_i141_fu_598_p1 = grp_fu_753_p3;

assign conv_i_i154_fu_607_p1 = grp_fu_762_p3;

assign conv_i_i167_fu_616_p1 = grp_fu_771_p3;

assign conv_i_i181_fu_634_p1 = grp_fu_780_p3;

assign conv_i_i195_fu_652_p1 = grp_fu_798_p3;

assign conv_i_i209_fu_670_p1 = grp_fu_816_p3;

assign conv_i_i223_fu_688_p1 = grp_fu_834_p3;

assign conv_i_i237_fu_706_p1 = grp_fu_852_p3;

assign conv_i_i_fu_580_p1 = grp_fu_735_p3;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1 = this_1_0_i212_reg_1222;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1 = this_1_0_i198_reg_1212;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1 = this_1_0_i184_reg_1202;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1 = this_1_0_i170_reg_1192;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1 = this_0_0_i129_reg_1172;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1 = this_0_0_i_reg_1167;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1 = this_0_0_i224_reg_1227;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1 = this_0_0_i210_reg_1217;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1 = this_0_0_i196_reg_1207;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1 = this_0_0_i182_reg_1197;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1 = this_0_0_i168_reg_1187;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1 = this_0_0_i155_reg_1182;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1 = this_0_0_i142_reg_1177;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1 = this_1_0_i240_reg_1242;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1 = this_1_0_i226_reg_1232;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address0 = zext_ln76_1_fu_497_p1;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1 = correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg;

assign correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1 = this_0_0_i238_reg_1237;

assign grp_fu_724_p0 = 16'd0;

assign grp_fu_724_p2 = {{din_data_0_TDATA[31:16]}};

assign grp_fu_789_p0 = {{din_data_2_TDATA[31:16]}};

assign grp_fu_807_p0 = {{din_data_3_TDATA[31:16]}};

assign grp_fu_825_p0 = {{din_data_2_TDATA[31:16]}};

assign grp_fu_843_p0 = {{din_data_3_TDATA[31:16]}};

assign grp_fu_861_p0 = {{din_data_3_TDATA[31:16]}};

assign icmp_ln59_fu_408_p2 = ((ap_sig_allocacmp_i_1 == 11'd1024) ? 1'b1 : 1'b0);

assign q_1_fu_450_p1 = din_data_1_TDATA[15:0];

assign q_2_fu_464_p1 = din_data_2_TDATA[15:0];

assign q_3_fu_478_p1 = din_data_3_TDATA[15:0];

assign q_fu_436_p1 = din_data_0_TDATA[15:0];

assign sub_ln699_1_fu_487_p2 = ($signed(16'd0) - $signed(q_2_reg_945));

assign sub_ln699_2_fu_492_p2 = ($signed(16'd0) - $signed(q_3_reg_968));

assign this_0_0_i129_fu_592_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q0) + $signed(conv_i_i128_fu_589_p1));

assign this_0_0_i142_fu_601_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q0) + $signed(conv_i_i141_fu_598_p1));

assign this_0_0_i155_fu_610_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q0) + $signed(conv_i_i154_fu_607_p1));

assign this_0_0_i168_fu_619_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q0) + $signed(conv_i_i167_fu_616_p1));

assign this_0_0_i182_fu_637_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q0) + $signed(conv_i_i181_fu_634_p1));

assign this_0_0_i196_fu_655_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q0) + $signed(conv_i_i195_fu_652_p1));

assign this_0_0_i210_fu_673_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q0) + $signed(conv_i_i209_fu_670_p1));

assign this_0_0_i224_fu_691_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q0) + $signed(conv_i_i223_fu_688_p1));

assign this_0_0_i238_fu_709_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q0) + $signed(conv_i_i237_fu_706_p1));

assign this_0_0_i_fu_583_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q0) + $signed(conv_i_i_fu_580_p1));

assign this_1_0_i170_fu_628_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q0) + $signed(conv_i2_i169_fu_625_p1));

assign this_1_0_i184_fu_646_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q0) + $signed(conv_i2_i183_fu_643_p1));

assign this_1_0_i198_fu_664_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q0) + $signed(conv_i2_i197_fu_661_p1));

assign this_1_0_i212_fu_682_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q0) + $signed(conv_i2_i211_fu_679_p1));

assign this_1_0_i226_fu_700_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q0) + $signed(conv_i2_i225_fu_697_p1));

assign this_1_0_i240_fu_718_p2 = ($signed(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q0) + $signed(conv_i2_i239_fu_715_p1));

assign zext_ln76_1_fu_497_p1 = add_ln76_reg_881_pp0_iter1_reg;

endmodule //correlator_correlator_Pipeline_Process_Frame_Loop
