#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Nov  3 13:48:55 2024
# Process ID: 14504
# Current directory: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: XoiXoi, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12766 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 471.965 ; gain = 188.492
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1345.520 ; gain = 439.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_flow_control_loop_pipe_sequential_init' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_flow_control_loop_pipe_sequential_init' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_32s_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_32s_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_regslice_both' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_regslice_both' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_AXI_DMA_SLAVE' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_15ns_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_15ns_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_5ns_7ns_11_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_5ns_7ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_5ns_7ns_11_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_5ns_7ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_4ns_6ns_9_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_4ns_6ns_9_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_4ns_6ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized0' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_8s_8s_16_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_8s_8s_16_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_5ns_4ns_3_9_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_5ns_4ns_3_9_1_divider' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_5ns_4ns_3_9_1_divider' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_5ns_4ns_3_9_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32ns_32ns_64_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_32ns_64_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_32s_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_32s_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_25u_20u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_25_4_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_25_4_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_31ns_32ns_63_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_31ns_32ns_63_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32ns_31ns_63_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_31ns_63_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_20u_24u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32s_12ns_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32s_12ns_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_7ns_5ns_4_11_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_7ns_5ns_4_11_1_divider' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_7ns_5ns_4_11_1_divider' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_7ns_5ns_4_11_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_7ns_9ns_15_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_7ns_9ns_15_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_8ns_10ns_17_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_8ns_10ns_17_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_9ns_11ns_19_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_9ns_11ns_19_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_12s_7ns_12_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_12s_7ns_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_12s_7ns_12_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_12s_7ns_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized0' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized3' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized4' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_23_4_8_1_1__parameterized4' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_9ns_5ns_4_13_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_urem_9ns_5ns_4_13_1_divider' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_9ns_5ns_4_13_1_divider' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_urem_9ns_5ns_4_13_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mul_32ns_8ns_39_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_8ns_39_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_8ns_39_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_8ns_39_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_SMM_1u_500u_50u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_sparsemux_9_2_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-226] default block is never used [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_sparsemux_9_2_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_pool_2u_50u_8u_s' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_s' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:49]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LeNet_wrapper_mul_32ns_11ns_42_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_11ns_42_2_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_fifo_w32_d2_S_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg' of module 'LeNet_wrapper_fifo_w32_d2_S_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' of module 'LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' is unconnected for instance 'U_LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' of module 'LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg' has 6 connections declared, but only 5 given [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v:50]
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:122]
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_AXI_DMA_MASTER_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_FC_1u_500u_10u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_FC_1u_800u_500u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_pool_2u_50u_8u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SMM_1u_500u_50u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_pool_2u_20u_24u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SMM_1u_25u_20u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module LeNet_wrapper_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_AXI_DMA_MASTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LeNet_wrapper_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_num_data_valid[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[3] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[2] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[1] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_7_fifo_cap[0] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[6] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[5] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connect_8_num_data_valid[4] in module LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1779.746 ; gain = 874.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1779.746 ; gain = 874.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1779.746 ; gain = 874.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.832 . Memory (MB): peak = 1779.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/LeNet_wrapper_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/LeNet_wrapper_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1864.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1872.082 ; gain = 7.621
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'inp_8_reg_618_reg' and it is trimmed from '32' to '14' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v:365]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '5' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].dividend_tmp_reg[5]' and it is trimmed from '5' to '3' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'inp_5_reg_1825_reg' and it is trimmed from '32' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v:836]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '7' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].dividend_tmp_reg[7]' and it is trimmed from '7' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '4' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:02:02 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 38    
	   2 Input   31 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   5 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 24    
	   5 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 18    
	   3 Input    7 Bit       Adders := 7     
	   3 Input    6 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 18    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 14    
	               63 Bit    Registers := 12    
	               42 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 206   
	               31 Bit    Registers := 8     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 15    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 93    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 42    
	                5 Bit    Registers := 41    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 579   
+---Multipliers : 
	              33x33  Multipliers := 4     
	              32x33  Multipliers := 4     
	              12x33  Multipliers := 1     
	               9x33  Multipliers := 1     
	              32x32  Multipliers := 44    
	              16x32  Multipliers := 1     
	              13x32  Multipliers := 1     
+---RAMs : 
	            3125K Bit	(400000 X 8 bit)          RAMs := 1     
	              82K Bit	(10500 X 8 bit)          RAMs := 2     
	              17K Bit	(2300 X 8 bit)          RAMs := 11    
	               6K Bit	(800 X 8 bit)          RAMs := 1     
	               1K Bit	(49 X 32 bit)          RAMs := 7     
	              640 Bit	(80 X 8 bit)          RAMs := 7     
+---Muxes : 
	   2 Input   68 Bit        Muxes := 2     
	  69 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   3 Input   64 Bit        Muxes := 2     
	  10 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  39 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 78    
	  20 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	  26 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 4     
	   6 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 27    
	   4 Input    8 Bit        Muxes := 12    
	  21 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 23    
	   4 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 44    
	   6 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 47    
	   3 Input    5 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 486   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_stream_U/B_V_data_1_payload_A_reg' and it is trimmed from '64' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_regslice_both.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_in_stream_U/B_V_data_1_payload_B_reg' and it is trimmed from '64' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_regslice_both.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_11_reg_1721_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_11_reg_1721_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_12_reg_1801_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_12_reg_1801_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U56/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U60/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_17_reg_1766_pp0_iter4_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_17_reg_1766_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_18_reg_1821_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_18_reg_1821_pp0_iter5_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U57/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U61/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U104/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_221_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U104/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_221_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U104/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U104/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U169/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U169/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U169/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U169/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U168/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register IFMCH_curr_1_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U168/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register IFMCH_curr_1_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U168/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U168/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U168/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v:33]
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_4_reg_3445_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_4_reg_3445_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_5_reg_3450_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_5_reg_3450_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U226/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U232/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register tmp_s_reg_3475_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_s_reg_3475_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_1_reg_3480_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_1_reg_3480_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U227/tmp_product is absorbed into DSP mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_17s_17_4_1_U233/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U213/tmp_product, operation Mode is: (A:0x2e9)*B2.
DSP Report: register mul_9ns_11ns_19_1_1_U213/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U213/tmp_product.
DSP Report: operator mul_9ns_11ns_19_1_1_U213/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U213/tmp_product.
DSP Report: Generating DSP tmp_15_reg_2737_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register tmp_15_reg_2737_reg is absorbed into DSP tmp_15_reg_2737_reg.
DSP Report: register tmp_15_reg_2737_reg is absorbed into DSP tmp_15_reg_2737_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U211/tmp_product is absorbed into DSP tmp_15_reg_2737_reg.
DSP Report: Generating DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (((D:0xfa)+A'')*(B:0x2e9)')'.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/m is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/ad is absorbed into DSP am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP tmp_13_reg_2731_reg, operation Mode is: ((A:0x175)*B)'.
DSP Report: register tmp_13_reg_2731_reg is absorbed into DSP tmp_13_reg_2731_reg.
DSP Report: operator mul_8ns_10ns_17_1_1_U210/tmp_product is absorbed into DSP tmp_13_reg_2731_reg.
DSP Report: Generating DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (((D:0x53)+A'')*(B:0x175)')'.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/m is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/ad is absorbed into DSP am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP tmp_11_reg_2715_reg, operation Mode is: ((A:0xbb)*B'')'.
DSP Report: register tmp_11_reg_2715_reg is absorbed into DSP tmp_11_reg_2715_reg.
DSP Report: register tmp_11_reg_2715_reg is absorbed into DSP tmp_11_reg_2715_reg.
DSP Report: register tmp_11_reg_2715_reg is absorbed into DSP tmp_11_reg_2715_reg.
DSP Report: operator mul_7ns_9ns_15_1_1_U209/tmp_product is absorbed into DSP tmp_11_reg_2715_reg.
DSP Report: Generating DSP add_ln127_10_fu_1803_p2, operation Mode is: C'+(A2*(B:0x2e))'.
DSP Report: register tmp_16_reg_2769_reg is absorbed into DSP add_ln127_10_fu_1803_p2.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_10_fu_1803_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_10_fu_1803_p2.
DSP Report: operator add_ln127_10_fu_1803_p2 is absorbed into DSP add_ln127_10_fu_1803_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_10_fu_1803_p2.
DSP Report: Generating DSP add_ln127_9_fu_1766_p2, operation Mode is: C'+(A2*(B:0x2e))'.
DSP Report: register tmp_15_reg_2737_pp0_iter11_reg_reg is absorbed into DSP add_ln127_9_fu_1766_p2.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_9_fu_1766_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_9_fu_1766_p2.
DSP Report: operator add_ln127_9_fu_1766_p2 is absorbed into DSP add_ln127_9_fu_1766_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_9_fu_1766_p2.
DSP Report: Generating DSP add_ln127_8_fu_1729_p2, operation Mode is: C+(A2*(B:0x2e))'.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_8_fu_1729_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_8_fu_1729_p2.
DSP Report: operator add_ln127_8_fu_1729_p2 is absorbed into DSP add_ln127_8_fu_1729_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_8_fu_1729_p2.
DSP Report: Generating DSP add_ln127_7_fu_1681_p2, operation Mode is: C'+(A2*(B:0x2e))'.
DSP Report: register tmp_13_reg_2731_pp0_iter11_reg_reg is absorbed into DSP add_ln127_7_fu_1681_p2.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_7_fu_1681_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_7_fu_1681_p2.
DSP Report: operator add_ln127_7_fu_1681_p2 is absorbed into DSP add_ln127_7_fu_1681_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_7_fu_1681_p2.
DSP Report: Generating DSP add_ln127_6_fu_1644_p2, operation Mode is: C+(A2*(B:0x2e))'.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_6_fu_1644_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_6_fu_1644_p2.
DSP Report: operator add_ln127_6_fu_1644_p2 is absorbed into DSP add_ln127_6_fu_1644_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_6_fu_1644_p2.
DSP Report: Generating DSP add_ln127_5_fu_1596_p2, operation Mode is: C'+(A2*(B:0x2e))'.
DSP Report: register trunc_ln127_reg_2721_reg is absorbed into DSP add_ln127_5_fu_1596_p2.
DSP Report: register tmp_11_reg_2715_pp0_iter11_reg_reg is absorbed into DSP add_ln127_5_fu_1596_p2.
DSP Report: register mul_ln127_6_reg_2743_reg is absorbed into DSP add_ln127_5_fu_1596_p2.
DSP Report: operator add_ln127_5_fu_1596_p2 is absorbed into DSP add_ln127_5_fu_1596_p2.
DSP Report: operator mul_12s_7ns_12_1_1_U212/tmp_product is absorbed into DSP add_ln127_5_fu_1596_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v:33]
DSP Report: Generating DSP tmp_reg_596_reg, operation Mode is: ((A:0x2e9)*B2)'.
DSP Report: register tmp_reg_596_reg is absorbed into DSP tmp_reg_596_reg.
DSP Report: register tmp_reg_596_reg is absorbed into DSP tmp_reg_596_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U272/tmp_product is absorbed into DSP tmp_reg_596_reg.
DSP Report: Generating DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x2e)')')'.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U297/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U297/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U297/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U297/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U297/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U297/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U297/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U297/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U297/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U296/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U296/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U296/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U296/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U296/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U296/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U294/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U294/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_274_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U294/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U294/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U294/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_274_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U294/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U294/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U294/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U294/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U335/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U335/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U335/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: register mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/tmp_product.
DSP Report: Generating DSP mul_32ns_31ns_63_2_1_U335/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: register mul_32ns_31ns_63_2_1_U335/buff0_reg is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: operator mul_32ns_31ns_63_2_1_U335/tmp_product is absorbed into DSP mul_32ns_31ns_63_2_1_U335/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U334/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U334/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register IFMCH_curr_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U334/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U334/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register IFMCH_curr_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U334/buff0_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U334/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U334/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v:33]
DSP Report: Generating DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x320)')')'.
DSP Report: register mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v:33]
DSP Report: Generating DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x320)')')'.
DSP Report: register mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U367/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U367/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U367/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U367/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U367/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U367/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U367/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U367/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U367/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U366/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U366/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U366/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U366/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U366/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U366/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U364/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U364/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_152_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U364/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U364/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U364/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_152_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U364/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U364/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U364/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U364/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U389/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U389/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U389/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U389/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U389/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U389/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U389/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U389/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U389/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U388/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U388/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U388/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U388/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U388/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U388/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U387/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U387/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_127_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U387/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U387/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U387/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_127_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U387/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U387/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U387/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U387/buff0_reg.
INFO: [Synth 8-3971] The signal "inst/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:03:53 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_9ns_10ns_10ns_19_4_1_U354/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U/p_reg_reg_4c : 0 0 : 2729 2729 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 0 : 624 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 1 : 555 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U58/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_4 : 0 2 : 700 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 0 : 624 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 1 : 555 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U59/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_0 : 0 2 : 700 1879 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_23 : 0 0 : 615 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_23 : 0 1 : 555 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U230/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_23 : 0 2 : 700 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_21 : 0 0 : 615 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_21 : 0 1 : 555 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_8s_8s_16s_17_4_1_U231/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U/m_reg_reg_21 : 0 2 : 700 1870 : Used 1 time 100
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mac_muladd_6ns_6ns_6ns_12_4_1_U273/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U/p_reg_reg_3c : 0 0 : 1148 1148 : Used 1 time 100
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_8s_8s_16ns_16_4_1_U347/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U/p_reg_reg_4a : 0 0 : 677 677 : Used 1 time 100
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U168/tmp_product_1b : 0 0 : 3173 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U168/tmp_product_1b : 0 1 : 2878 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U334/tmp_product_46 : 0 0 : 3173 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U334/tmp_product_46 : 0 1 : 2878 6051 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U104/tmp_product_10 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U104/tmp_product_10 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U294/tmp_product_42 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U294/tmp_product_42 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U364/tmp_product_51 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U364/tmp_product_51 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U387/tmp_product_57 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U387/tmp_product_57 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U169/tmp_product_15 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U169/tmp_product_15 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U335/tmp_product_44 : 0 0 : 3155 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U335/tmp_product_44 : 0 1 : 2749 5904 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U106/tmp_product_5 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U106/tmp_product_5 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U297/tmp_product_3e : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U297/tmp_product_3e : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U367/tmp_product_4d : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U367/tmp_product_4d : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U389/tmp_product_53 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U389/tmp_product_53 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U104/tmp_product_12 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32ns_32ns_64_2_1_U104/tmp_product_12 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U294/tmp_product_43 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32ns_32ns_64_2_1_U294/tmp_product_43 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U364/tmp_product_52 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32ns_32ns_64_2_1_U364/tmp_product_52 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U387/tmp_product_58 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32ns_32ns_64_2_1_U387/tmp_product_58 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U169/tmp_product_18 : 0 0 : 2795 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_32ns_31ns_63_2_1_U169/tmp_product_18 : 0 1 : 2621 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U335/tmp_product_45 : 0 0 : 2795 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_32ns_31ns_63_2_1_U335/tmp_product_45 : 0 1 : 2621 5416 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U168/tmp_product_1e : 0 0 : 2700 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_20u_24u_s__GC0 mul_31ns_32ns_63_2_1_U168/tmp_product_1e : 0 1 : 2637 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U334/tmp_product_47 : 0 0 : 2700 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_pool_2u_50u_8u_s__GC0 mul_31ns_32ns_63_2_1_U334/tmp_product_47 : 0 1 : 2637 5337 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U106/tmp_product_8 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U106/tmp_product_8 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U297/tmp_product_3f : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U297/tmp_product_3f : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U367/tmp_product_4e : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U367/tmp_product_4e : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U389/tmp_product_54 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U389/tmp_product_54 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U105/tmp_product_b : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U105/tmp_product_b : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U296/tmp_product_40 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U296/tmp_product_40 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U366/tmp_product_4f : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U366/tmp_product_4f : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U388/tmp_product_55 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U388/tmp_product_55 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U105/tmp_product_e : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_25u_20u_s__GC0 mul_32s_32s_32_2_1_U105/tmp_product_e : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U296/tmp_product_41 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_32s_32s_32_2_1_U296/tmp_product_41 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U366/tmp_product_50 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mul_32s_32s_32_2_1_U366/tmp_product_50 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U388/tmp_product_56 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_500u_10u_s__GC0 mul_32s_32s_32_2_1_U388/tmp_product_56 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is LeNet_wrapper_FC_1u_800u_500u_s__GC0 mac_muladd_19s_10ns_10ns_19_4_1_U346/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U/p_reg_reg_48 : 0 0 : 2729 2729 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 am_addmul_7ns_8ns_10ns_19_4_1_U228/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U/p_reg_reg_2a : 0 0 : 1464 1464 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 am_addmul_7ns_7ns_9ns_17_4_1_U229/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U/p_reg_reg_26 : 0 0 : 1206 1206 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 tmp_13_reg_2731_reg_28 : 0 0 : 402 402 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 tmp_15_reg_2737_reg_2c : 0 0 : 375 375 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 tmp_reg_596_reg_3b : 0 0 : 375 375 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 mul_9ns_11ns_19_1_1_U213/tmp_product_2e : 0 0 : 356 356 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 tmp_11_reg_2715_reg_24 : 0 0 : 270 270 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_10_fu_1803_p2_3a : 0 0 : 264 264 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_9_fu_1766_p2_38 : 0 0 : 264 264 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_7_fu_1681_p2_34 : 0 0 : 263 263 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_5_fu_1596_p2_30 : 0 0 : 262 262 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_6_fu_1644_p2_32 : 0 0 : 258 258 : Used 1 time 0
 Sort Area is LeNet_wrapper_SMM_1u_500u_50u_s__GC0 add_ln127_8_fu_1729_p2_36 : 0 0 : 258 258 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W |   | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg       | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | B_U/ram_reg                                                                        | 390 K x 8(READ_FIRST)  | W |   | 390 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 104    | 
|inst        | A_U/ram_reg                                                                        | 800 x 8(READ_FIRST)    | W |   | 800 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_0_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_1_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_3_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_4_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_6_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_7_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_8_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_4_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_5_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_6_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_7_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_8_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_9_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_10_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_11_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM16X1D x 64                | 
|inst        | inElem_U/ram_reg                                                                   | User Attribute | 256 x 8              | RAM64M x 12                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg       | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM16X1D x 64 RAM32X1D x 32  | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (A2*B'')'                    | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+A''*B'')'              | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'           | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (A2*B'')'                    | 9      | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+A''*B'')'              | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'           | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2              | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B                        | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B''             | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B''                       | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''            | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                      | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''            | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                      | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0                      | (A2*B2)'                     | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+A''*B'')'              | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'           | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0                      | (A2*B2)'                     | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+A''*B'')'              | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'           | 9      | 9      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (A:0x2e9)*B2                 | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | ((A:0x2e9)*B2)'              | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2                    | (((D:0xfa)+A'')*(B:0x2e9)')' | 8      | 18     | -      | 9      | 29     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | ((A:0x175)*B)'               | 9      | 10     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3                     | (((D:0x53)+A'')*(B:0x175)')' | 8      | 17     | -      | 8      | 27     | 2    | 1    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | ((A:0xbb)*B'')'              | 8      | 9      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C'+(A2*(B:0x2e))'            | 12     | 7      | 6      | -      | 12     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C'+(A2*(B:0x2e))'            | 12     | 7      | 6      | -      | 12     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C+(A2*(B:0x2e))'             | 12     | 7      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C'+(A2*(B:0x2e))'            | 12     | 7      | 5      | -      | 12     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C+(A2*(B:0x2e))'             | 12     | 7      | 5      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C'+(A2*(B:0x2e))'            | 12     | 7      | 4      | -      | 12     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 | ((A:0x2e9)*B2)'              | 10     | 11     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4                    | (C'+(A2*(B:0x2e)')')'        | 12     | 12     | 7      | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2              | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B                        | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B''             | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B''                       | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''            | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                      | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B''            | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''                      | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A''*B2            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5                  | (C'+(A2*(B:0x320)')')'       | 19     | 18     | 11     | -      | 19     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6                     | (C+(A2*B2)')'                | 9      | 9      | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7                  | (C'+(A2*(B:0x320)')')'       | 19     | 18     | 11     | -      | 19     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2              | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B                         | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A*B2              | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A2*B2                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17)+A2*B2             | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:04:16 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:04:29 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W |   | 10 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg    | 80 x 8(READ_FIRST)     | W |   | 80 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst        | grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg   | 10 K x 8(READ_FIRST)   | W | R | 10 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg     | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg       | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst        | B_U/ram_reg                                                                        | 390 K x 8(READ_FIRST)  | W |   | 390 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 104    | 
|inst        | A_U/ram_reg                                                                        | 800 x 8(READ_FIRST)    | W |   | 800 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_0_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_1_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_3_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_4_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_6_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_7_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst        | connect_8_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg                             | 49 x 32(READ_FIRST)    | W |   | 49 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name | RTL Object                                                                         | Inference      | Size (Depth x Width) | Primitives                   | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U/ram_reg    | User Attribute | 4 x 8                | RAM32M x 2                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_4_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_5_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_6_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_7_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_8_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_9_U/ram_reg                                                                    | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_10_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | buf_11_U/ram_reg                                                                   | User Attribute | 32 x 32              | RAM32M x 6                   | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 32 x 32              | RAM16X1D x 64                | 
|inst        | inElem_U/ram_reg                                                                   | User Attribute | 256 x 8              | RAM64M x 12                  | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U/ram_reg     | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U/ram_reg       | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U/ram_reg | User Attribute | 64 x 8               | RAM64M x 3                   | 
|inst        | buf_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_1_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_2_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | buf_3_U/ram_reg                                                                    | User Attribute | 64 x 32              | RAM64M x 11                  | 
|inst        | acc_U/ram_reg                                                                      | User Attribute | 64 x 32              | RAM16X1D x 64 RAM32X1D x 32  | 
+------------+------------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_25u_20u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_25u_20u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_25u_20u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_25u_20u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SCIG_5u_20u_12u_50u_8u_0u_U0/grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/SMM_1u_500u_50u_U0/p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_9_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_11_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/B_U/ram_reg_6_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_1u_800u_500u_U0/A_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_0_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_1_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_3_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_4_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_6_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_7_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/connect_8_U/U_LeNet_wrapper_fifo_w32_d50_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:04:59 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:05:20 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:05:20 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:05:28 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:05:28 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:05:30 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:05:31 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LeNet_wrapper | SCIG_5u_1u_28u_20u_24u_0u_U0/grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67/icmp_ln153_reg_639_pp0_iter3_reg_reg[0]                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/icmp_ln124_2_reg_1506_pp0_iter9_reg_reg[0]                                                                                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/icmp_ln124_reg_1455_pp0_iter8_reg_reg[0]                                                                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141/ap_loop_exit_ready_pp0_iter9_reg_reg                                                                                            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/urem_5ns_4ns_3_9_1_U88/LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u/loop[1].dividend_tmp_reg[2][4]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/urem_5ns_4ns_3_9_1_U88/LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u/loop[2].dividend_tmp_reg[3][4]      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/urem_5ns_4ns_3_9_1_U88/LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u/loop[3].dividend_tmp_reg[4][4]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/or_ln82_reg_509_pp0_iter8_reg_reg[0]                                                                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/add_ln84_reg_504_pp0_iter8_reg_reg[6]                                                                 | 8      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/add_ln84_reg_504_pp0_iter8_reg_reg[1]                                                                 | 9      | 2     | NO           | YES                | YES               | 2      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/trunc_ln79_reg_513_reg[2]                                                                             | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | SMM_1u_25u_20u_U0/grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/icmp_ln124_1_reg_2700_pp0_iter18_reg_reg[0]                                                                                   | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/icmp_ln124_reg_2686_pp0_iter9_reg_reg[0]                                                                                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/icmp_ln124_reg_2686_pp0_iter17_reg_reg[0]                                                                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/trunc_ln123_reg_2753_reg[3]                                                                                                   | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_loop_exit_ready_pp0_iter18_reg_reg                                                                                         | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/select_ln121_reg_2692_pp0_iter5_reg_reg[3]                                                                                    | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/select_ln121_reg_2692_pp0_iter6_reg_reg[0]                                                                                    | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[2].dividend_tmp_reg[3][8] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[3].dividend_tmp_reg[4][8] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[4].dividend_tmp_reg[5][8] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[5].dividend_tmp_reg[6][8] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/urem_9ns_5ns_4_13_1_U271/LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/tmp_reg_596_pp0_iter10_reg_reg[5]                                                                   | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/icmp_ln79_reg_580_pp0_iter9_reg_reg[0]                                                              | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/icmp_ln82_reg_591_pp0_iter9_reg_reg[0]                                                              | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/or_ln82_reg_606_pp0_iter12_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/trunc_ln79_reg_615_reg[3]                                                                           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216/ap_loop_exit_ready_pp0_iter12_reg_reg                                                               | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/icmp_ln114_1_reg_419_pp0_iter8_reg_reg[0]                                                                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/icmp_ln114_reg_403_pp0_iter6_reg_reg[0]                                                                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | FC_1u_800u_500u_U0/grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114/or_ln79_reg_317_pp0_iter3_reg_reg[0]                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_enable_reg_pp0_iter10_reg                                                                                                  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LeNet_wrapper | SMM_1u_500u_50u_U0/grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165/ap_enable_reg_pp0_iter18_reg                                                                                                  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5                  | (C'+(A'*B)')'       | 30     | 10     | 10     | -      | 19     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6                     | (C+(A'*B')')'       | 30     | 18     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7                  | (C'+(A'*B)')'       | 9      | 10     | 10     | -      | 19     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (A'*B'')'           | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A'*B'')')'   | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (A'*B'')'           | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A'*B'')')'   | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3                            | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (A'*B)'             | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (A*B)'              | 8      | 9      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | ((A''*B)')'         | 7      | 8      | -      | -      | 15     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (C+A'*B)'           | 30     | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (C+A'*B)'           | 30     | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C+(A'*B)'           | 30     | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (C+A'*B)'           | 30     | 6      | 5      | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | C+(A'*B)'           | 30     | 6      | 5      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (C+A'*B)'           | 30     | 6      | 4      | -      | 12     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3                     | (((D+A'')'*B)')'    | 7      | 9      | -      | 7      | 17     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2                    | (((D+A'')'*B)')'    | 7      | 10     | -      | 8      | 19     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0                      | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0                      | (A'*B')'            | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | (PCIN+(A''*B'')')'  | 30     | 18     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3                           | A'*B                | 9      | 10     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 | ((A'*B)')'          | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4                    | (C'+(A'*B)')'       | 6      | 6      | 6      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A*B)'              | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A*B                 | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A*B)'     | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | (A'*B')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B')'   | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B'              | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B''              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 17     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B''             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A''*B'')' | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A''*B'              | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|LeNet_wrapper                                                          | A'*B''              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|LeNet_wrapper                                                          | (PCIN>>17+A'*B'')'  | 17     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3822|
|2     |DSP48E1  |    85|
|25    |LUT1     |   322|
|26    |LUT2     |  7915|
|27    |LUT3     |  4020|
|28    |LUT4     |  2349|
|29    |LUT5     |  1860|
|30    |LUT6     | 15907|
|31    |MUXF7    |    26|
|32    |RAM16X1D |   128|
|33    |RAM32M   |    67|
|34    |RAM32X1D |    70|
|35    |RAM64M   |    80|
|36    |RAMB18E1 |    15|
|39    |RAMB36E1 |   123|
|45    |SRL16E   |    64|
|46    |SRLC32E  |     1|
|47    |FDRE     | 10399|
|48    |FDSE     |   117|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:05:31 . Memory (MB): peak = 1872.082 ; gain = 966.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:05:05 . Memory (MB): peak = 1872.082 ; gain = 874.168
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:05:32 . Memory (MB): peak = 1872.082 ; gain = 966.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 1877.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 345 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 67 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 70 instances
  RAM64M => RAM64M (RAMD64E(x4)): 80 instances

Synth Design complete | Checksum: 3e7ec487
INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:06:23 . Memory (MB): peak = 1901.527 ; gain = 1415.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.527 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.527 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a8b9630ad022f0d7
INFO: [Coretcl 2-1174] Renamed 268 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1901.527 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 13:56:33 2024...
