|pipeproc
CLK => pll_buffers:inst.inclk0
CLK => InstFetch:inst3.CLK
CLK => Exec:inst5.CLK
CLK => InstDecode:inst4.CLK
CLK => MemAcc:inst16.CLK
CLK => WriteBack:inst7.CLK
RST => InstFetch:inst3.RST
RST => inst13.IN0
RST => inst12.IN0
RST => IF_ID:inst8.RST
RST => inst14.IN0
RST => inst15.IN0


|pipeproc|pll_buffers:inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|pipeproc|pll_buffers:inst|altpll:altpll_component
inclk[0] => pll_buffers_altpll:auto_generated.inclk[0]
inclk[1] => pll_buffers_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pipeproc|pll_buffers:inst|altpll:altpll_component|pll_buffers_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|pipeproc|seg_dados:inst1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_cif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cif1:auto_generated.data_a[0]
data_a[1] => altsyncram_cif1:auto_generated.data_a[1]
data_a[2] => altsyncram_cif1:auto_generated.data_a[2]
data_a[3] => altsyncram_cif1:auto_generated.data_a[3]
data_a[4] => altsyncram_cif1:auto_generated.data_a[4]
data_a[5] => altsyncram_cif1:auto_generated.data_a[5]
data_a[6] => altsyncram_cif1:auto_generated.data_a[6]
data_a[7] => altsyncram_cif1:auto_generated.data_a[7]
data_a[8] => altsyncram_cif1:auto_generated.data_a[8]
data_a[9] => altsyncram_cif1:auto_generated.data_a[9]
data_a[10] => altsyncram_cif1:auto_generated.data_a[10]
data_a[11] => altsyncram_cif1:auto_generated.data_a[11]
data_a[12] => altsyncram_cif1:auto_generated.data_a[12]
data_a[13] => altsyncram_cif1:auto_generated.data_a[13]
data_a[14] => altsyncram_cif1:auto_generated.data_a[14]
data_a[15] => altsyncram_cif1:auto_generated.data_a[15]
data_a[16] => altsyncram_cif1:auto_generated.data_a[16]
data_a[17] => altsyncram_cif1:auto_generated.data_a[17]
data_a[18] => altsyncram_cif1:auto_generated.data_a[18]
data_a[19] => altsyncram_cif1:auto_generated.data_a[19]
data_a[20] => altsyncram_cif1:auto_generated.data_a[20]
data_a[21] => altsyncram_cif1:auto_generated.data_a[21]
data_a[22] => altsyncram_cif1:auto_generated.data_a[22]
data_a[23] => altsyncram_cif1:auto_generated.data_a[23]
data_a[24] => altsyncram_cif1:auto_generated.data_a[24]
data_a[25] => altsyncram_cif1:auto_generated.data_a[25]
data_a[26] => altsyncram_cif1:auto_generated.data_a[26]
data_a[27] => altsyncram_cif1:auto_generated.data_a[27]
data_a[28] => altsyncram_cif1:auto_generated.data_a[28]
data_a[29] => altsyncram_cif1:auto_generated.data_a[29]
data_a[30] => altsyncram_cif1:auto_generated.data_a[30]
data_a[31] => altsyncram_cif1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cif1:auto_generated.address_a[0]
address_a[1] => altsyncram_cif1:auto_generated.address_a[1]
address_a[2] => altsyncram_cif1:auto_generated.address_a[2]
address_a[3] => altsyncram_cif1:auto_generated.address_a[3]
address_a[4] => altsyncram_cif1:auto_generated.address_a[4]
address_a[5] => altsyncram_cif1:auto_generated.address_a[5]
address_a[6] => altsyncram_cif1:auto_generated.address_a[6]
address_a[7] => altsyncram_cif1:auto_generated.address_a[7]
address_a[8] => altsyncram_cif1:auto_generated.address_a[8]
address_a[9] => altsyncram_cif1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cif1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cif1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cif1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cif1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cif1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cif1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cif1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cif1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cif1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cif1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cif1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cif1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cif1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cif1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cif1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cif1:auto_generated.q_a[15]
q_a[16] <= altsyncram_cif1:auto_generated.q_a[16]
q_a[17] <= altsyncram_cif1:auto_generated.q_a[17]
q_a[18] <= altsyncram_cif1:auto_generated.q_a[18]
q_a[19] <= altsyncram_cif1:auto_generated.q_a[19]
q_a[20] <= altsyncram_cif1:auto_generated.q_a[20]
q_a[21] <= altsyncram_cif1:auto_generated.q_a[21]
q_a[22] <= altsyncram_cif1:auto_generated.q_a[22]
q_a[23] <= altsyncram_cif1:auto_generated.q_a[23]
q_a[24] <= altsyncram_cif1:auto_generated.q_a[24]
q_a[25] <= altsyncram_cif1:auto_generated.q_a[25]
q_a[26] <= altsyncram_cif1:auto_generated.q_a[26]
q_a[27] <= altsyncram_cif1:auto_generated.q_a[27]
q_a[28] <= altsyncram_cif1:auto_generated.q_a[28]
q_a[29] <= altsyncram_cif1:auto_generated.q_a[29]
q_a[30] <= altsyncram_cif1:auto_generated.q_a[30]
q_a[31] <= altsyncram_cif1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipeproc|InstFetch:inst3
NPC[0] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[1] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[2] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[3] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[4] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[5] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[6] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[7] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[8] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[9] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[10] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[11] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[12] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[13] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[14] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
NPC[15] <= NPC.DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[1] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[2] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[3] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[4] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[5] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[6] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[7] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[8] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[9] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[10] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[11] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[12] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[13] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[14] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[15] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[16] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[17] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[18] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[19] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[20] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[21] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[22] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[23] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[24] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[25] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[26] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[27] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[28] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[29] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[30] <= IR.DB_MAX_OUTPUT_PORT_TYPE
IR[31] <= IR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[0] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[1] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[2] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[3] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[4] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[5] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[6] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[7] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[8] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[9] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[10] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[11] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[12] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[13] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[14] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADDR[15] <= MEM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_CLK <= MEM_CLK.DB_MAX_OUTPUT_PORT_TYPE
RST => MEM_CLK.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => MEM_ADDR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => PC.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => NEXT_STATE.PREP_READ.OUTPUTSELECT
RST => NEXT_STATE.READ_SEND.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_0.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_1.OUTPUTSELECT
RST => NEXT_STATE.INC_PC.OUTPUTSELECT
RST => NEXT_STATE.UPDATE_PC.OUTPUTSELECT
RST => STATE.IDLE.DATAIN
CLK => PC[0].CLK
CLK => PC[1].CLK
CLK => PC[2].CLK
CLK => PC[3].CLK
CLK => PC[4].CLK
CLK => PC[5].CLK
CLK => PC[6].CLK
CLK => PC[7].CLK
CLK => PC[8].CLK
CLK => PC[9].CLK
CLK => PC[10].CLK
CLK => PC[11].CLK
CLK => PC[12].CLK
CLK => PC[13].CLK
CLK => PC[14].CLK
CLK => PC[15].CLK
CLK => STATE~1.DATAIN
ULA[0] => PC.DATAB
ULA[1] => PC.DATAB
ULA[2] => PC.DATAB
ULA[3] => PC.DATAB
ULA[4] => PC.DATAB
ULA[5] => PC.DATAB
ULA[6] => PC.DATAB
ULA[7] => PC.DATAB
ULA[8] => PC.DATAB
ULA[9] => PC.DATAB
ULA[10] => PC.DATAB
ULA[11] => PC.DATAB
ULA[12] => PC.DATAB
ULA[13] => PC.DATAB
ULA[14] => PC.DATAB
ULA[15] => PC.DATAB
COND => always1.IN0
MEM_OUT[0] => IR.DATAB
MEM_OUT[1] => IR.DATAB
MEM_OUT[2] => IR.DATAB
MEM_OUT[3] => IR.DATAB
MEM_OUT[4] => IR.DATAB
MEM_OUT[5] => IR.DATAB
MEM_OUT[6] => IR.DATAB
MEM_OUT[7] => IR.DATAB
MEM_OUT[8] => IR.DATAB
MEM_OUT[9] => IR.DATAB
MEM_OUT[10] => IR.DATAB
MEM_OUT[11] => IR.DATAB
MEM_OUT[12] => IR.DATAB
MEM_OUT[13] => IR.DATAB
MEM_OUT[14] => IR.DATAB
MEM_OUT[15] => IR.DATAB
MEM_OUT[16] => IR.DATAB
MEM_OUT[17] => IR.DATAB
MEM_OUT[18] => IR.DATAB
MEM_OUT[19] => IR.DATAB
MEM_OUT[20] => IR.DATAB
MEM_OUT[21] => IR.DATAB
MEM_OUT[22] => IR.DATAB
MEM_OUT[23] => IR.DATAB
MEM_OUT[24] => IR.DATAB
MEM_OUT[25] => IR.DATAB
MEM_OUT[26] => IR.DATAB
MEM_OUT[27] => IR.DATAB
MEM_OUT[28] => IR.DATAB
MEM_OUT[29] => IR.DATAB
MEM_OUT[30] => IR.DATAB
MEM_OUT[31] => IR.DATAB
ESTADO[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipeproc|Exec:inst5
ALU_OUT[0] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[1] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[2] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[3] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[4] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[5] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[6] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[7] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[8] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[9] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[10] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[11] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[12] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[13] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[14] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[15] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[16] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[17] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[18] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[19] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[20] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[21] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[22] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[23] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[24] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[25] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[26] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[27] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[28] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[29] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[30] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[31] <= ALU_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[0] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[1] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[2] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[3] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[4] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[0] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[1] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[2] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[3] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[4] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPT_BIT_OUT <= OPT_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
COND <= COND.DB_MAX_OUTPUT_PORT_TYPE
NPC_IN[0] => ~NO_FANOUT~
NPC_IN[1] => ~NO_FANOUT~
NPC_IN[2] => ~NO_FANOUT~
NPC_IN[3] => ~NO_FANOUT~
NPC_IN[4] => ~NO_FANOUT~
NPC_IN[5] => ~NO_FANOUT~
NPC_IN[6] => ~NO_FANOUT~
NPC_IN[7] => ~NO_FANOUT~
NPC_IN[8] => ~NO_FANOUT~
NPC_IN[9] => ~NO_FANOUT~
NPC_IN[10] => ~NO_FANOUT~
NPC_IN[11] => ~NO_FANOUT~
NPC_IN[12] => ~NO_FANOUT~
NPC_IN[13] => ~NO_FANOUT~
NPC_IN[14] => ~NO_FANOUT~
NPC_IN[15] => ~NO_FANOUT~
REG_A[0] => Add1.IN16
REG_A[0] => Add2.IN32
REG_A[0] => Mult0.IN15
REG_A[0] => Div0.IN15
REG_A[0] => ALU_OUT.IN0
REG_A[0] => ALU_OUT.IN0
REG_A[0] => ALU_OUT.DATAB
REG_A[0] => ALU_OUT.DATAB
REG_A[0] => ALU_OUT.DATAB
REG_A[0] => LessThan0.IN16
REG_A[0] => Equal14.IN15
REG_A[0] => LessThan1.IN16
REG_A[0] => ALU_OUT.DATAB
REG_A[1] => Add1.IN15
REG_A[1] => Add2.IN31
REG_A[1] => Mult0.IN14
REG_A[1] => Div0.IN14
REG_A[1] => ALU_OUT.IN0
REG_A[1] => ALU_OUT.IN0
REG_A[1] => ALU_OUT.DATAB
REG_A[1] => ALU_OUT.DATAB
REG_A[1] => ALU_OUT.DATAB
REG_A[1] => LessThan0.IN15
REG_A[1] => Equal14.IN14
REG_A[1] => LessThan1.IN15
REG_A[1] => ALU_OUT.DATAB
REG_A[2] => Add1.IN14
REG_A[2] => Add2.IN30
REG_A[2] => Mult0.IN13
REG_A[2] => Div0.IN13
REG_A[2] => ALU_OUT.IN0
REG_A[2] => ALU_OUT.IN0
REG_A[2] => ALU_OUT.DATAB
REG_A[2] => ALU_OUT.DATAB
REG_A[2] => ALU_OUT.DATAB
REG_A[2] => LessThan0.IN14
REG_A[2] => Equal14.IN13
REG_A[2] => LessThan1.IN14
REG_A[2] => ALU_OUT.DATAB
REG_A[3] => Add1.IN13
REG_A[3] => Add2.IN29
REG_A[3] => Mult0.IN12
REG_A[3] => Div0.IN12
REG_A[3] => ALU_OUT.IN0
REG_A[3] => ALU_OUT.IN0
REG_A[3] => ALU_OUT.DATAB
REG_A[3] => ALU_OUT.DATAB
REG_A[3] => ALU_OUT.DATAB
REG_A[3] => LessThan0.IN13
REG_A[3] => Equal14.IN12
REG_A[3] => LessThan1.IN13
REG_A[3] => ALU_OUT.DATAB
REG_A[4] => Add1.IN12
REG_A[4] => Add2.IN28
REG_A[4] => Mult0.IN11
REG_A[4] => Div0.IN11
REG_A[4] => ALU_OUT.IN0
REG_A[4] => ALU_OUT.IN0
REG_A[4] => ALU_OUT.DATAB
REG_A[4] => ALU_OUT.DATAB
REG_A[4] => ALU_OUT.DATAB
REG_A[4] => LessThan0.IN12
REG_A[4] => Equal14.IN11
REG_A[4] => LessThan1.IN12
REG_A[4] => ALU_OUT.DATAB
REG_A[5] => Add1.IN11
REG_A[5] => Add2.IN27
REG_A[5] => Mult0.IN10
REG_A[5] => Div0.IN10
REG_A[5] => ALU_OUT.IN0
REG_A[5] => ALU_OUT.IN0
REG_A[5] => ALU_OUT.DATAB
REG_A[5] => ALU_OUT.DATAB
REG_A[5] => ALU_OUT.DATAB
REG_A[5] => LessThan0.IN11
REG_A[5] => Equal14.IN10
REG_A[5] => LessThan1.IN11
REG_A[5] => ALU_OUT.DATAB
REG_A[6] => Add1.IN10
REG_A[6] => Add2.IN26
REG_A[6] => Mult0.IN9
REG_A[6] => Div0.IN9
REG_A[6] => ALU_OUT.IN0
REG_A[6] => ALU_OUT.IN0
REG_A[6] => ALU_OUT.DATAB
REG_A[6] => ALU_OUT.DATAB
REG_A[6] => ALU_OUT.DATAB
REG_A[6] => LessThan0.IN10
REG_A[6] => Equal14.IN9
REG_A[6] => LessThan1.IN10
REG_A[6] => ALU_OUT.DATAB
REG_A[7] => Add1.IN9
REG_A[7] => Add2.IN25
REG_A[7] => Mult0.IN8
REG_A[7] => Div0.IN8
REG_A[7] => ALU_OUT.IN0
REG_A[7] => ALU_OUT.IN0
REG_A[7] => ALU_OUT.DATAB
REG_A[7] => ALU_OUT.DATAB
REG_A[7] => ALU_OUT.DATAB
REG_A[7] => LessThan0.IN9
REG_A[7] => Equal14.IN8
REG_A[7] => LessThan1.IN9
REG_A[7] => ALU_OUT.DATAB
REG_A[8] => Add1.IN8
REG_A[8] => Add2.IN24
REG_A[8] => Mult0.IN7
REG_A[8] => Div0.IN7
REG_A[8] => ALU_OUT.IN0
REG_A[8] => ALU_OUT.IN0
REG_A[8] => ALU_OUT.DATAB
REG_A[8] => ALU_OUT.DATAB
REG_A[8] => ALU_OUT.DATAB
REG_A[8] => LessThan0.IN8
REG_A[8] => Equal14.IN7
REG_A[8] => LessThan1.IN8
REG_A[8] => ALU_OUT.DATAB
REG_A[9] => Add1.IN7
REG_A[9] => Add2.IN23
REG_A[9] => Mult0.IN6
REG_A[9] => Div0.IN6
REG_A[9] => ALU_OUT.IN0
REG_A[9] => ALU_OUT.IN0
REG_A[9] => ALU_OUT.DATAB
REG_A[9] => ALU_OUT.DATAB
REG_A[9] => ALU_OUT.DATAB
REG_A[9] => LessThan0.IN7
REG_A[9] => Equal14.IN6
REG_A[9] => LessThan1.IN7
REG_A[9] => ALU_OUT.DATAB
REG_A[10] => Add1.IN6
REG_A[10] => Add2.IN22
REG_A[10] => Mult0.IN5
REG_A[10] => Div0.IN5
REG_A[10] => ALU_OUT.IN0
REG_A[10] => ALU_OUT.IN0
REG_A[10] => ALU_OUT.DATAB
REG_A[10] => ALU_OUT.DATAB
REG_A[10] => ALU_OUT.DATAB
REG_A[10] => LessThan0.IN6
REG_A[10] => Equal14.IN5
REG_A[10] => LessThan1.IN6
REG_A[10] => ALU_OUT.DATAB
REG_A[11] => Add1.IN5
REG_A[11] => Add2.IN21
REG_A[11] => Mult0.IN4
REG_A[11] => Div0.IN4
REG_A[11] => ALU_OUT.IN0
REG_A[11] => ALU_OUT.IN0
REG_A[11] => ALU_OUT.DATAB
REG_A[11] => ALU_OUT.DATAB
REG_A[11] => ALU_OUT.DATAB
REG_A[11] => LessThan0.IN5
REG_A[11] => Equal14.IN4
REG_A[11] => LessThan1.IN5
REG_A[11] => ALU_OUT.DATAB
REG_A[12] => Add1.IN4
REG_A[12] => Add2.IN20
REG_A[12] => Mult0.IN3
REG_A[12] => Div0.IN3
REG_A[12] => ALU_OUT.IN0
REG_A[12] => ALU_OUT.IN0
REG_A[12] => ALU_OUT.DATAB
REG_A[12] => ALU_OUT.DATAB
REG_A[12] => ALU_OUT.DATAB
REG_A[12] => LessThan0.IN4
REG_A[12] => Equal14.IN3
REG_A[12] => LessThan1.IN4
REG_A[12] => ALU_OUT.DATAB
REG_A[13] => Add1.IN3
REG_A[13] => Add2.IN19
REG_A[13] => Mult0.IN2
REG_A[13] => Div0.IN2
REG_A[13] => ALU_OUT.IN0
REG_A[13] => ALU_OUT.IN0
REG_A[13] => ALU_OUT.DATAB
REG_A[13] => ALU_OUT.DATAB
REG_A[13] => ALU_OUT.DATAB
REG_A[13] => LessThan0.IN3
REG_A[13] => Equal14.IN2
REG_A[13] => LessThan1.IN3
REG_A[13] => ALU_OUT.DATAB
REG_A[14] => Add1.IN2
REG_A[14] => Add2.IN18
REG_A[14] => Mult0.IN1
REG_A[14] => Div0.IN1
REG_A[14] => ALU_OUT.IN0
REG_A[14] => ALU_OUT.IN0
REG_A[14] => ALU_OUT.DATAB
REG_A[14] => ALU_OUT.DATAB
REG_A[14] => ALU_OUT.DATAB
REG_A[14] => LessThan0.IN2
REG_A[14] => Equal14.IN1
REG_A[14] => LessThan1.IN2
REG_A[14] => ALU_OUT.DATAB
REG_A[15] => Add1.IN1
REG_A[15] => Add2.IN17
REG_A[15] => Mult0.IN0
REG_A[15] => Div0.IN0
REG_A[15] => ALU_OUT.IN0
REG_A[15] => ALU_OUT.IN0
REG_A[15] => ALU_OUT.DATAB
REG_A[15] => ALU_OUT.DATAB
REG_A[15] => ALU_OUT.DATAB
REG_A[15] => LessThan0.IN1
REG_A[15] => Equal14.IN0
REG_A[15] => LessThan1.IN1
REG_A[15] => ALU_OUT.DATAB
REG_B[0] => Add0.IN16
REG_B[0] => Add1.IN32
REG_B[0] => Mult0.IN31
REG_B[0] => Div0.IN31
REG_B[0] => ALU_OUT.IN1
REG_B[0] => ALU_OUT.IN1
REG_B[0] => LessThan0.IN32
REG_B[0] => Equal14.IN31
REG_B[0] => LessThan1.IN32
REG_B[0] => Mux0.IN5
REG_B[0] => Add2.IN16
REG_B[1] => Add0.IN15
REG_B[1] => Add1.IN31
REG_B[1] => Mult0.IN30
REG_B[1] => Div0.IN30
REG_B[1] => ALU_OUT.IN1
REG_B[1] => ALU_OUT.IN1
REG_B[1] => LessThan0.IN31
REG_B[1] => Equal14.IN30
REG_B[1] => LessThan1.IN31
REG_B[1] => Mux0.IN4
REG_B[1] => Add2.IN15
REG_B[2] => Add0.IN14
REG_B[2] => Add1.IN30
REG_B[2] => Mult0.IN29
REG_B[2] => Div0.IN29
REG_B[2] => ALU_OUT.IN1
REG_B[2] => ALU_OUT.IN1
REG_B[2] => LessThan0.IN30
REG_B[2] => Equal14.IN29
REG_B[2] => LessThan1.IN30
REG_B[2] => Mux0.IN3
REG_B[2] => Add2.IN14
REG_B[3] => Add0.IN13
REG_B[3] => Add1.IN29
REG_B[3] => Mult0.IN28
REG_B[3] => Div0.IN28
REG_B[3] => ALU_OUT.IN1
REG_B[3] => ALU_OUT.IN1
REG_B[3] => LessThan0.IN29
REG_B[3] => Equal14.IN28
REG_B[3] => LessThan1.IN29
REG_B[3] => Add2.IN13
REG_B[4] => Add0.IN12
REG_B[4] => Add1.IN28
REG_B[4] => Mult0.IN27
REG_B[4] => Div0.IN27
REG_B[4] => ALU_OUT.IN1
REG_B[4] => ALU_OUT.IN1
REG_B[4] => LessThan0.IN28
REG_B[4] => Equal14.IN27
REG_B[4] => LessThan1.IN28
REG_B[4] => Add2.IN12
REG_B[5] => Add0.IN11
REG_B[5] => Add1.IN27
REG_B[5] => Mult0.IN26
REG_B[5] => Div0.IN26
REG_B[5] => ALU_OUT.IN1
REG_B[5] => ALU_OUT.IN1
REG_B[5] => LessThan0.IN27
REG_B[5] => Equal14.IN26
REG_B[5] => LessThan1.IN27
REG_B[5] => Add2.IN11
REG_B[6] => Add0.IN10
REG_B[6] => Add1.IN26
REG_B[6] => Mult0.IN25
REG_B[6] => Div0.IN25
REG_B[6] => ALU_OUT.IN1
REG_B[6] => ALU_OUT.IN1
REG_B[6] => LessThan0.IN26
REG_B[6] => Equal14.IN25
REG_B[6] => LessThan1.IN26
REG_B[6] => Add2.IN10
REG_B[7] => Add0.IN9
REG_B[7] => Add1.IN25
REG_B[7] => Mult0.IN24
REG_B[7] => Div0.IN24
REG_B[7] => ALU_OUT.IN1
REG_B[7] => ALU_OUT.IN1
REG_B[7] => LessThan0.IN25
REG_B[7] => Equal14.IN24
REG_B[7] => LessThan1.IN25
REG_B[7] => Add2.IN9
REG_B[8] => Add0.IN8
REG_B[8] => Add1.IN24
REG_B[8] => Mult0.IN23
REG_B[8] => Div0.IN23
REG_B[8] => ALU_OUT.IN1
REG_B[8] => ALU_OUT.IN1
REG_B[8] => LessThan0.IN24
REG_B[8] => Equal14.IN23
REG_B[8] => LessThan1.IN24
REG_B[8] => Add2.IN8
REG_B[9] => Add0.IN7
REG_B[9] => Add1.IN23
REG_B[9] => Mult0.IN22
REG_B[9] => Div0.IN22
REG_B[9] => ALU_OUT.IN1
REG_B[9] => ALU_OUT.IN1
REG_B[9] => LessThan0.IN23
REG_B[9] => Equal14.IN22
REG_B[9] => LessThan1.IN23
REG_B[9] => Add2.IN7
REG_B[10] => Add0.IN6
REG_B[10] => Add1.IN22
REG_B[10] => Mult0.IN21
REG_B[10] => Div0.IN21
REG_B[10] => ALU_OUT.IN1
REG_B[10] => ALU_OUT.IN1
REG_B[10] => LessThan0.IN22
REG_B[10] => Equal14.IN21
REG_B[10] => LessThan1.IN22
REG_B[10] => Add2.IN6
REG_B[11] => Add0.IN5
REG_B[11] => Add1.IN21
REG_B[11] => Mult0.IN20
REG_B[11] => Div0.IN20
REG_B[11] => ALU_OUT.IN1
REG_B[11] => ALU_OUT.IN1
REG_B[11] => LessThan0.IN21
REG_B[11] => Equal14.IN20
REG_B[11] => LessThan1.IN21
REG_B[11] => Add2.IN5
REG_B[12] => Add0.IN4
REG_B[12] => Add1.IN20
REG_B[12] => Mult0.IN19
REG_B[12] => Div0.IN19
REG_B[12] => ALU_OUT.IN1
REG_B[12] => ALU_OUT.IN1
REG_B[12] => LessThan0.IN20
REG_B[12] => Equal14.IN19
REG_B[12] => LessThan1.IN20
REG_B[12] => Add2.IN4
REG_B[13] => Add0.IN3
REG_B[13] => Add1.IN19
REG_B[13] => Mult0.IN18
REG_B[13] => Div0.IN18
REG_B[13] => ALU_OUT.IN1
REG_B[13] => ALU_OUT.IN1
REG_B[13] => LessThan0.IN19
REG_B[13] => Equal14.IN18
REG_B[13] => LessThan1.IN19
REG_B[13] => Add2.IN3
REG_B[14] => Add0.IN2
REG_B[14] => Add1.IN18
REG_B[14] => Mult0.IN17
REG_B[14] => Div0.IN17
REG_B[14] => ALU_OUT.IN1
REG_B[14] => ALU_OUT.IN1
REG_B[14] => LessThan0.IN18
REG_B[14] => Equal14.IN17
REG_B[14] => LessThan1.IN18
REG_B[14] => Add2.IN2
REG_B[15] => Add0.IN1
REG_B[15] => Add1.IN17
REG_B[15] => Mult0.IN16
REG_B[15] => Div0.IN16
REG_B[15] => ALU_OUT.IN1
REG_B[15] => ALU_OUT.IN1
REG_B[15] => LessThan0.IN17
REG_B[15] => Equal14.IN16
REG_B[15] => LessThan1.IN17
REG_B[15] => Add2.IN1
IMM[0] => Add0.IN32
IMM[0] => ALU_OUT.DATAB
IMM[1] => Add0.IN31
IMM[1] => ALU_OUT.DATAB
IMM[2] => Add0.IN30
IMM[2] => ALU_OUT.DATAB
IMM[3] => Add0.IN29
IMM[3] => ALU_OUT.DATAB
IMM[4] => Add0.IN28
IMM[4] => ALU_OUT.DATAB
IMM[5] => Add0.IN27
IMM[5] => ALU_OUT.DATAB
IMM[6] => Add0.IN26
IMM[6] => ALU_OUT.DATAB
IMM[7] => Add0.IN25
IMM[7] => ALU_OUT.DATAB
IMM[8] => Add0.IN24
IMM[8] => ALU_OUT.DATAB
IMM[9] => Add0.IN23
IMM[9] => ALU_OUT.DATAB
IMM[10] => Add0.IN22
IMM[10] => ALU_OUT.DATAB
IMM[11] => Add0.IN21
IMM[11] => ALU_OUT.DATAB
IMM[12] => Add0.IN20
IMM[12] => ALU_OUT.DATAB
IMM[13] => Add0.IN19
IMM[13] => ALU_OUT.DATAB
IMM[14] => Add0.IN18
IMM[14] => ALU_OUT.DATAB
IMM[15] => Add0.IN17
IMM[15] => ALU_OUT.DATAB
OPCD_IN[0] => OPCD_OUT.DATAB
OPCD_IN[0] => Equal0.IN4
OPCD_IN[0] => Equal1.IN0
OPCD_IN[0] => Equal2.IN4
OPCD_IN[0] => Equal3.IN1
OPCD_IN[0] => Equal4.IN4
OPCD_IN[0] => Equal5.IN1
OPCD_IN[0] => Equal6.IN4
OPCD_IN[0] => Equal7.IN2
OPCD_IN[0] => Equal8.IN4
OPCD_IN[0] => Equal9.IN1
OPCD_IN[0] => Equal10.IN4
OPCD_IN[0] => Equal11.IN2
OPCD_IN[0] => Equal12.IN4
OPCD_IN[0] => Equal13.IN2
OPCD_IN[1] => OPCD_OUT.DATAB
OPCD_IN[1] => Equal0.IN3
OPCD_IN[1] => Equal1.IN4
OPCD_IN[1] => Equal2.IN0
OPCD_IN[1] => Equal3.IN0
OPCD_IN[1] => Equal4.IN3
OPCD_IN[1] => Equal5.IN4
OPCD_IN[1] => Equal6.IN1
OPCD_IN[1] => Equal7.IN1
OPCD_IN[1] => Equal8.IN3
OPCD_IN[1] => Equal9.IN4
OPCD_IN[1] => Equal10.IN1
OPCD_IN[1] => Equal11.IN1
OPCD_IN[1] => Equal12.IN3
OPCD_IN[1] => Equal13.IN4
OPCD_IN[2] => OPCD_OUT.DATAB
OPCD_IN[2] => Equal0.IN2
OPCD_IN[2] => Equal1.IN3
OPCD_IN[2] => Equal2.IN3
OPCD_IN[2] => Equal3.IN4
OPCD_IN[2] => Equal4.IN0
OPCD_IN[2] => Equal5.IN0
OPCD_IN[2] => Equal6.IN0
OPCD_IN[2] => Equal7.IN0
OPCD_IN[2] => Equal8.IN2
OPCD_IN[2] => Equal9.IN3
OPCD_IN[2] => Equal10.IN3
OPCD_IN[2] => Equal11.IN4
OPCD_IN[2] => Equal12.IN1
OPCD_IN[2] => Equal13.IN1
OPCD_IN[3] => OPCD_OUT.DATAB
OPCD_IN[3] => Equal0.IN1
OPCD_IN[3] => Equal1.IN2
OPCD_IN[3] => Equal2.IN2
OPCD_IN[3] => Equal3.IN3
OPCD_IN[3] => Equal4.IN2
OPCD_IN[3] => Equal5.IN3
OPCD_IN[3] => Equal6.IN3
OPCD_IN[3] => Equal7.IN4
OPCD_IN[3] => Equal8.IN0
OPCD_IN[3] => Equal9.IN0
OPCD_IN[3] => Equal10.IN0
OPCD_IN[3] => Equal11.IN0
OPCD_IN[3] => Equal12.IN0
OPCD_IN[3] => Equal13.IN0
OPCD_IN[4] => OPCD_OUT.DATAB
OPCD_IN[4] => Equal0.IN0
OPCD_IN[4] => Equal1.IN1
OPCD_IN[4] => Equal2.IN1
OPCD_IN[4] => Equal3.IN2
OPCD_IN[4] => Equal4.IN1
OPCD_IN[4] => Equal5.IN2
OPCD_IN[4] => Equal6.IN2
OPCD_IN[4] => Equal7.IN3
OPCD_IN[4] => Equal8.IN1
OPCD_IN[4] => Equal9.IN2
OPCD_IN[4] => Equal10.IN2
OPCD_IN[4] => Equal11.IN3
OPCD_IN[4] => Equal12.IN2
OPCD_IN[4] => Equal13.IN3
ADDR_REG_IN[0] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[1] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[2] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[3] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[4] => ADDR_REG_OUT.DATAB
CLK => RFLAGS[0].CLK
CLK => RFLAGS[1].CLK
CLK => RFLAGS[2].CLK
CLK => RFLAGS[3].CLK
CLK => RFLAGS[4].CLK
CLK => STATE~1.DATAIN
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => OPT_BIT_OUT.OUTPUTSELECT
RST => COND.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => RFLAGS.OUTPUTSELECT
RST => RFLAGS.OUTPUTSELECT
RST => RFLAGS.OUTPUTSELECT
RST => RFLAGS.OUTPUTSELECT
RST => NEXT_STATE.CALCULA_ULA_1.OUTPUTSELECT
RST => NEXT_STATE.CALCULA_ULA_2.OUTPUTSELECT
RST => NEXT_STATE.CALCULA_ULA_3.OUTPUTSELECT
RST => NEXT_STATE.SEND.OUTPUTSELECT
RST => NEXT_STATE.BRANCH_JUMP.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_0.OUTPUTSELECT
RST => STATE.IDLE.DATAIN
RST => RFLAGS[4].ENA
OPT_BIT_IN => always2.IN1
OPT_BIT_IN => OPT_BIT_OUT.DATAB
ESTADO[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipeproc|ID_EX:inst17
REG_A_OUT[0] <= REG_A_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[1] <= REG_A_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[2] <= REG_A_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[3] <= REG_A_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[4] <= REG_A_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[5] <= REG_A_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[6] <= REG_A_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[7] <= REG_A_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[8] <= REG_A_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[9] <= REG_A_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[10] <= REG_A_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[11] <= REG_A_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[12] <= REG_A_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[13] <= REG_A_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[14] <= REG_A_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_A_OUT[15] <= REG_A_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[0] <= REG_B_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[1] <= REG_B_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[2] <= REG_B_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[3] <= REG_B_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[4] <= REG_B_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[5] <= REG_B_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[6] <= REG_B_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[7] <= REG_B_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[8] <= REG_B_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[9] <= REG_B_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[10] <= REG_B_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[11] <= REG_B_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[12] <= REG_B_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[13] <= REG_B_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[14] <= REG_B_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_B_OUT[15] <= REG_B_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[0] <= IMM_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[1] <= IMM_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[2] <= IMM_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[3] <= IMM_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[4] <= IMM_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[5] <= IMM_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[6] <= IMM_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[7] <= IMM_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[8] <= IMM_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[9] <= IMM_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[10] <= IMM_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[11] <= IMM_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[12] <= IMM_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[13] <= IMM_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[14] <= IMM_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
IMM_OUT[15] <= IMM_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[0] <= NPC_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[1] <= NPC_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[2] <= NPC_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[3] <= NPC_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[4] <= NPC_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[5] <= NPC_OUT_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[6] <= NPC_OUT_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[7] <= NPC_OUT_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[8] <= NPC_OUT_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[9] <= NPC_OUT_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[10] <= NPC_OUT_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[11] <= NPC_OUT_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[12] <= NPC_OUT_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[13] <= NPC_OUT_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[14] <= NPC_OUT_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT_OUT[15] <= NPC_OUT_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[0] <= OPCD_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[1] <= OPCD_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[2] <= OPCD_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[3] <= OPCD_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[4] <= OPCD_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[0] <= ADDR_REG_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[1] <= ADDR_REG_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[2] <= ADDR_REG_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[3] <= ADDR_REG_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[4] <= ADDR_REG_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPT_BIT <= OPT_BIT$latch.DB_MAX_OUTPUT_PORT_TYPE
RESET_OUT <= RESET.DB_MAX_OUTPUT_PORT_TYPE
REG_A_IN[0] => REG_A_OUT[0]$latch.DATAIN
REG_A_IN[1] => REG_A_OUT[1]$latch.DATAIN
REG_A_IN[2] => REG_A_OUT[2]$latch.DATAIN
REG_A_IN[3] => REG_A_OUT[3]$latch.DATAIN
REG_A_IN[4] => REG_A_OUT[4]$latch.DATAIN
REG_A_IN[5] => REG_A_OUT[5]$latch.DATAIN
REG_A_IN[6] => REG_A_OUT[6]$latch.DATAIN
REG_A_IN[7] => REG_A_OUT[7]$latch.DATAIN
REG_A_IN[8] => REG_A_OUT[8]$latch.DATAIN
REG_A_IN[9] => REG_A_OUT[9]$latch.DATAIN
REG_A_IN[10] => REG_A_OUT[10]$latch.DATAIN
REG_A_IN[11] => REG_A_OUT[11]$latch.DATAIN
REG_A_IN[12] => REG_A_OUT[12]$latch.DATAIN
REG_A_IN[13] => REG_A_OUT[13]$latch.DATAIN
REG_A_IN[14] => REG_A_OUT[14]$latch.DATAIN
REG_A_IN[15] => REG_A_OUT[15]$latch.DATAIN
REG_B_IN[0] => REG_B_OUT[0]$latch.DATAIN
REG_B_IN[1] => REG_B_OUT[1]$latch.DATAIN
REG_B_IN[2] => REG_B_OUT[2]$latch.DATAIN
REG_B_IN[3] => REG_B_OUT[3]$latch.DATAIN
REG_B_IN[4] => REG_B_OUT[4]$latch.DATAIN
REG_B_IN[5] => REG_B_OUT[5]$latch.DATAIN
REG_B_IN[6] => REG_B_OUT[6]$latch.DATAIN
REG_B_IN[7] => REG_B_OUT[7]$latch.DATAIN
REG_B_IN[8] => REG_B_OUT[8]$latch.DATAIN
REG_B_IN[9] => REG_B_OUT[9]$latch.DATAIN
REG_B_IN[10] => REG_B_OUT[10]$latch.DATAIN
REG_B_IN[11] => REG_B_OUT[11]$latch.DATAIN
REG_B_IN[12] => REG_B_OUT[12]$latch.DATAIN
REG_B_IN[13] => REG_B_OUT[13]$latch.DATAIN
REG_B_IN[14] => REG_B_OUT[14]$latch.DATAIN
REG_B_IN[15] => REG_B_OUT[15]$latch.DATAIN
IMM_IN[0] => IMM_OUT[0]$latch.DATAIN
IMM_IN[1] => IMM_OUT[1]$latch.DATAIN
IMM_IN[2] => IMM_OUT[2]$latch.DATAIN
IMM_IN[3] => IMM_OUT[3]$latch.DATAIN
IMM_IN[4] => IMM_OUT[4]$latch.DATAIN
IMM_IN[5] => IMM_OUT[5]$latch.DATAIN
IMM_IN[6] => IMM_OUT[6]$latch.DATAIN
IMM_IN[7] => IMM_OUT[7]$latch.DATAIN
IMM_IN[8] => IMM_OUT[8]$latch.DATAIN
IMM_IN[9] => IMM_OUT[9]$latch.DATAIN
IMM_IN[10] => IMM_OUT[10]$latch.DATAIN
IMM_IN[11] => IMM_OUT[11]$latch.DATAIN
IMM_IN[12] => IMM_OUT[12]$latch.DATAIN
IMM_IN[13] => IMM_OUT[13]$latch.DATAIN
IMM_IN[14] => IMM_OUT[14]$latch.DATAIN
IMM_IN[15] => IMM_OUT[15]$latch.DATAIN
NPC_OUT_IN[0] => NPC_OUT_OUT[0]$latch.DATAIN
NPC_OUT_IN[1] => NPC_OUT_OUT[1]$latch.DATAIN
NPC_OUT_IN[2] => NPC_OUT_OUT[2]$latch.DATAIN
NPC_OUT_IN[3] => NPC_OUT_OUT[3]$latch.DATAIN
NPC_OUT_IN[4] => NPC_OUT_OUT[4]$latch.DATAIN
NPC_OUT_IN[5] => NPC_OUT_OUT[5]$latch.DATAIN
NPC_OUT_IN[6] => NPC_OUT_OUT[6]$latch.DATAIN
NPC_OUT_IN[7] => NPC_OUT_OUT[7]$latch.DATAIN
NPC_OUT_IN[8] => NPC_OUT_OUT[8]$latch.DATAIN
NPC_OUT_IN[9] => NPC_OUT_OUT[9]$latch.DATAIN
NPC_OUT_IN[10] => NPC_OUT_OUT[10]$latch.DATAIN
NPC_OUT_IN[11] => NPC_OUT_OUT[11]$latch.DATAIN
NPC_OUT_IN[12] => NPC_OUT_OUT[12]$latch.DATAIN
NPC_OUT_IN[13] => NPC_OUT_OUT[13]$latch.DATAIN
NPC_OUT_IN[14] => NPC_OUT_OUT[14]$latch.DATAIN
NPC_OUT_IN[15] => NPC_OUT_OUT[15]$latch.DATAIN
OPCD_IN[0] => OPT_BIT$latch.DATAIN
OPCD_IN[1] => OPCD_OUT[0]$latch.DATAIN
OPCD_IN[2] => OPCD_OUT[1]$latch.DATAIN
OPCD_IN[3] => OPCD_OUT[2]$latch.DATAIN
OPCD_IN[4] => OPCD_OUT[3]$latch.DATAIN
OPCD_IN[5] => OPCD_OUT[4]$latch.DATAIN
ADDR_REG_IN[0] => ADDR_REG_OUT[0]$latch.DATAIN
ADDR_REG_IN[1] => ADDR_REG_OUT[1]$latch.DATAIN
ADDR_REG_IN[2] => ADDR_REG_OUT[2]$latch.DATAIN
ADDR_REG_IN[3] => ADDR_REG_OUT[3]$latch.DATAIN
ADDR_REG_IN[4] => ADDR_REG_OUT[4]$latch.DATAIN
CLK => RESET.CLK
CLK => STATE~1.DATAIN
RST => REG_A_OUT[15]$latch.ACLR
RST => REG_A_OUT[14]$latch.ACLR
RST => REG_A_OUT[13]$latch.ACLR
RST => REG_A_OUT[12]$latch.ACLR
RST => REG_A_OUT[11]$latch.ACLR
RST => REG_A_OUT[10]$latch.ACLR
RST => REG_A_OUT[9]$latch.ACLR
RST => REG_A_OUT[8]$latch.ACLR
RST => REG_A_OUT[7]$latch.ACLR
RST => REG_A_OUT[6]$latch.ACLR
RST => REG_A_OUT[5]$latch.ACLR
RST => REG_A_OUT[4]$latch.ACLR
RST => REG_A_OUT[3]$latch.ACLR
RST => REG_A_OUT[2]$latch.ACLR
RST => REG_A_OUT[1]$latch.ACLR
RST => REG_A_OUT[0]$latch.ACLR
RST => REG_B_OUT[15]$latch.ACLR
RST => REG_B_OUT[14]$latch.ACLR
RST => REG_B_OUT[13]$latch.ACLR
RST => REG_B_OUT[12]$latch.ACLR
RST => REG_B_OUT[11]$latch.ACLR
RST => REG_B_OUT[10]$latch.ACLR
RST => REG_B_OUT[9]$latch.ACLR
RST => REG_B_OUT[8]$latch.ACLR
RST => REG_B_OUT[7]$latch.ACLR
RST => REG_B_OUT[6]$latch.ACLR
RST => REG_B_OUT[5]$latch.ACLR
RST => REG_B_OUT[4]$latch.ACLR
RST => REG_B_OUT[3]$latch.ACLR
RST => REG_B_OUT[2]$latch.ACLR
RST => REG_B_OUT[1]$latch.ACLR
RST => REG_B_OUT[0]$latch.ACLR
RST => IMM_OUT[15]$latch.ACLR
RST => IMM_OUT[14]$latch.ACLR
RST => IMM_OUT[13]$latch.ACLR
RST => IMM_OUT[12]$latch.ACLR
RST => IMM_OUT[11]$latch.ACLR
RST => IMM_OUT[10]$latch.ACLR
RST => IMM_OUT[9]$latch.ACLR
RST => IMM_OUT[8]$latch.ACLR
RST => IMM_OUT[7]$latch.ACLR
RST => IMM_OUT[6]$latch.ACLR
RST => IMM_OUT[5]$latch.ACLR
RST => IMM_OUT[4]$latch.ACLR
RST => IMM_OUT[3]$latch.ACLR
RST => IMM_OUT[2]$latch.ACLR
RST => IMM_OUT[1]$latch.ACLR
RST => IMM_OUT[0]$latch.ACLR
RST => NPC_OUT_OUT[15]$latch.ACLR
RST => NPC_OUT_OUT[14]$latch.ACLR
RST => NPC_OUT_OUT[13]$latch.ACLR
RST => NPC_OUT_OUT[12]$latch.ACLR
RST => NPC_OUT_OUT[11]$latch.ACLR
RST => NPC_OUT_OUT[10]$latch.ACLR
RST => NPC_OUT_OUT[9]$latch.ACLR
RST => NPC_OUT_OUT[8]$latch.ACLR
RST => NPC_OUT_OUT[7]$latch.ACLR
RST => NPC_OUT_OUT[6]$latch.ACLR
RST => NPC_OUT_OUT[5]$latch.ACLR
RST => NPC_OUT_OUT[4]$latch.ACLR
RST => NPC_OUT_OUT[3]$latch.ACLR
RST => NPC_OUT_OUT[2]$latch.ACLR
RST => NPC_OUT_OUT[1]$latch.ACLR
RST => NPC_OUT_OUT[0]$latch.ACLR
RST => OPCD_OUT[4]$latch.ACLR
RST => OPCD_OUT[3]$latch.ACLR
RST => OPCD_OUT[2]$latch.ACLR
RST => OPCD_OUT[1]$latch.ACLR
RST => OPCD_OUT[0]$latch.ACLR
RST => ADDR_REG_OUT[4]$latch.ACLR
RST => ADDR_REG_OUT[3]$latch.ACLR
RST => ADDR_REG_OUT[2]$latch.ACLR
RST => ADDR_REG_OUT[1]$latch.ACLR
RST => ADDR_REG_OUT[0]$latch.ACLR
RST => OPT_BIT$latch.ACLR
RST => RESET.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => NEXT_STATE.WAIT_1.OUTPUTSELECT
RST => NEXT_STATE.WAIT_2.OUTPUTSELECT
RST => NEXT_STATE.WAIT_3.OUTPUTSELECT
RST => NEXT_STATE.WAIT_4.OUTPUTSELECT
RST => NEXT_STATE.WAIT_5.OUTPUTSELECT
RST => NEXT_STATE.WAIT_6.OUTPUTSELECT
RST => NEXT_STATE.WAIT_7.OUTPUTSELECT
RST => NEXT_STATE.WAIT_8.OUTPUTSELECT
RST => NEXT_STATE.WAIT_9.OUTPUTSELECT
RST => NEXT_STATE.WAIT_10.OUTPUTSELECT
RST => NEXT_STATE.GET_PREPARE_DATA.OUTPUTSELECT
RST => NEXT_STATE.WAIT_12.OUTPUTSELECT
RST => STATE.IDLE.DATAIN


|pipeproc|IF_ID:inst8
IR_OUT[0] <= IR_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[1] <= IR_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[2] <= IR_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[3] <= IR_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[4] <= IR_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[5] <= IR_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[6] <= IR_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[7] <= IR_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[8] <= IR_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[9] <= IR_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[10] <= IR_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[11] <= IR_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[12] <= IR_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[13] <= IR_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[14] <= IR_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[15] <= IR_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[16] <= IR_OUT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[17] <= IR_OUT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[18] <= IR_OUT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[19] <= IR_OUT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[20] <= IR_OUT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[21] <= IR_OUT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[22] <= IR_OUT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[23] <= IR_OUT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[24] <= IR_OUT[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[25] <= IR_OUT[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[26] <= IR_OUT[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[27] <= IR_OUT[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[28] <= IR_OUT[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[29] <= IR_OUT[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[30] <= IR_OUT[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
IR_OUT[31] <= IR_OUT[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[0] <= NPC_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[1] <= NPC_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[2] <= NPC_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[3] <= NPC_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[4] <= NPC_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[5] <= NPC_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[6] <= NPC_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[7] <= NPC_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[8] <= NPC_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[9] <= NPC_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[10] <= NPC_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[11] <= NPC_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[12] <= NPC_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[13] <= NPC_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[14] <= NPC_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[15] <= NPC_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESET_OUT <= RESET.DB_MAX_OUTPUT_PORT_TYPE
IR_IN[0] => IR.DATAB
IR_IN[1] => IR.DATAB
IR_IN[2] => IR.DATAB
IR_IN[3] => IR.DATAB
IR_IN[4] => IR.DATAB
IR_IN[5] => IR.DATAB
IR_IN[6] => IR.DATAB
IR_IN[7] => IR.DATAB
IR_IN[8] => IR.DATAB
IR_IN[9] => IR.DATAB
IR_IN[10] => IR.DATAB
IR_IN[11] => IR.DATAB
IR_IN[12] => IR.DATAB
IR_IN[13] => IR.DATAB
IR_IN[14] => IR.DATAB
IR_IN[15] => IR.DATAB
IR_IN[16] => IR.DATAB
IR_IN[17] => IR.DATAB
IR_IN[18] => IR.DATAB
IR_IN[19] => IR.DATAB
IR_IN[20] => IR.DATAB
IR_IN[21] => IR.DATAB
IR_IN[22] => IR.DATAB
IR_IN[23] => IR.DATAB
IR_IN[24] => IR.DATAB
IR_IN[25] => IR.DATAB
IR_IN[26] => IR.DATAB
IR_IN[27] => IR.DATAB
IR_IN[28] => IR.DATAB
IR_IN[29] => IR.DATAB
IR_IN[30] => IR.DATAB
IR_IN[31] => IR.DATAB
NPC_IN[0] => NPC.DATAB
NPC_IN[1] => NPC.DATAB
NPC_IN[2] => NPC.DATAB
NPC_IN[3] => NPC.DATAB
NPC_IN[4] => NPC.DATAB
NPC_IN[5] => NPC.DATAB
NPC_IN[6] => NPC.DATAB
NPC_IN[7] => NPC.DATAB
NPC_IN[8] => NPC.DATAB
NPC_IN[9] => NPC.DATAB
NPC_IN[10] => NPC.DATAB
NPC_IN[11] => NPC.DATAB
NPC_IN[12] => NPC.DATAB
NPC_IN[13] => NPC.DATAB
NPC_IN[14] => NPC.DATAB
NPC_IN[15] => NPC.DATAB
CLK => NPC[0].CLK
CLK => NPC[1].CLK
CLK => NPC[2].CLK
CLK => NPC[3].CLK
CLK => NPC[4].CLK
CLK => NPC[5].CLK
CLK => NPC[6].CLK
CLK => NPC[7].CLK
CLK => NPC[8].CLK
CLK => NPC[9].CLK
CLK => NPC[10].CLK
CLK => NPC[11].CLK
CLK => NPC[12].CLK
CLK => NPC[13].CLK
CLK => NPC[14].CLK
CLK => NPC[15].CLK
CLK => IR[0].CLK
CLK => IR[1].CLK
CLK => IR[2].CLK
CLK => IR[3].CLK
CLK => IR[4].CLK
CLK => IR[5].CLK
CLK => IR[6].CLK
CLK => IR[7].CLK
CLK => IR[8].CLK
CLK => IR[9].CLK
CLK => IR[10].CLK
CLK => IR[11].CLK
CLK => IR[12].CLK
CLK => IR[13].CLK
CLK => IR[14].CLK
CLK => IR[15].CLK
CLK => IR[16].CLK
CLK => IR[17].CLK
CLK => IR[18].CLK
CLK => IR[19].CLK
CLK => IR[20].CLK
CLK => IR[21].CLK
CLK => IR[22].CLK
CLK => IR[23].CLK
CLK => IR[24].CLK
CLK => IR[25].CLK
CLK => IR[26].CLK
CLK => IR[27].CLK
CLK => IR[28].CLK
CLK => IR[29].CLK
CLK => IR[30].CLK
CLK => IR[31].CLK
CLK => RESET.CLK
CLK => STATE~1.DATAIN
RST => RESET.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => IR.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => NPC.OUTPUTSELECT
RST => IR_OUT[31]$latch.ACLR
RST => IR_OUT[30]$latch.ACLR
RST => IR_OUT[29]$latch.ACLR
RST => IR_OUT[28]$latch.ACLR
RST => IR_OUT[27]$latch.ACLR
RST => IR_OUT[26]$latch.ACLR
RST => IR_OUT[25]$latch.ACLR
RST => IR_OUT[24]$latch.ACLR
RST => IR_OUT[23]$latch.ACLR
RST => IR_OUT[22]$latch.ACLR
RST => IR_OUT[21]$latch.ACLR
RST => IR_OUT[20]$latch.ACLR
RST => IR_OUT[19]$latch.ACLR
RST => IR_OUT[18]$latch.ACLR
RST => IR_OUT[17]$latch.ACLR
RST => IR_OUT[16]$latch.ACLR
RST => IR_OUT[15]$latch.ACLR
RST => IR_OUT[14]$latch.ACLR
RST => IR_OUT[13]$latch.ACLR
RST => IR_OUT[12]$latch.ACLR
RST => IR_OUT[11]$latch.ACLR
RST => IR_OUT[10]$latch.ACLR
RST => IR_OUT[9]$latch.ACLR
RST => IR_OUT[8]$latch.ACLR
RST => IR_OUT[7]$latch.ACLR
RST => IR_OUT[6]$latch.ACLR
RST => IR_OUT[5]$latch.ACLR
RST => IR_OUT[4]$latch.ACLR
RST => IR_OUT[3]$latch.ACLR
RST => IR_OUT[2]$latch.ACLR
RST => IR_OUT[1]$latch.ACLR
RST => IR_OUT[0]$latch.ACLR
RST => NPC_OUT[15]$latch.ACLR
RST => NPC_OUT[14]$latch.ACLR
RST => NPC_OUT[13]$latch.ACLR
RST => NPC_OUT[12]$latch.ACLR
RST => NPC_OUT[11]$latch.ACLR
RST => NPC_OUT[10]$latch.ACLR
RST => NPC_OUT[9]$latch.ACLR
RST => NPC_OUT[8]$latch.ACLR
RST => NPC_OUT[7]$latch.ACLR
RST => NPC_OUT[6]$latch.ACLR
RST => NPC_OUT[5]$latch.ACLR
RST => NPC_OUT[4]$latch.ACLR
RST => NPC_OUT[3]$latch.ACLR
RST => NPC_OUT[2]$latch.ACLR
RST => NPC_OUT[1]$latch.ACLR
RST => NPC_OUT[0]$latch.ACLR
RST => NEXT_STATE.WAIT_1.OUTPUTSELECT
RST => NEXT_STATE.WAIT_2.OUTPUTSELECT
RST => NEXT_STATE.WAIT_3.OUTPUTSELECT
RST => NEXT_STATE.WAIT_4.OUTPUTSELECT
RST => NEXT_STATE.GET_DATA.OUTPUTSELECT
RST => NEXT_STATE.WAIT_6.OUTPUTSELECT
RST => NEXT_STATE.WAIT_7.OUTPUTSELECT
RST => NEXT_STATE.WAIT_8.OUTPUTSELECT
RST => NEXT_STATE.WAIT_9.OUTPUTSELECT
RST => NEXT_STATE.WAIT_10.OUTPUTSELECT
RST => NEXT_STATE.PREPARE_DATA.OUTPUTSELECT
RST => NEXT_STATE.WAIT_12.OUTPUTSELECT
RST => STATE.IDLE.DATAIN


|pipeproc|InstDecode:inst4
REG_A[0] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[1] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[2] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[3] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[4] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[5] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[6] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[7] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[8] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[9] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[10] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[11] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[12] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[13] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[14] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_A[15] <= REG_A.DB_MAX_OUTPUT_PORT_TYPE
REG_B[0] <= REG_B.DB_MAX_OUTPUT_PORT_TYPE
REG_B[1] <= REG_B.DB_MAX_OUTPUT_PORT_TYPE
REG_B[2] <= REG_B.DB_MAX_OUTPUT_PORT_TYPE
REG_B[3] <= REG_B.DB_MAX_OUTPUT_PORT_TYPE
REG_B[4] <= REG_B.DB_MAX_OUTPUT_PORT_TYPE
REG_B[5] <= <GND>
REG_B[6] <= <GND>
REG_B[7] <= <GND>
REG_B[8] <= <GND>
REG_B[9] <= <GND>
REG_B[10] <= <GND>
REG_B[11] <= <GND>
REG_B[12] <= <GND>
REG_B[13] <= <GND>
REG_B[14] <= <GND>
REG_B[15] <= <GND>
OPCD[0] <= OPCD.DB_MAX_OUTPUT_PORT_TYPE
OPCD[1] <= OPCD.DB_MAX_OUTPUT_PORT_TYPE
OPCD[2] <= OPCD.DB_MAX_OUTPUT_PORT_TYPE
OPCD[3] <= OPCD.DB_MAX_OUTPUT_PORT_TYPE
OPCD[4] <= OPCD.DB_MAX_OUTPUT_PORT_TYPE
OPCD[5] <= <GND>
IMM[0] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[1] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[2] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[3] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[4] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[5] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[6] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[7] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[8] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[9] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[10] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[11] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[12] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[13] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[14] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
IMM[15] <= IMM.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[0] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[1] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[2] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[3] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[4] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[5] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[6] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[7] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[8] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[9] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[10] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[11] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[12] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[13] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[14] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
NPC_OUT[15] <= NPC_OUT.DB_MAX_OUTPUT_PORT_TYPE
CLK => ARR_FLAG_REG[0][0].CLK
CLK => ARR_FLAG_REG[0][1].CLK
CLK => ARR_FLAG_REG[0][2].CLK
CLK => ARR_FLAG_REG[1][0].CLK
CLK => ARR_FLAG_REG[1][1].CLK
CLK => ARR_FLAG_REG[1][2].CLK
CLK => ARR_FLAG_REG[2][0].CLK
CLK => ARR_FLAG_REG[2][1].CLK
CLK => ARR_FLAG_REG[2][2].CLK
CLK => ARR_FLAG_REG[3][0].CLK
CLK => ARR_FLAG_REG[3][1].CLK
CLK => ARR_FLAG_REG[3][2].CLK
CLK => ARR_FLAG_REG[4][0].CLK
CLK => ARR_FLAG_REG[4][1].CLK
CLK => ARR_FLAG_REG[4][2].CLK
CLK => ARR_FLAG_REG[5][0].CLK
CLK => ARR_FLAG_REG[5][1].CLK
CLK => ARR_FLAG_REG[5][2].CLK
CLK => ARR_FLAG_REG[6][0].CLK
CLK => ARR_FLAG_REG[6][1].CLK
CLK => ARR_FLAG_REG[6][2].CLK
CLK => ARR_FLAG_REG[7][0].CLK
CLK => ARR_FLAG_REG[7][1].CLK
CLK => ARR_FLAG_REG[7][2].CLK
CLK => ARR_FLAG_REG[8][0].CLK
CLK => ARR_FLAG_REG[8][1].CLK
CLK => ARR_FLAG_REG[8][2].CLK
CLK => ARR_FLAG_REG[9][0].CLK
CLK => ARR_FLAG_REG[9][1].CLK
CLK => ARR_FLAG_REG[9][2].CLK
CLK => ARR_FLAG_REG[10][0].CLK
CLK => ARR_FLAG_REG[10][1].CLK
CLK => ARR_FLAG_REG[10][2].CLK
CLK => ARR_FLAG_REG[11][0].CLK
CLK => ARR_FLAG_REG[11][1].CLK
CLK => ARR_FLAG_REG[11][2].CLK
CLK => ARR_FLAG_REG[12][0].CLK
CLK => ARR_FLAG_REG[12][1].CLK
CLK => ARR_FLAG_REG[12][2].CLK
CLK => ARR_FLAG_REG[13][0].CLK
CLK => ARR_FLAG_REG[13][1].CLK
CLK => ARR_FLAG_REG[13][2].CLK
CLK => ARR_FLAG_REG[14][0].CLK
CLK => ARR_FLAG_REG[14][1].CLK
CLK => ARR_FLAG_REG[14][2].CLK
CLK => ARR_FLAG_REG[15][0].CLK
CLK => ARR_FLAG_REG[15][1].CLK
CLK => ARR_FLAG_REG[15][2].CLK
CLK => ARR_FLAG_REG[16][0].CLK
CLK => ARR_FLAG_REG[16][1].CLK
CLK => ARR_FLAG_REG[16][2].CLK
CLK => ARR_FLAG_REG[17][0].CLK
CLK => ARR_FLAG_REG[17][1].CLK
CLK => ARR_FLAG_REG[17][2].CLK
CLK => ARR_FLAG_REG[18][0].CLK
CLK => ARR_FLAG_REG[18][1].CLK
CLK => ARR_FLAG_REG[18][2].CLK
CLK => ARR_FLAG_REG[19][0].CLK
CLK => ARR_FLAG_REG[19][1].CLK
CLK => ARR_FLAG_REG[19][2].CLK
CLK => ARR_FLAG_REG[20][0].CLK
CLK => ARR_FLAG_REG[20][1].CLK
CLK => ARR_FLAG_REG[20][2].CLK
CLK => ARR_FLAG_REG[21][0].CLK
CLK => ARR_FLAG_REG[21][1].CLK
CLK => ARR_FLAG_REG[21][2].CLK
CLK => ARR_FLAG_REG[22][0].CLK
CLK => ARR_FLAG_REG[22][1].CLK
CLK => ARR_FLAG_REG[22][2].CLK
CLK => ARR_FLAG_REG[23][0].CLK
CLK => ARR_FLAG_REG[23][1].CLK
CLK => ARR_FLAG_REG[23][2].CLK
CLK => ARR_FLAG_REG[24][0].CLK
CLK => ARR_FLAG_REG[24][1].CLK
CLK => ARR_FLAG_REG[24][2].CLK
CLK => ARR_FLAG_REG[25][0].CLK
CLK => ARR_FLAG_REG[25][1].CLK
CLK => ARR_FLAG_REG[25][2].CLK
CLK => ARR_FLAG_REG[26][0].CLK
CLK => ARR_FLAG_REG[26][1].CLK
CLK => ARR_FLAG_REG[26][2].CLK
CLK => ARR_FLAG_REG[27][0].CLK
CLK => ARR_FLAG_REG[27][1].CLK
CLK => ARR_FLAG_REG[27][2].CLK
CLK => ARR_FLAG_REG[28][0].CLK
CLK => ARR_FLAG_REG[28][1].CLK
CLK => ARR_FLAG_REG[28][2].CLK
CLK => ARR_FLAG_REG[29][0].CLK
CLK => ARR_FLAG_REG[29][1].CLK
CLK => ARR_FLAG_REG[29][2].CLK
CLK => ARR_FLAG_REG[30][0].CLK
CLK => ARR_FLAG_REG[30][1].CLK
CLK => ARR_FLAG_REG[30][2].CLK
CLK => ARR_FLAG_REG[31][0].CLK
CLK => ARR_FLAG_REG[31][1].CLK
CLK => ARR_FLAG_REG[31][2].CLK
CLK => ARR_REG[0][0].CLK
CLK => ARR_REG[0][1].CLK
CLK => ARR_REG[0][2].CLK
CLK => ARR_REG[0][3].CLK
CLK => ARR_REG[0][4].CLK
CLK => ARR_REG[0][5].CLK
CLK => ARR_REG[0][6].CLK
CLK => ARR_REG[0][7].CLK
CLK => ARR_REG[0][8].CLK
CLK => ARR_REG[0][9].CLK
CLK => ARR_REG[0][10].CLK
CLK => ARR_REG[0][11].CLK
CLK => ARR_REG[0][12].CLK
CLK => ARR_REG[0][13].CLK
CLK => ARR_REG[0][14].CLK
CLK => ARR_REG[0][15].CLK
CLK => ARR_REG[1][0].CLK
CLK => ARR_REG[1][1].CLK
CLK => ARR_REG[1][2].CLK
CLK => ARR_REG[1][3].CLK
CLK => ARR_REG[1][4].CLK
CLK => ARR_REG[1][5].CLK
CLK => ARR_REG[1][6].CLK
CLK => ARR_REG[1][7].CLK
CLK => ARR_REG[1][8].CLK
CLK => ARR_REG[1][9].CLK
CLK => ARR_REG[1][10].CLK
CLK => ARR_REG[1][11].CLK
CLK => ARR_REG[1][12].CLK
CLK => ARR_REG[1][13].CLK
CLK => ARR_REG[1][14].CLK
CLK => ARR_REG[1][15].CLK
CLK => ARR_REG[2][0].CLK
CLK => ARR_REG[2][1].CLK
CLK => ARR_REG[2][2].CLK
CLK => ARR_REG[2][3].CLK
CLK => ARR_REG[2][4].CLK
CLK => ARR_REG[2][5].CLK
CLK => ARR_REG[2][6].CLK
CLK => ARR_REG[2][7].CLK
CLK => ARR_REG[2][8].CLK
CLK => ARR_REG[2][9].CLK
CLK => ARR_REG[2][10].CLK
CLK => ARR_REG[2][11].CLK
CLK => ARR_REG[2][12].CLK
CLK => ARR_REG[2][13].CLK
CLK => ARR_REG[2][14].CLK
CLK => ARR_REG[2][15].CLK
CLK => ARR_REG[3][0].CLK
CLK => ARR_REG[3][1].CLK
CLK => ARR_REG[3][2].CLK
CLK => ARR_REG[3][3].CLK
CLK => ARR_REG[3][4].CLK
CLK => ARR_REG[3][5].CLK
CLK => ARR_REG[3][6].CLK
CLK => ARR_REG[3][7].CLK
CLK => ARR_REG[3][8].CLK
CLK => ARR_REG[3][9].CLK
CLK => ARR_REG[3][10].CLK
CLK => ARR_REG[3][11].CLK
CLK => ARR_REG[3][12].CLK
CLK => ARR_REG[3][13].CLK
CLK => ARR_REG[3][14].CLK
CLK => ARR_REG[3][15].CLK
CLK => ARR_REG[4][0].CLK
CLK => ARR_REG[4][1].CLK
CLK => ARR_REG[4][2].CLK
CLK => ARR_REG[4][3].CLK
CLK => ARR_REG[4][4].CLK
CLK => ARR_REG[4][5].CLK
CLK => ARR_REG[4][6].CLK
CLK => ARR_REG[4][7].CLK
CLK => ARR_REG[4][8].CLK
CLK => ARR_REG[4][9].CLK
CLK => ARR_REG[4][10].CLK
CLK => ARR_REG[4][11].CLK
CLK => ARR_REG[4][12].CLK
CLK => ARR_REG[4][13].CLK
CLK => ARR_REG[4][14].CLK
CLK => ARR_REG[4][15].CLK
CLK => ARR_REG[5][0].CLK
CLK => ARR_REG[5][1].CLK
CLK => ARR_REG[5][2].CLK
CLK => ARR_REG[5][3].CLK
CLK => ARR_REG[5][4].CLK
CLK => ARR_REG[5][5].CLK
CLK => ARR_REG[5][6].CLK
CLK => ARR_REG[5][7].CLK
CLK => ARR_REG[5][8].CLK
CLK => ARR_REG[5][9].CLK
CLK => ARR_REG[5][10].CLK
CLK => ARR_REG[5][11].CLK
CLK => ARR_REG[5][12].CLK
CLK => ARR_REG[5][13].CLK
CLK => ARR_REG[5][14].CLK
CLK => ARR_REG[5][15].CLK
CLK => ARR_REG[6][0].CLK
CLK => ARR_REG[6][1].CLK
CLK => ARR_REG[6][2].CLK
CLK => ARR_REG[6][3].CLK
CLK => ARR_REG[6][4].CLK
CLK => ARR_REG[6][5].CLK
CLK => ARR_REG[6][6].CLK
CLK => ARR_REG[6][7].CLK
CLK => ARR_REG[6][8].CLK
CLK => ARR_REG[6][9].CLK
CLK => ARR_REG[6][10].CLK
CLK => ARR_REG[6][11].CLK
CLK => ARR_REG[6][12].CLK
CLK => ARR_REG[6][13].CLK
CLK => ARR_REG[6][14].CLK
CLK => ARR_REG[6][15].CLK
CLK => ARR_REG[7][0].CLK
CLK => ARR_REG[7][1].CLK
CLK => ARR_REG[7][2].CLK
CLK => ARR_REG[7][3].CLK
CLK => ARR_REG[7][4].CLK
CLK => ARR_REG[7][5].CLK
CLK => ARR_REG[7][6].CLK
CLK => ARR_REG[7][7].CLK
CLK => ARR_REG[7][8].CLK
CLK => ARR_REG[7][9].CLK
CLK => ARR_REG[7][10].CLK
CLK => ARR_REG[7][11].CLK
CLK => ARR_REG[7][12].CLK
CLK => ARR_REG[7][13].CLK
CLK => ARR_REG[7][14].CLK
CLK => ARR_REG[7][15].CLK
CLK => ARR_REG[8][0].CLK
CLK => ARR_REG[8][1].CLK
CLK => ARR_REG[8][2].CLK
CLK => ARR_REG[8][3].CLK
CLK => ARR_REG[8][4].CLK
CLK => ARR_REG[8][5].CLK
CLK => ARR_REG[8][6].CLK
CLK => ARR_REG[8][7].CLK
CLK => ARR_REG[8][8].CLK
CLK => ARR_REG[8][9].CLK
CLK => ARR_REG[8][10].CLK
CLK => ARR_REG[8][11].CLK
CLK => ARR_REG[8][12].CLK
CLK => ARR_REG[8][13].CLK
CLK => ARR_REG[8][14].CLK
CLK => ARR_REG[8][15].CLK
CLK => ARR_REG[9][0].CLK
CLK => ARR_REG[9][1].CLK
CLK => ARR_REG[9][2].CLK
CLK => ARR_REG[9][3].CLK
CLK => ARR_REG[9][4].CLK
CLK => ARR_REG[9][5].CLK
CLK => ARR_REG[9][6].CLK
CLK => ARR_REG[9][7].CLK
CLK => ARR_REG[9][8].CLK
CLK => ARR_REG[9][9].CLK
CLK => ARR_REG[9][10].CLK
CLK => ARR_REG[9][11].CLK
CLK => ARR_REG[9][12].CLK
CLK => ARR_REG[9][13].CLK
CLK => ARR_REG[9][14].CLK
CLK => ARR_REG[9][15].CLK
CLK => ARR_REG[10][0].CLK
CLK => ARR_REG[10][1].CLK
CLK => ARR_REG[10][2].CLK
CLK => ARR_REG[10][3].CLK
CLK => ARR_REG[10][4].CLK
CLK => ARR_REG[10][5].CLK
CLK => ARR_REG[10][6].CLK
CLK => ARR_REG[10][7].CLK
CLK => ARR_REG[10][8].CLK
CLK => ARR_REG[10][9].CLK
CLK => ARR_REG[10][10].CLK
CLK => ARR_REG[10][11].CLK
CLK => ARR_REG[10][12].CLK
CLK => ARR_REG[10][13].CLK
CLK => ARR_REG[10][14].CLK
CLK => ARR_REG[10][15].CLK
CLK => ARR_REG[11][0].CLK
CLK => ARR_REG[11][1].CLK
CLK => ARR_REG[11][2].CLK
CLK => ARR_REG[11][3].CLK
CLK => ARR_REG[11][4].CLK
CLK => ARR_REG[11][5].CLK
CLK => ARR_REG[11][6].CLK
CLK => ARR_REG[11][7].CLK
CLK => ARR_REG[11][8].CLK
CLK => ARR_REG[11][9].CLK
CLK => ARR_REG[11][10].CLK
CLK => ARR_REG[11][11].CLK
CLK => ARR_REG[11][12].CLK
CLK => ARR_REG[11][13].CLK
CLK => ARR_REG[11][14].CLK
CLK => ARR_REG[11][15].CLK
CLK => ARR_REG[12][0].CLK
CLK => ARR_REG[12][1].CLK
CLK => ARR_REG[12][2].CLK
CLK => ARR_REG[12][3].CLK
CLK => ARR_REG[12][4].CLK
CLK => ARR_REG[12][5].CLK
CLK => ARR_REG[12][6].CLK
CLK => ARR_REG[12][7].CLK
CLK => ARR_REG[12][8].CLK
CLK => ARR_REG[12][9].CLK
CLK => ARR_REG[12][10].CLK
CLK => ARR_REG[12][11].CLK
CLK => ARR_REG[12][12].CLK
CLK => ARR_REG[12][13].CLK
CLK => ARR_REG[12][14].CLK
CLK => ARR_REG[12][15].CLK
CLK => ARR_REG[13][0].CLK
CLK => ARR_REG[13][1].CLK
CLK => ARR_REG[13][2].CLK
CLK => ARR_REG[13][3].CLK
CLK => ARR_REG[13][4].CLK
CLK => ARR_REG[13][5].CLK
CLK => ARR_REG[13][6].CLK
CLK => ARR_REG[13][7].CLK
CLK => ARR_REG[13][8].CLK
CLK => ARR_REG[13][9].CLK
CLK => ARR_REG[13][10].CLK
CLK => ARR_REG[13][11].CLK
CLK => ARR_REG[13][12].CLK
CLK => ARR_REG[13][13].CLK
CLK => ARR_REG[13][14].CLK
CLK => ARR_REG[13][15].CLK
CLK => ARR_REG[14][0].CLK
CLK => ARR_REG[14][1].CLK
CLK => ARR_REG[14][2].CLK
CLK => ARR_REG[14][3].CLK
CLK => ARR_REG[14][4].CLK
CLK => ARR_REG[14][5].CLK
CLK => ARR_REG[14][6].CLK
CLK => ARR_REG[14][7].CLK
CLK => ARR_REG[14][8].CLK
CLK => ARR_REG[14][9].CLK
CLK => ARR_REG[14][10].CLK
CLK => ARR_REG[14][11].CLK
CLK => ARR_REG[14][12].CLK
CLK => ARR_REG[14][13].CLK
CLK => ARR_REG[14][14].CLK
CLK => ARR_REG[14][15].CLK
CLK => ARR_REG[15][0].CLK
CLK => ARR_REG[15][1].CLK
CLK => ARR_REG[15][2].CLK
CLK => ARR_REG[15][3].CLK
CLK => ARR_REG[15][4].CLK
CLK => ARR_REG[15][5].CLK
CLK => ARR_REG[15][6].CLK
CLK => ARR_REG[15][7].CLK
CLK => ARR_REG[15][8].CLK
CLK => ARR_REG[15][9].CLK
CLK => ARR_REG[15][10].CLK
CLK => ARR_REG[15][11].CLK
CLK => ARR_REG[15][12].CLK
CLK => ARR_REG[15][13].CLK
CLK => ARR_REG[15][14].CLK
CLK => ARR_REG[15][15].CLK
CLK => ARR_REG[16][0].CLK
CLK => ARR_REG[16][1].CLK
CLK => ARR_REG[16][2].CLK
CLK => ARR_REG[16][3].CLK
CLK => ARR_REG[16][4].CLK
CLK => ARR_REG[16][5].CLK
CLK => ARR_REG[16][6].CLK
CLK => ARR_REG[16][7].CLK
CLK => ARR_REG[16][8].CLK
CLK => ARR_REG[16][9].CLK
CLK => ARR_REG[16][10].CLK
CLK => ARR_REG[16][11].CLK
CLK => ARR_REG[16][12].CLK
CLK => ARR_REG[16][13].CLK
CLK => ARR_REG[16][14].CLK
CLK => ARR_REG[16][15].CLK
CLK => ARR_REG[17][0].CLK
CLK => ARR_REG[17][1].CLK
CLK => ARR_REG[17][2].CLK
CLK => ARR_REG[17][3].CLK
CLK => ARR_REG[17][4].CLK
CLK => ARR_REG[17][5].CLK
CLK => ARR_REG[17][6].CLK
CLK => ARR_REG[17][7].CLK
CLK => ARR_REG[17][8].CLK
CLK => ARR_REG[17][9].CLK
CLK => ARR_REG[17][10].CLK
CLK => ARR_REG[17][11].CLK
CLK => ARR_REG[17][12].CLK
CLK => ARR_REG[17][13].CLK
CLK => ARR_REG[17][14].CLK
CLK => ARR_REG[17][15].CLK
CLK => ARR_REG[18][0].CLK
CLK => ARR_REG[18][1].CLK
CLK => ARR_REG[18][2].CLK
CLK => ARR_REG[18][3].CLK
CLK => ARR_REG[18][4].CLK
CLK => ARR_REG[18][5].CLK
CLK => ARR_REG[18][6].CLK
CLK => ARR_REG[18][7].CLK
CLK => ARR_REG[18][8].CLK
CLK => ARR_REG[18][9].CLK
CLK => ARR_REG[18][10].CLK
CLK => ARR_REG[18][11].CLK
CLK => ARR_REG[18][12].CLK
CLK => ARR_REG[18][13].CLK
CLK => ARR_REG[18][14].CLK
CLK => ARR_REG[18][15].CLK
CLK => ARR_REG[19][0].CLK
CLK => ARR_REG[19][1].CLK
CLK => ARR_REG[19][2].CLK
CLK => ARR_REG[19][3].CLK
CLK => ARR_REG[19][4].CLK
CLK => ARR_REG[19][5].CLK
CLK => ARR_REG[19][6].CLK
CLK => ARR_REG[19][7].CLK
CLK => ARR_REG[19][8].CLK
CLK => ARR_REG[19][9].CLK
CLK => ARR_REG[19][10].CLK
CLK => ARR_REG[19][11].CLK
CLK => ARR_REG[19][12].CLK
CLK => ARR_REG[19][13].CLK
CLK => ARR_REG[19][14].CLK
CLK => ARR_REG[19][15].CLK
CLK => ARR_REG[20][0].CLK
CLK => ARR_REG[20][1].CLK
CLK => ARR_REG[20][2].CLK
CLK => ARR_REG[20][3].CLK
CLK => ARR_REG[20][4].CLK
CLK => ARR_REG[20][5].CLK
CLK => ARR_REG[20][6].CLK
CLK => ARR_REG[20][7].CLK
CLK => ARR_REG[20][8].CLK
CLK => ARR_REG[20][9].CLK
CLK => ARR_REG[20][10].CLK
CLK => ARR_REG[20][11].CLK
CLK => ARR_REG[20][12].CLK
CLK => ARR_REG[20][13].CLK
CLK => ARR_REG[20][14].CLK
CLK => ARR_REG[20][15].CLK
CLK => ARR_REG[21][0].CLK
CLK => ARR_REG[21][1].CLK
CLK => ARR_REG[21][2].CLK
CLK => ARR_REG[21][3].CLK
CLK => ARR_REG[21][4].CLK
CLK => ARR_REG[21][5].CLK
CLK => ARR_REG[21][6].CLK
CLK => ARR_REG[21][7].CLK
CLK => ARR_REG[21][8].CLK
CLK => ARR_REG[21][9].CLK
CLK => ARR_REG[21][10].CLK
CLK => ARR_REG[21][11].CLK
CLK => ARR_REG[21][12].CLK
CLK => ARR_REG[21][13].CLK
CLK => ARR_REG[21][14].CLK
CLK => ARR_REG[21][15].CLK
CLK => ARR_REG[22][0].CLK
CLK => ARR_REG[22][1].CLK
CLK => ARR_REG[22][2].CLK
CLK => ARR_REG[22][3].CLK
CLK => ARR_REG[22][4].CLK
CLK => ARR_REG[22][5].CLK
CLK => ARR_REG[22][6].CLK
CLK => ARR_REG[22][7].CLK
CLK => ARR_REG[22][8].CLK
CLK => ARR_REG[22][9].CLK
CLK => ARR_REG[22][10].CLK
CLK => ARR_REG[22][11].CLK
CLK => ARR_REG[22][12].CLK
CLK => ARR_REG[22][13].CLK
CLK => ARR_REG[22][14].CLK
CLK => ARR_REG[22][15].CLK
CLK => ARR_REG[23][0].CLK
CLK => ARR_REG[23][1].CLK
CLK => ARR_REG[23][2].CLK
CLK => ARR_REG[23][3].CLK
CLK => ARR_REG[23][4].CLK
CLK => ARR_REG[23][5].CLK
CLK => ARR_REG[23][6].CLK
CLK => ARR_REG[23][7].CLK
CLK => ARR_REG[23][8].CLK
CLK => ARR_REG[23][9].CLK
CLK => ARR_REG[23][10].CLK
CLK => ARR_REG[23][11].CLK
CLK => ARR_REG[23][12].CLK
CLK => ARR_REG[23][13].CLK
CLK => ARR_REG[23][14].CLK
CLK => ARR_REG[23][15].CLK
CLK => ARR_REG[24][0].CLK
CLK => ARR_REG[24][1].CLK
CLK => ARR_REG[24][2].CLK
CLK => ARR_REG[24][3].CLK
CLK => ARR_REG[24][4].CLK
CLK => ARR_REG[24][5].CLK
CLK => ARR_REG[24][6].CLK
CLK => ARR_REG[24][7].CLK
CLK => ARR_REG[24][8].CLK
CLK => ARR_REG[24][9].CLK
CLK => ARR_REG[24][10].CLK
CLK => ARR_REG[24][11].CLK
CLK => ARR_REG[24][12].CLK
CLK => ARR_REG[24][13].CLK
CLK => ARR_REG[24][14].CLK
CLK => ARR_REG[24][15].CLK
CLK => ARR_REG[25][0].CLK
CLK => ARR_REG[25][1].CLK
CLK => ARR_REG[25][2].CLK
CLK => ARR_REG[25][3].CLK
CLK => ARR_REG[25][4].CLK
CLK => ARR_REG[25][5].CLK
CLK => ARR_REG[25][6].CLK
CLK => ARR_REG[25][7].CLK
CLK => ARR_REG[25][8].CLK
CLK => ARR_REG[25][9].CLK
CLK => ARR_REG[25][10].CLK
CLK => ARR_REG[25][11].CLK
CLK => ARR_REG[25][12].CLK
CLK => ARR_REG[25][13].CLK
CLK => ARR_REG[25][14].CLK
CLK => ARR_REG[25][15].CLK
CLK => ARR_REG[26][0].CLK
CLK => ARR_REG[26][1].CLK
CLK => ARR_REG[26][2].CLK
CLK => ARR_REG[26][3].CLK
CLK => ARR_REG[26][4].CLK
CLK => ARR_REG[26][5].CLK
CLK => ARR_REG[26][6].CLK
CLK => ARR_REG[26][7].CLK
CLK => ARR_REG[26][8].CLK
CLK => ARR_REG[26][9].CLK
CLK => ARR_REG[26][10].CLK
CLK => ARR_REG[26][11].CLK
CLK => ARR_REG[26][12].CLK
CLK => ARR_REG[26][13].CLK
CLK => ARR_REG[26][14].CLK
CLK => ARR_REG[26][15].CLK
CLK => ARR_REG[27][0].CLK
CLK => ARR_REG[27][1].CLK
CLK => ARR_REG[27][2].CLK
CLK => ARR_REG[27][3].CLK
CLK => ARR_REG[27][4].CLK
CLK => ARR_REG[27][5].CLK
CLK => ARR_REG[27][6].CLK
CLK => ARR_REG[27][7].CLK
CLK => ARR_REG[27][8].CLK
CLK => ARR_REG[27][9].CLK
CLK => ARR_REG[27][10].CLK
CLK => ARR_REG[27][11].CLK
CLK => ARR_REG[27][12].CLK
CLK => ARR_REG[27][13].CLK
CLK => ARR_REG[27][14].CLK
CLK => ARR_REG[27][15].CLK
CLK => ARR_REG[28][0].CLK
CLK => ARR_REG[28][1].CLK
CLK => ARR_REG[28][2].CLK
CLK => ARR_REG[28][3].CLK
CLK => ARR_REG[28][4].CLK
CLK => ARR_REG[28][5].CLK
CLK => ARR_REG[28][6].CLK
CLK => ARR_REG[28][7].CLK
CLK => ARR_REG[28][8].CLK
CLK => ARR_REG[28][9].CLK
CLK => ARR_REG[28][10].CLK
CLK => ARR_REG[28][11].CLK
CLK => ARR_REG[28][12].CLK
CLK => ARR_REG[28][13].CLK
CLK => ARR_REG[28][14].CLK
CLK => ARR_REG[28][15].CLK
CLK => ARR_REG[29][0].CLK
CLK => ARR_REG[29][1].CLK
CLK => ARR_REG[29][2].CLK
CLK => ARR_REG[29][3].CLK
CLK => ARR_REG[29][4].CLK
CLK => ARR_REG[29][5].CLK
CLK => ARR_REG[29][6].CLK
CLK => ARR_REG[29][7].CLK
CLK => ARR_REG[29][8].CLK
CLK => ARR_REG[29][9].CLK
CLK => ARR_REG[29][10].CLK
CLK => ARR_REG[29][11].CLK
CLK => ARR_REG[29][12].CLK
CLK => ARR_REG[29][13].CLK
CLK => ARR_REG[29][14].CLK
CLK => ARR_REG[29][15].CLK
CLK => ARR_REG[30][0].CLK
CLK => ARR_REG[30][1].CLK
CLK => ARR_REG[30][2].CLK
CLK => ARR_REG[30][3].CLK
CLK => ARR_REG[30][4].CLK
CLK => ARR_REG[30][5].CLK
CLK => ARR_REG[30][6].CLK
CLK => ARR_REG[30][7].CLK
CLK => ARR_REG[30][8].CLK
CLK => ARR_REG[30][9].CLK
CLK => ARR_REG[30][10].CLK
CLK => ARR_REG[30][11].CLK
CLK => ARR_REG[30][12].CLK
CLK => ARR_REG[30][13].CLK
CLK => ARR_REG[30][14].CLK
CLK => ARR_REG[30][15].CLK
CLK => ARR_REG[31][0].CLK
CLK => ARR_REG[31][1].CLK
CLK => ARR_REG[31][2].CLK
CLK => ARR_REG[31][3].CLK
CLK => ARR_REG[31][4].CLK
CLK => ARR_REG[31][5].CLK
CLK => ARR_REG[31][6].CLK
CLK => ARR_REG[31][7].CLK
CLK => ARR_REG[31][8].CLK
CLK => ARR_REG[31][9].CLK
CLK => ARR_REG[31][10].CLK
CLK => ARR_REG[31][11].CLK
CLK => ARR_REG[31][12].CLK
CLK => ARR_REG[31][13].CLK
CLK => ARR_REG[31][14].CLK
CLK => ARR_REG[31][15].CLK
CLK => STATE~1.DATAIN
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_A.OUTPUTSELECT
RST => REG_B.OUTPUTSELECT
RST => REG_B.OUTPUTSELECT
RST => REG_B.OUTPUTSELECT
RST => REG_B.OUTPUTSELECT
RST => REG_B.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => IMM.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => NPC_OUT.OUTPUTSELECT
RST => OPCD.OUTPUTSELECT
RST => OPCD.OUTPUTSELECT
RST => OPCD.OUTPUTSELECT
RST => OPCD.OUTPUTSELECT
RST => OPCD.OUTPUTSELECT
RST => ADDR_REG.OUTPUTSELECT
RST => ADDR_REG.OUTPUTSELECT
RST => ADDR_REG.OUTPUTSELECT
RST => ADDR_REG.OUTPUTSELECT
RST => ADDR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => ARR_FLAG_REG.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => NEXT_STATE.WAIT_WB.OUTPUTSELECT
RST => NEXT_STATE.WB_WRTING.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_0.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_1.OUTPUTSELECT
RST => NEXT_STATE.READ_SEND.OUTPUTSELECT
RST => NEXT_STATE.D_TABLE.OUTPUTSELECT
RST => STATE.IDLE.DATAIN
IR[0] => IMM.DATAB
IR[1] => IMM.DATAB
IR[2] => IMM.DATAB
IR[3] => IMM.DATAB
IR[4] => IMM.DATAB
IR[5] => IMM.DATAB
IR[6] => IMM.DATAB
IR[7] => IMM.DATAB
IR[8] => IMM.DATAB
IR[9] => IMM.DATAB
IR[10] => IMM.DATAB
IR[11] => IMM.DATAB
IR[12] => IMM.DATAB
IR[13] => IMM.DATAB
IR[14] => IMM.DATAB
IR[15] => IMM.DATAB
IR[16] => Decoder2.IN4
IR[16] => Mux51.IN4
IR[16] => Mux52.IN4
IR[16] => Mux53.IN4
IR[16] => Mux54.IN4
IR[16] => Mux55.IN4
IR[16] => Mux56.IN4
IR[16] => Mux57.IN4
IR[16] => Mux58.IN4
IR[16] => Mux59.IN4
IR[16] => Mux60.IN4
IR[16] => Mux61.IN4
IR[16] => Mux62.IN4
IR[16] => Mux63.IN4
IR[16] => Mux64.IN4
IR[16] => Mux65.IN4
IR[16] => Mux66.IN4
IR[16] => Mux67.IN4
IR[16] => Mux68.IN4
IR[16] => Mux69.IN4
IR[16] => REG_B.DATAB
IR[17] => Decoder2.IN3
IR[17] => Mux51.IN3
IR[17] => Mux52.IN3
IR[17] => Mux53.IN3
IR[17] => Mux54.IN3
IR[17] => Mux55.IN3
IR[17] => Mux56.IN3
IR[17] => Mux57.IN3
IR[17] => Mux58.IN3
IR[17] => Mux59.IN3
IR[17] => Mux60.IN3
IR[17] => Mux61.IN3
IR[17] => Mux62.IN3
IR[17] => Mux63.IN3
IR[17] => Mux64.IN3
IR[17] => Mux65.IN3
IR[17] => Mux66.IN3
IR[17] => Mux67.IN3
IR[17] => Mux68.IN3
IR[17] => Mux69.IN3
IR[17] => REG_B.DATAB
IR[18] => Decoder2.IN2
IR[18] => Mux51.IN2
IR[18] => Mux52.IN2
IR[18] => Mux53.IN2
IR[18] => Mux54.IN2
IR[18] => Mux55.IN2
IR[18] => Mux56.IN2
IR[18] => Mux57.IN2
IR[18] => Mux58.IN2
IR[18] => Mux59.IN2
IR[18] => Mux60.IN2
IR[18] => Mux61.IN2
IR[18] => Mux62.IN2
IR[18] => Mux63.IN2
IR[18] => Mux64.IN2
IR[18] => Mux65.IN2
IR[18] => Mux66.IN2
IR[18] => Mux67.IN2
IR[18] => Mux68.IN2
IR[18] => Mux69.IN2
IR[18] => REG_B.DATAB
IR[19] => Decoder2.IN1
IR[19] => Mux51.IN1
IR[19] => Mux52.IN1
IR[19] => Mux53.IN1
IR[19] => Mux54.IN1
IR[19] => Mux55.IN1
IR[19] => Mux56.IN1
IR[19] => Mux57.IN1
IR[19] => Mux58.IN1
IR[19] => Mux59.IN1
IR[19] => Mux60.IN1
IR[19] => Mux61.IN1
IR[19] => Mux62.IN1
IR[19] => Mux63.IN1
IR[19] => Mux64.IN1
IR[19] => Mux65.IN1
IR[19] => Mux66.IN1
IR[19] => Mux67.IN1
IR[19] => Mux68.IN1
IR[19] => Mux69.IN1
IR[19] => REG_B.DATAB
IR[20] => Decoder2.IN0
IR[20] => Mux51.IN0
IR[20] => Mux52.IN0
IR[20] => Mux53.IN0
IR[20] => Mux54.IN0
IR[20] => Mux55.IN0
IR[20] => Mux56.IN0
IR[20] => Mux57.IN0
IR[20] => Mux58.IN0
IR[20] => Mux59.IN0
IR[20] => Mux60.IN0
IR[20] => Mux61.IN0
IR[20] => Mux62.IN0
IR[20] => Mux63.IN0
IR[20] => Mux64.IN0
IR[20] => Mux65.IN0
IR[20] => Mux66.IN0
IR[20] => Mux67.IN0
IR[20] => Mux68.IN0
IR[20] => Mux69.IN0
IR[20] => REG_B.DATAB
IR[21] => Decoder1.IN4
IR[21] => Mux16.IN4
IR[21] => Mux17.IN4
IR[21] => Mux18.IN4
IR[21] => Mux19.IN4
IR[21] => Mux20.IN4
IR[21] => Mux21.IN4
IR[21] => Mux22.IN4
IR[21] => Mux23.IN4
IR[21] => Mux24.IN4
IR[21] => Mux25.IN4
IR[21] => Mux26.IN4
IR[21] => Mux27.IN4
IR[21] => Mux28.IN4
IR[21] => Mux29.IN4
IR[21] => Mux30.IN4
IR[21] => Mux31.IN4
IR[21] => Mux32.IN4
IR[21] => Mux33.IN4
IR[21] => Mux34.IN4
IR[21] => ADDR_REG.DATAB
IR[22] => Decoder1.IN3
IR[22] => Mux16.IN3
IR[22] => Mux17.IN3
IR[22] => Mux18.IN3
IR[22] => Mux19.IN3
IR[22] => Mux20.IN3
IR[22] => Mux21.IN3
IR[22] => Mux22.IN3
IR[22] => Mux23.IN3
IR[22] => Mux24.IN3
IR[22] => Mux25.IN3
IR[22] => Mux26.IN3
IR[22] => Mux27.IN3
IR[22] => Mux28.IN3
IR[22] => Mux29.IN3
IR[22] => Mux30.IN3
IR[22] => Mux31.IN3
IR[22] => Mux32.IN3
IR[22] => Mux33.IN3
IR[22] => Mux34.IN3
IR[22] => ADDR_REG.DATAB
IR[23] => Decoder1.IN2
IR[23] => Mux16.IN2
IR[23] => Mux17.IN2
IR[23] => Mux18.IN2
IR[23] => Mux19.IN2
IR[23] => Mux20.IN2
IR[23] => Mux21.IN2
IR[23] => Mux22.IN2
IR[23] => Mux23.IN2
IR[23] => Mux24.IN2
IR[23] => Mux25.IN2
IR[23] => Mux26.IN2
IR[23] => Mux27.IN2
IR[23] => Mux28.IN2
IR[23] => Mux29.IN2
IR[23] => Mux30.IN2
IR[23] => Mux31.IN2
IR[23] => Mux32.IN2
IR[23] => Mux33.IN2
IR[23] => Mux34.IN2
IR[23] => ADDR_REG.DATAB
IR[24] => Decoder1.IN1
IR[24] => Mux16.IN1
IR[24] => Mux17.IN1
IR[24] => Mux18.IN1
IR[24] => Mux19.IN1
IR[24] => Mux20.IN1
IR[24] => Mux21.IN1
IR[24] => Mux22.IN1
IR[24] => Mux23.IN1
IR[24] => Mux24.IN1
IR[24] => Mux25.IN1
IR[24] => Mux26.IN1
IR[24] => Mux27.IN1
IR[24] => Mux28.IN1
IR[24] => Mux29.IN1
IR[24] => Mux30.IN1
IR[24] => Mux31.IN1
IR[24] => Mux32.IN1
IR[24] => Mux33.IN1
IR[24] => Mux34.IN1
IR[24] => ADDR_REG.DATAB
IR[25] => Decoder1.IN0
IR[25] => Mux16.IN0
IR[25] => Mux17.IN0
IR[25] => Mux18.IN0
IR[25] => Mux19.IN0
IR[25] => Mux20.IN0
IR[25] => Mux21.IN0
IR[25] => Mux22.IN0
IR[25] => Mux23.IN0
IR[25] => Mux24.IN0
IR[25] => Mux25.IN0
IR[25] => Mux26.IN0
IR[25] => Mux27.IN0
IR[25] => Mux28.IN0
IR[25] => Mux29.IN0
IR[25] => Mux30.IN0
IR[25] => Mux31.IN0
IR[25] => Mux32.IN0
IR[25] => Mux33.IN0
IR[25] => Mux34.IN0
IR[25] => ADDR_REG.DATAB
IR[26] => always2.IN1
IR[27] => OPCD.DATAB
IR[27] => Equal0.IN4
IR[27] => Equal1.IN0
IR[27] => Equal2.IN4
IR[27] => Equal3.IN1
IR[27] => Equal4.IN4
IR[27] => Equal5.IN1
IR[27] => Equal6.IN4
IR[27] => Equal7.IN2
IR[27] => Equal8.IN4
IR[27] => Equal9.IN1
IR[27] => Equal10.IN4
IR[27] => Equal11.IN4
IR[27] => Equal12.IN2
IR[28] => OPCD.DATAB
IR[28] => Equal0.IN3
IR[28] => Equal1.IN4
IR[28] => Equal2.IN0
IR[28] => Equal3.IN0
IR[28] => Equal4.IN3
IR[28] => Equal5.IN4
IR[28] => Equal6.IN1
IR[28] => Equal7.IN1
IR[28] => Equal8.IN3
IR[28] => Equal9.IN4
IR[28] => Equal10.IN1
IR[28] => Equal11.IN3
IR[28] => Equal12.IN4
IR[29] => OPCD.DATAB
IR[29] => Equal0.IN2
IR[29] => Equal1.IN3
IR[29] => Equal2.IN3
IR[29] => Equal3.IN4
IR[29] => Equal4.IN0
IR[29] => Equal5.IN0
IR[29] => Equal6.IN0
IR[29] => Equal7.IN0
IR[29] => Equal8.IN2
IR[29] => Equal9.IN3
IR[29] => Equal10.IN3
IR[29] => Equal11.IN1
IR[29] => Equal12.IN1
IR[30] => OPCD.DATAB
IR[30] => Equal0.IN1
IR[30] => Equal1.IN2
IR[30] => Equal2.IN2
IR[30] => Equal3.IN3
IR[30] => Equal4.IN2
IR[30] => Equal5.IN3
IR[30] => Equal6.IN3
IR[30] => Equal7.IN4
IR[30] => Equal8.IN0
IR[30] => Equal9.IN0
IR[30] => Equal10.IN0
IR[30] => Equal11.IN0
IR[30] => Equal12.IN0
IR[31] => OPCD.DATAB
IR[31] => Equal0.IN0
IR[31] => Equal1.IN1
IR[31] => Equal2.IN1
IR[31] => Equal3.IN2
IR[31] => Equal4.IN1
IR[31] => Equal5.IN2
IR[31] => Equal6.IN2
IR[31] => Equal7.IN3
IR[31] => Equal8.IN1
IR[31] => Equal9.IN2
IR[31] => Equal10.IN2
IR[31] => Equal11.IN2
IR[31] => Equal12.IN3
NPC_IN[0] => NPC_OUT.DATAB
NPC_IN[1] => NPC_OUT.DATAB
NPC_IN[2] => NPC_OUT.DATAB
NPC_IN[3] => NPC_OUT.DATAB
NPC_IN[4] => NPC_OUT.DATAB
NPC_IN[5] => NPC_OUT.DATAB
NPC_IN[6] => NPC_OUT.DATAB
NPC_IN[7] => NPC_OUT.DATAB
NPC_IN[8] => NPC_OUT.DATAB
NPC_IN[9] => NPC_OUT.DATAB
NPC_IN[10] => NPC_OUT.DATAB
NPC_IN[11] => NPC_OUT.DATAB
NPC_IN[12] => NPC_OUT.DATAB
NPC_IN[13] => NPC_OUT.DATAB
NPC_IN[14] => NPC_OUT.DATAB
NPC_IN[15] => NPC_OUT.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => ARR_REG.DATAB
WB_OUT[0] => Mux50.IN10
WB_OUT[0] => Mux85.IN10
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => ARR_REG.DATAB
WB_OUT[1] => Mux49.IN10
WB_OUT[1] => Mux84.IN10
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => ARR_REG.DATAB
WB_OUT[2] => Mux48.IN10
WB_OUT[2] => Mux83.IN10
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => ARR_REG.DATAB
WB_OUT[3] => Mux47.IN10
WB_OUT[3] => Mux82.IN10
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => ARR_REG.DATAB
WB_OUT[4] => Mux46.IN10
WB_OUT[4] => Mux81.IN10
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => ARR_REG.DATAB
WB_OUT[5] => Mux45.IN10
WB_OUT[5] => Mux80.IN10
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => ARR_REG.DATAB
WB_OUT[6] => Mux44.IN10
WB_OUT[6] => Mux79.IN10
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => ARR_REG.DATAB
WB_OUT[7] => Mux43.IN10
WB_OUT[7] => Mux78.IN10
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => ARR_REG.DATAB
WB_OUT[8] => Mux42.IN10
WB_OUT[8] => Mux77.IN10
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => ARR_REG.DATAB
WB_OUT[9] => Mux41.IN10
WB_OUT[9] => Mux76.IN10
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => ARR_REG.DATAB
WB_OUT[10] => Mux40.IN10
WB_OUT[10] => Mux75.IN10
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => ARR_REG.DATAB
WB_OUT[11] => Mux39.IN10
WB_OUT[11] => Mux74.IN10
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => ARR_REG.DATAB
WB_OUT[12] => Mux38.IN10
WB_OUT[12] => Mux73.IN10
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => ARR_REG.DATAB
WB_OUT[13] => Mux37.IN10
WB_OUT[13] => Mux72.IN10
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => ARR_REG.DATAB
WB_OUT[14] => Mux36.IN10
WB_OUT[14] => Mux71.IN10
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => ARR_REG.DATAB
WB_OUT[15] => Mux35.IN10
WB_OUT[15] => Mux70.IN10
COND_WB => always1.IN0
RD_WB[0] => Mux0.IN4
RD_WB[0] => Mux1.IN4
RD_WB[0] => Mux2.IN4
RD_WB[0] => Mux3.IN4
RD_WB[0] => Mux4.IN4
RD_WB[0] => Mux5.IN4
RD_WB[0] => Mux6.IN4
RD_WB[0] => Mux7.IN4
RD_WB[0] => Mux8.IN4
RD_WB[0] => Mux9.IN4
RD_WB[0] => Mux10.IN4
RD_WB[0] => Mux11.IN4
RD_WB[0] => Mux12.IN4
RD_WB[0] => Mux13.IN4
RD_WB[0] => Mux14.IN4
RD_WB[0] => Mux15.IN4
RD_WB[0] => Decoder0.IN4
RD_WB[1] => Mux0.IN3
RD_WB[1] => Mux1.IN3
RD_WB[1] => Mux2.IN3
RD_WB[1] => Mux3.IN3
RD_WB[1] => Mux4.IN3
RD_WB[1] => Mux5.IN3
RD_WB[1] => Mux6.IN3
RD_WB[1] => Mux7.IN3
RD_WB[1] => Mux8.IN3
RD_WB[1] => Mux9.IN3
RD_WB[1] => Mux10.IN3
RD_WB[1] => Mux11.IN3
RD_WB[1] => Mux12.IN3
RD_WB[1] => Mux13.IN3
RD_WB[1] => Mux14.IN3
RD_WB[1] => Mux15.IN3
RD_WB[1] => Decoder0.IN3
RD_WB[2] => Mux0.IN2
RD_WB[2] => Mux1.IN2
RD_WB[2] => Mux2.IN2
RD_WB[2] => Mux3.IN2
RD_WB[2] => Mux4.IN2
RD_WB[2] => Mux5.IN2
RD_WB[2] => Mux6.IN2
RD_WB[2] => Mux7.IN2
RD_WB[2] => Mux8.IN2
RD_WB[2] => Mux9.IN2
RD_WB[2] => Mux10.IN2
RD_WB[2] => Mux11.IN2
RD_WB[2] => Mux12.IN2
RD_WB[2] => Mux13.IN2
RD_WB[2] => Mux14.IN2
RD_WB[2] => Mux15.IN2
RD_WB[2] => Decoder0.IN2
RD_WB[3] => Mux0.IN1
RD_WB[3] => Mux1.IN1
RD_WB[3] => Mux2.IN1
RD_WB[3] => Mux3.IN1
RD_WB[3] => Mux4.IN1
RD_WB[3] => Mux5.IN1
RD_WB[3] => Mux6.IN1
RD_WB[3] => Mux7.IN1
RD_WB[3] => Mux8.IN1
RD_WB[3] => Mux9.IN1
RD_WB[3] => Mux10.IN1
RD_WB[3] => Mux11.IN1
RD_WB[3] => Mux12.IN1
RD_WB[3] => Mux13.IN1
RD_WB[3] => Mux14.IN1
RD_WB[3] => Mux15.IN1
RD_WB[3] => Decoder0.IN1
RD_WB[4] => Mux0.IN0
RD_WB[4] => Mux1.IN0
RD_WB[4] => Mux2.IN0
RD_WB[4] => Mux3.IN0
RD_WB[4] => Mux4.IN0
RD_WB[4] => Mux5.IN0
RD_WB[4] => Mux6.IN0
RD_WB[4] => Mux7.IN0
RD_WB[4] => Mux8.IN0
RD_WB[4] => Mux9.IN0
RD_WB[4] => Mux10.IN0
RD_WB[4] => Mux11.IN0
RD_WB[4] => Mux12.IN0
RD_WB[4] => Mux13.IN0
RD_WB[4] => Mux14.IN0
RD_WB[4] => Mux15.IN0
RD_WB[4] => Decoder0.IN0
MEM_ACC_OUT[0] => Mux50.IN8
MEM_ACC_OUT[0] => Mux85.IN8
MEM_ACC_OUT[1] => Mux49.IN8
MEM_ACC_OUT[1] => Mux84.IN8
MEM_ACC_OUT[2] => Mux48.IN8
MEM_ACC_OUT[2] => Mux83.IN8
MEM_ACC_OUT[3] => Mux47.IN8
MEM_ACC_OUT[3] => Mux82.IN8
MEM_ACC_OUT[4] => Mux46.IN8
MEM_ACC_OUT[4] => Mux81.IN8
MEM_ACC_OUT[5] => Mux45.IN8
MEM_ACC_OUT[5] => Mux80.IN8
MEM_ACC_OUT[6] => Mux44.IN8
MEM_ACC_OUT[6] => Mux79.IN8
MEM_ACC_OUT[7] => Mux43.IN8
MEM_ACC_OUT[7] => Mux78.IN8
MEM_ACC_OUT[8] => Mux42.IN8
MEM_ACC_OUT[8] => Mux77.IN8
MEM_ACC_OUT[9] => Mux41.IN8
MEM_ACC_OUT[9] => Mux76.IN8
MEM_ACC_OUT[10] => Mux40.IN8
MEM_ACC_OUT[10] => Mux75.IN8
MEM_ACC_OUT[11] => Mux39.IN8
MEM_ACC_OUT[11] => Mux74.IN8
MEM_ACC_OUT[12] => Mux38.IN8
MEM_ACC_OUT[12] => Mux73.IN8
MEM_ACC_OUT[13] => Mux37.IN8
MEM_ACC_OUT[13] => Mux72.IN8
MEM_ACC_OUT[14] => Mux36.IN8
MEM_ACC_OUT[14] => Mux71.IN8
MEM_ACC_OUT[15] => Mux35.IN8
MEM_ACC_OUT[15] => Mux70.IN8
EXE_OUT[0] => Mux50.IN9
EXE_OUT[0] => Mux85.IN9
EXE_OUT[1] => Mux49.IN9
EXE_OUT[1] => Mux84.IN9
EXE_OUT[2] => Mux48.IN9
EXE_OUT[2] => Mux83.IN9
EXE_OUT[3] => Mux47.IN9
EXE_OUT[3] => Mux82.IN9
EXE_OUT[4] => Mux46.IN9
EXE_OUT[4] => Mux81.IN9
EXE_OUT[5] => Mux45.IN9
EXE_OUT[5] => Mux80.IN9
EXE_OUT[6] => Mux44.IN9
EXE_OUT[6] => Mux79.IN9
EXE_OUT[7] => Mux43.IN9
EXE_OUT[7] => Mux78.IN9
EXE_OUT[8] => Mux42.IN9
EXE_OUT[8] => Mux77.IN9
EXE_OUT[9] => Mux41.IN9
EXE_OUT[9] => Mux76.IN9
EXE_OUT[10] => Mux40.IN9
EXE_OUT[10] => Mux75.IN9
EXE_OUT[11] => Mux39.IN9
EXE_OUT[11] => Mux74.IN9
EXE_OUT[12] => Mux38.IN9
EXE_OUT[12] => Mux73.IN9
EXE_OUT[13] => Mux37.IN9
EXE_OUT[13] => Mux72.IN9
EXE_OUT[14] => Mux36.IN9
EXE_OUT[14] => Mux71.IN9
EXE_OUT[15] => Mux35.IN9
EXE_OUT[15] => Mux70.IN9
ADDR_REG[0] <= ADDR_REG.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG[1] <= ADDR_REG.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG[2] <= ADDR_REG.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG[3] <= ADDR_REG.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG[4] <= ADDR_REG.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipeproc|WriteBack:inst7
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[0] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[1] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[2] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[3] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[4] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
COND <= COND.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => DATA_OUT.DATAB
DATA_IN[1] => DATA_OUT.DATAB
DATA_IN[2] => DATA_OUT.DATAB
DATA_IN[3] => DATA_OUT.DATAB
DATA_IN[4] => DATA_OUT.DATAB
DATA_IN[5] => DATA_OUT.DATAB
DATA_IN[6] => DATA_OUT.DATAB
DATA_IN[7] => DATA_OUT.DATAB
DATA_IN[8] => DATA_OUT.DATAB
DATA_IN[9] => DATA_OUT.DATAB
DATA_IN[10] => DATA_OUT.DATAB
DATA_IN[11] => DATA_OUT.DATAB
DATA_IN[12] => DATA_OUT.DATAB
DATA_IN[13] => DATA_OUT.DATAB
DATA_IN[14] => DATA_OUT.DATAB
DATA_IN[15] => DATA_OUT.DATAB
OPCD_IN[0] => Equal0.IN4
OPCD_IN[0] => Equal1.IN0
OPCD_IN[0] => Equal2.IN4
OPCD_IN[0] => Equal3.IN1
OPCD_IN[0] => Equal4.IN4
OPCD_IN[0] => Equal5.IN1
OPCD_IN[0] => Equal6.IN4
OPCD_IN[0] => Equal7.IN2
OPCD_IN[0] => Equal8.IN1
OPCD_IN[1] => Equal0.IN3
OPCD_IN[1] => Equal1.IN4
OPCD_IN[1] => Equal2.IN0
OPCD_IN[1] => Equal3.IN0
OPCD_IN[1] => Equal4.IN3
OPCD_IN[1] => Equal5.IN4
OPCD_IN[1] => Equal6.IN1
OPCD_IN[1] => Equal7.IN1
OPCD_IN[1] => Equal8.IN4
OPCD_IN[2] => Equal0.IN2
OPCD_IN[2] => Equal1.IN3
OPCD_IN[2] => Equal2.IN3
OPCD_IN[2] => Equal3.IN4
OPCD_IN[2] => Equal4.IN0
OPCD_IN[2] => Equal5.IN0
OPCD_IN[2] => Equal6.IN0
OPCD_IN[2] => Equal7.IN0
OPCD_IN[2] => Equal8.IN3
OPCD_IN[3] => Equal0.IN1
OPCD_IN[3] => Equal1.IN2
OPCD_IN[3] => Equal2.IN2
OPCD_IN[3] => Equal3.IN3
OPCD_IN[3] => Equal4.IN2
OPCD_IN[3] => Equal5.IN3
OPCD_IN[3] => Equal6.IN3
OPCD_IN[3] => Equal7.IN4
OPCD_IN[3] => Equal8.IN0
OPCD_IN[4] => Equal0.IN0
OPCD_IN[4] => Equal1.IN1
OPCD_IN[4] => Equal2.IN1
OPCD_IN[4] => Equal3.IN2
OPCD_IN[4] => Equal4.IN1
OPCD_IN[4] => Equal5.IN2
OPCD_IN[4] => Equal6.IN2
OPCD_IN[4] => Equal7.IN3
OPCD_IN[4] => Equal8.IN2
ADDR_REG_IN[0] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[1] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[2] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[3] => ADDR_REG_OUT.DATAB
ADDR_REG_IN[4] => ADDR_REG_OUT.DATAB
OPT_BIT_IN => ~NO_FANOUT~
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => COND.OUTPUTSELECT
RST => NEXT_STATE.WRITE_BACK.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_0.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_1.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_2.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_3.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_4.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.IDLE.DATAIN
CLK => STATE~1.DATAIN
ESTADO[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipeproc|MA_WB:inst11
DATA_OUT_OUT[0] <= DATA_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[1] <= DATA_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[2] <= DATA_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[3] <= DATA_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[4] <= DATA_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[5] <= DATA_OUT_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[6] <= DATA_OUT_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[7] <= DATA_OUT_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[8] <= DATA_OUT_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[9] <= DATA_OUT_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[10] <= DATA_OUT_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[11] <= DATA_OUT_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[12] <= DATA_OUT_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[13] <= DATA_OUT_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[14] <= DATA_OUT_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_OUT[15] <= DATA_OUT_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[0] <= OPCD_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[1] <= OPCD_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[2] <= OPCD_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[3] <= OPCD_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[4] <= OPCD_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[0] <= ADDR_REG_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[1] <= ADDR_REG_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[2] <= ADDR_REG_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[3] <= ADDR_REG_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[4] <= ADDR_REG_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPT_BIT_OUT_OUT <= OPT_BIT_OUT_OUT$latch.DB_MAX_OUTPUT_PORT_TYPE
RESET_OUT <= RESET.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT_IN[0] => DATA_OUT.DATAB
DATA_OUT_IN[1] => DATA_OUT.DATAB
DATA_OUT_IN[2] => DATA_OUT.DATAB
DATA_OUT_IN[3] => DATA_OUT.DATAB
DATA_OUT_IN[4] => DATA_OUT.DATAB
DATA_OUT_IN[5] => DATA_OUT.DATAB
DATA_OUT_IN[6] => DATA_OUT.DATAB
DATA_OUT_IN[7] => DATA_OUT.DATAB
DATA_OUT_IN[8] => DATA_OUT.DATAB
DATA_OUT_IN[9] => DATA_OUT.DATAB
DATA_OUT_IN[10] => DATA_OUT.DATAB
DATA_OUT_IN[11] => DATA_OUT.DATAB
DATA_OUT_IN[12] => DATA_OUT.DATAB
DATA_OUT_IN[13] => DATA_OUT.DATAB
DATA_OUT_IN[14] => DATA_OUT.DATAB
DATA_OUT_IN[15] => DATA_OUT.DATAB
OPCD_OUT_IN[0] => OPCD_OUT.DATAB
OPCD_OUT_IN[1] => OPCD_OUT.DATAB
OPCD_OUT_IN[2] => OPCD_OUT.DATAB
OPCD_OUT_IN[3] => OPCD_OUT.DATAB
OPCD_OUT_IN[4] => OPCD_OUT.DATAB
ADDR_REG_OUT_IN[0] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[1] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[2] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[3] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[4] => ADDR_REG_OUT.DATAB
OPT_BIT_OUT_IN => OPT_BIT_OUT.DATAB
CLK => OPT_BIT_OUT.CLK
CLK => ADDR_REG_OUT[0].CLK
CLK => ADDR_REG_OUT[1].CLK
CLK => ADDR_REG_OUT[2].CLK
CLK => ADDR_REG_OUT[3].CLK
CLK => ADDR_REG_OUT[4].CLK
CLK => OPCD_OUT[0].CLK
CLK => OPCD_OUT[1].CLK
CLK => OPCD_OUT[2].CLK
CLK => OPCD_OUT[3].CLK
CLK => OPCD_OUT[4].CLK
CLK => DATA_OUT[0].CLK
CLK => DATA_OUT[1].CLK
CLK => DATA_OUT[2].CLK
CLK => DATA_OUT[3].CLK
CLK => DATA_OUT[4].CLK
CLK => DATA_OUT[5].CLK
CLK => DATA_OUT[6].CLK
CLK => DATA_OUT[7].CLK
CLK => DATA_OUT[8].CLK
CLK => DATA_OUT[9].CLK
CLK => DATA_OUT[10].CLK
CLK => DATA_OUT[11].CLK
CLK => DATA_OUT[12].CLK
CLK => DATA_OUT[13].CLK
CLK => DATA_OUT[14].CLK
CLK => DATA_OUT[15].CLK
CLK => RESET.CLK
CLK => STATE~1.DATAIN
RST => RESET.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => OPT_BIT_OUT.OUTPUTSELECT
RST => DATA_OUT_OUT[15]$latch.ACLR
RST => DATA_OUT_OUT[14]$latch.ACLR
RST => DATA_OUT_OUT[13]$latch.ACLR
RST => DATA_OUT_OUT[12]$latch.ACLR
RST => DATA_OUT_OUT[11]$latch.ACLR
RST => DATA_OUT_OUT[10]$latch.ACLR
RST => DATA_OUT_OUT[9]$latch.ACLR
RST => DATA_OUT_OUT[8]$latch.ACLR
RST => DATA_OUT_OUT[7]$latch.ACLR
RST => DATA_OUT_OUT[6]$latch.ACLR
RST => DATA_OUT_OUT[5]$latch.ACLR
RST => DATA_OUT_OUT[4]$latch.ACLR
RST => DATA_OUT_OUT[3]$latch.ACLR
RST => DATA_OUT_OUT[2]$latch.ACLR
RST => DATA_OUT_OUT[1]$latch.ACLR
RST => DATA_OUT_OUT[0]$latch.ACLR
RST => OPCD_OUT_OUT[4]$latch.ACLR
RST => OPCD_OUT_OUT[3]$latch.ACLR
RST => OPCD_OUT_OUT[2]$latch.ACLR
RST => OPCD_OUT_OUT[1]$latch.ACLR
RST => OPCD_OUT_OUT[0]$latch.ACLR
RST => ADDR_REG_OUT_OUT[4]$latch.ACLR
RST => ADDR_REG_OUT_OUT[3]$latch.ACLR
RST => ADDR_REG_OUT_OUT[2]$latch.ACLR
RST => ADDR_REG_OUT_OUT[1]$latch.ACLR
RST => ADDR_REG_OUT_OUT[0]$latch.ACLR
RST => OPT_BIT_OUT_OUT$latch.ACLR
RST => NEXT_STATE.WAIT_1.OUTPUTSELECT
RST => NEXT_STATE.WAIT_2.OUTPUTSELECT
RST => NEXT_STATE.WAIT_3.OUTPUTSELECT
RST => NEXT_STATE.WAIT_4.OUTPUTSELECT
RST => NEXT_STATE.WAIT_5.OUTPUTSELECT
RST => NEXT_STATE.WAIT_6.OUTPUTSELECT
RST => NEXT_STATE.WAIT_7.OUTPUTSELECT
RST => NEXT_STATE.WAIT_8.OUTPUTSELECT
RST => NEXT_STATE.WAIT_9.OUTPUTSELECT
RST => NEXT_STATE.GET_DATA.OUTPUTSELECT
RST => NEXT_STATE.PREPARE_DATA.OUTPUTSELECT
RST => NEXT_STATE.WAIT_12.OUTPUTSELECT
RST => STATE.IDLE.DATAIN


|pipeproc|MemAcc:inst16
DATA_OUT[0] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[0] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[1] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[2] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[3] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[4] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[5] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[6] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[7] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[8] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
MEM_DATA_ADDR[9] <= MEM_DATA_ADDR.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[0] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[1] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[2] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[3] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT[4] <= OPCD_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[0] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[1] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[2] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[3] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT[4] <= ADDR_REG_OUT.DB_MAX_OUTPUT_PORT_TYPE
OPT_BIT_OUT <= OPT_BIT_OUT.DB_MAX_OUTPUT_PORT_TYPE
WRITE_ENABLE <= WRITE_ENABLE$latch.DB_MAX_OUTPUT_PORT_TYPE
MEM_CLK <= MEM_CLK.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[0] => DATA.DATAA
ALU_OUT[0] => MEM_DATA_ADDR.DATAA
ALU_OUT[1] => DATA.DATAA
ALU_OUT[1] => MEM_DATA_ADDR.DATAA
ALU_OUT[2] => DATA.DATAA
ALU_OUT[2] => MEM_DATA_ADDR.DATAA
ALU_OUT[3] => DATA.DATAA
ALU_OUT[3] => MEM_DATA_ADDR.DATAA
ALU_OUT[4] => DATA.DATAA
ALU_OUT[4] => MEM_DATA_ADDR.DATAA
ALU_OUT[5] => DATA.DATAA
ALU_OUT[5] => MEM_DATA_ADDR.DATAA
ALU_OUT[6] => DATA.DATAA
ALU_OUT[6] => MEM_DATA_ADDR.DATAA
ALU_OUT[7] => DATA.DATAA
ALU_OUT[7] => MEM_DATA_ADDR.DATAA
ALU_OUT[8] => DATA.DATAA
ALU_OUT[8] => MEM_DATA_ADDR.DATAA
ALU_OUT[9] => DATA.DATAA
ALU_OUT[9] => MEM_DATA_ADDR.DATAA
ALU_OUT[10] => DATA.DATAA
ALU_OUT[11] => DATA.DATAA
ALU_OUT[12] => DATA.DATAA
ALU_OUT[13] => DATA.DATAA
ALU_OUT[14] => DATA.DATAA
ALU_OUT[15] => DATA.DATAA
MEM_DATA[0] => DATA.DATAB
MEM_DATA[1] => DATA.DATAB
MEM_DATA[2] => DATA.DATAB
MEM_DATA[3] => DATA.DATAB
MEM_DATA[4] => DATA.DATAB
MEM_DATA[5] => DATA.DATAB
MEM_DATA[6] => DATA.DATAB
MEM_DATA[7] => DATA.DATAB
MEM_DATA[8] => DATA.DATAB
MEM_DATA[9] => DATA.DATAB
MEM_DATA[10] => DATA.DATAB
MEM_DATA[11] => DATA.DATAB
MEM_DATA[12] => DATA.DATAB
MEM_DATA[13] => DATA.DATAB
MEM_DATA[14] => DATA.DATAB
MEM_DATA[15] => DATA.DATAB
OPCD_IN[0] => OPCD_OUT.DATAA
OPCD_IN[0] => Equal0.IN4
OPCD_IN[0] => Equal1.IN0
OPCD_IN[1] => OPCD_OUT.DATAA
OPCD_IN[1] => Equal0.IN3
OPCD_IN[1] => Equal1.IN4
OPCD_IN[2] => OPCD_OUT.DATAA
OPCD_IN[2] => Equal0.IN2
OPCD_IN[2] => Equal1.IN3
OPCD_IN[3] => OPCD_OUT.DATAA
OPCD_IN[3] => Equal0.IN1
OPCD_IN[3] => Equal1.IN2
OPCD_IN[4] => OPCD_OUT.DATAA
OPCD_IN[4] => Equal0.IN0
OPCD_IN[4] => Equal1.IN1
ADDR_REG_IN[0] => ADDR_REG_OUT.DATAA
ADDR_REG_IN[1] => ADDR_REG_OUT.DATAA
ADDR_REG_IN[2] => ADDR_REG_OUT.DATAA
ADDR_REG_IN[3] => ADDR_REG_OUT.DATAA
ADDR_REG_IN[4] => ADDR_REG_OUT.DATAA
OPT_BIT_IN => always1.IN1
OPT_BIT_IN => always2.IN1
OPT_BIT_IN => OPT_BIT_OUT.DATAA
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => DATA_OUT.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => MEM_DATA_ADDR.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => OPT_BIT_OUT.OUTPUTSELECT
RST => MEM_CLK.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => DATA.OUTPUTSELECT
RST => NEXT_STATE.PREPARE_READ.OUTPUTSELECT
RST => NEXT_STATE.READ_CLOCK.OUTPUTSELECT
RST => NEXT_STATE.READ.OUTPUTSELECT
RST => NEXT_STATE.PREPARE_WRITE.OUTPUTSELECT
RST => NEXT_STATE.WRITE.OUTPUTSELECT
RST => NEXT_STATE.VAZIO_0.OUTPUTSELECT
RST => WRITE_ENABLE$latch.ACLR
RST => STATE.IDLE.DATAIN
CLK => DATA[0].CLK
CLK => DATA[1].CLK
CLK => DATA[2].CLK
CLK => DATA[3].CLK
CLK => DATA[4].CLK
CLK => DATA[5].CLK
CLK => DATA[6].CLK
CLK => DATA[7].CLK
CLK => DATA[8].CLK
CLK => DATA[9].CLK
CLK => DATA[10].CLK
CLK => DATA[11].CLK
CLK => DATA[12].CLK
CLK => DATA[13].CLK
CLK => DATA[14].CLK
CLK => DATA[15].CLK
CLK => STATE~1.DATAIN
ESTADO[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ESTADO[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipeproc|EX_MA:inst10
ALU_OUT_OUT[0] <= ALU_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[1] <= ALU_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[2] <= ALU_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[3] <= ALU_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[4] <= ALU_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[5] <= ALU_OUT_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[6] <= ALU_OUT_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[7] <= ALU_OUT_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[8] <= ALU_OUT_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[9] <= ALU_OUT_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[10] <= ALU_OUT_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[11] <= ALU_OUT_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[12] <= ALU_OUT_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[13] <= ALU_OUT_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[14] <= ALU_OUT_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_OUT[15] <= ALU_OUT_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[0] <= OPCD_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[1] <= OPCD_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[2] <= OPCD_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[3] <= OPCD_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPCD_OUT_OUT[4] <= OPCD_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[0] <= ADDR_REG_OUT_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[1] <= ADDR_REG_OUT_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[2] <= ADDR_REG_OUT_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[3] <= ADDR_REG_OUT_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR_REG_OUT_OUT[4] <= ADDR_REG_OUT_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OPT_BIT_OUT_OUT <= OPT_BIT_OUT_OUT$latch.DB_MAX_OUTPUT_PORT_TYPE
RESET_OUT <= RESET.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_IN[0] => ALU_OUT.DATAB
ALU_OUT_IN[1] => ALU_OUT.DATAB
ALU_OUT_IN[2] => ALU_OUT.DATAB
ALU_OUT_IN[3] => ALU_OUT.DATAB
ALU_OUT_IN[4] => ALU_OUT.DATAB
ALU_OUT_IN[5] => ALU_OUT.DATAB
ALU_OUT_IN[6] => ALU_OUT.DATAB
ALU_OUT_IN[7] => ALU_OUT.DATAB
ALU_OUT_IN[8] => ALU_OUT.DATAB
ALU_OUT_IN[9] => ALU_OUT.DATAB
ALU_OUT_IN[10] => ALU_OUT.DATAB
ALU_OUT_IN[11] => ALU_OUT.DATAB
ALU_OUT_IN[12] => ALU_OUT.DATAB
ALU_OUT_IN[13] => ALU_OUT.DATAB
ALU_OUT_IN[14] => ALU_OUT.DATAB
ALU_OUT_IN[15] => ALU_OUT.DATAB
OPCD_OUT_IN[0] => OPCD_OUT.DATAB
OPCD_OUT_IN[1] => OPCD_OUT.DATAB
OPCD_OUT_IN[2] => OPCD_OUT.DATAB
OPCD_OUT_IN[3] => OPCD_OUT.DATAB
OPCD_OUT_IN[4] => OPCD_OUT.DATAB
ADDR_REG_OUT_IN[0] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[1] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[2] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[3] => ADDR_REG_OUT.DATAB
ADDR_REG_OUT_IN[4] => ADDR_REG_OUT.DATAB
OPT_BIT_OUT_IN => OPT_BIT_OUT.DATAB
CLK => OPT_BIT_OUT.CLK
CLK => ADDR_REG_OUT[0].CLK
CLK => ADDR_REG_OUT[1].CLK
CLK => ADDR_REG_OUT[2].CLK
CLK => ADDR_REG_OUT[3].CLK
CLK => ADDR_REG_OUT[4].CLK
CLK => OPCD_OUT[0].CLK
CLK => OPCD_OUT[1].CLK
CLK => OPCD_OUT[2].CLK
CLK => OPCD_OUT[3].CLK
CLK => OPCD_OUT[4].CLK
CLK => ALU_OUT[0].CLK
CLK => ALU_OUT[1].CLK
CLK => ALU_OUT[2].CLK
CLK => ALU_OUT[3].CLK
CLK => ALU_OUT[4].CLK
CLK => ALU_OUT[5].CLK
CLK => ALU_OUT[6].CLK
CLK => ALU_OUT[7].CLK
CLK => ALU_OUT[8].CLK
CLK => ALU_OUT[9].CLK
CLK => ALU_OUT[10].CLK
CLK => ALU_OUT[11].CLK
CLK => ALU_OUT[12].CLK
CLK => ALU_OUT[13].CLK
CLK => ALU_OUT[14].CLK
CLK => ALU_OUT[15].CLK
CLK => RESET.CLK
CLK => STATE~1.DATAIN
RST => RESET.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => STATE.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => ALU_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => OPCD_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => ADDR_REG_OUT.OUTPUTSELECT
RST => OPT_BIT_OUT.OUTPUTSELECT
RST => ALU_OUT_OUT[15]$latch.ACLR
RST => ALU_OUT_OUT[14]$latch.ACLR
RST => ALU_OUT_OUT[13]$latch.ACLR
RST => ALU_OUT_OUT[12]$latch.ACLR
RST => ALU_OUT_OUT[11]$latch.ACLR
RST => ALU_OUT_OUT[10]$latch.ACLR
RST => ALU_OUT_OUT[9]$latch.ACLR
RST => ALU_OUT_OUT[8]$latch.ACLR
RST => ALU_OUT_OUT[7]$latch.ACLR
RST => ALU_OUT_OUT[6]$latch.ACLR
RST => ALU_OUT_OUT[5]$latch.ACLR
RST => ALU_OUT_OUT[4]$latch.ACLR
RST => ALU_OUT_OUT[3]$latch.ACLR
RST => ALU_OUT_OUT[2]$latch.ACLR
RST => ALU_OUT_OUT[1]$latch.ACLR
RST => ALU_OUT_OUT[0]$latch.ACLR
RST => OPCD_OUT_OUT[4]$latch.ACLR
RST => OPCD_OUT_OUT[3]$latch.ACLR
RST => OPCD_OUT_OUT[2]$latch.ACLR
RST => OPCD_OUT_OUT[1]$latch.ACLR
RST => OPCD_OUT_OUT[0]$latch.ACLR
RST => ADDR_REG_OUT_OUT[4]$latch.ACLR
RST => ADDR_REG_OUT_OUT[3]$latch.ACLR
RST => ADDR_REG_OUT_OUT[2]$latch.ACLR
RST => ADDR_REG_OUT_OUT[1]$latch.ACLR
RST => ADDR_REG_OUT_OUT[0]$latch.ACLR
RST => OPT_BIT_OUT_OUT$latch.ACLR
RST => NEXT_STATE.WAIT_1.OUTPUTSELECT
RST => NEXT_STATE.WAIT_2.OUTPUTSELECT
RST => NEXT_STATE.WAIT_3.OUTPUTSELECT
RST => NEXT_STATE.WAIT_4.OUTPUTSELECT
RST => NEXT_STATE.WAIT_5.OUTPUTSELECT
RST => NEXT_STATE.WAIT_6.OUTPUTSELECT
RST => NEXT_STATE.WAIT_7.OUTPUTSELECT
RST => NEXT_STATE.WAIT_8.OUTPUTSELECT
RST => NEXT_STATE.WAIT_9.OUTPUTSELECT
RST => NEXT_STATE.GET_DATA.OUTPUTSELECT
RST => NEXT_STATE.PREPARE_DATA.OUTPUTSELECT
RST => NEXT_STATE.WAIT_12.OUTPUTSELECT
RST => STATE.IDLE.DATAIN


|pipeproc|seg_programa:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_eif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_eif1:auto_generated.data_a[0]
data_a[1] => altsyncram_eif1:auto_generated.data_a[1]
data_a[2] => altsyncram_eif1:auto_generated.data_a[2]
data_a[3] => altsyncram_eif1:auto_generated.data_a[3]
data_a[4] => altsyncram_eif1:auto_generated.data_a[4]
data_a[5] => altsyncram_eif1:auto_generated.data_a[5]
data_a[6] => altsyncram_eif1:auto_generated.data_a[6]
data_a[7] => altsyncram_eif1:auto_generated.data_a[7]
data_a[8] => altsyncram_eif1:auto_generated.data_a[8]
data_a[9] => altsyncram_eif1:auto_generated.data_a[9]
data_a[10] => altsyncram_eif1:auto_generated.data_a[10]
data_a[11] => altsyncram_eif1:auto_generated.data_a[11]
data_a[12] => altsyncram_eif1:auto_generated.data_a[12]
data_a[13] => altsyncram_eif1:auto_generated.data_a[13]
data_a[14] => altsyncram_eif1:auto_generated.data_a[14]
data_a[15] => altsyncram_eif1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_eif1:auto_generated.address_a[0]
address_a[1] => altsyncram_eif1:auto_generated.address_a[1]
address_a[2] => altsyncram_eif1:auto_generated.address_a[2]
address_a[3] => altsyncram_eif1:auto_generated.address_a[3]
address_a[4] => altsyncram_eif1:auto_generated.address_a[4]
address_a[5] => altsyncram_eif1:auto_generated.address_a[5]
address_a[6] => altsyncram_eif1:auto_generated.address_a[6]
address_a[7] => altsyncram_eif1:auto_generated.address_a[7]
address_a[8] => altsyncram_eif1:auto_generated.address_a[8]
address_a[9] => altsyncram_eif1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_eif1:auto_generated.q_a[0]
q_a[1] <= altsyncram_eif1:auto_generated.q_a[1]
q_a[2] <= altsyncram_eif1:auto_generated.q_a[2]
q_a[3] <= altsyncram_eif1:auto_generated.q_a[3]
q_a[4] <= altsyncram_eif1:auto_generated.q_a[4]
q_a[5] <= altsyncram_eif1:auto_generated.q_a[5]
q_a[6] <= altsyncram_eif1:auto_generated.q_a[6]
q_a[7] <= altsyncram_eif1:auto_generated.q_a[7]
q_a[8] <= altsyncram_eif1:auto_generated.q_a[8]
q_a[9] <= altsyncram_eif1:auto_generated.q_a[9]
q_a[10] <= altsyncram_eif1:auto_generated.q_a[10]
q_a[11] <= altsyncram_eif1:auto_generated.q_a[11]
q_a[12] <= altsyncram_eif1:auto_generated.q_a[12]
q_a[13] <= altsyncram_eif1:auto_generated.q_a[13]
q_a[14] <= altsyncram_eif1:auto_generated.q_a[14]
q_a[15] <= altsyncram_eif1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


