
NRF24_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ab4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08007bc8  08007bc8  00008bc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f84  08007f84  000091dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f84  08007f84  00008f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f8c  08007f8c  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f8c  08007f8c  00008f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f90  08007f90  00008f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08007f94  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001dc  08008170  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  08008170  000094dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef15  00000000  00000000  00009205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf4  00000000  00000000  0001811a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f48  00000000  00000000  0001ad10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba5  00000000  00000000  0001bc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019883  00000000  00000000  0001c7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001145b  00000000  00000000  00036080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d042  00000000  00000000  000474db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d451d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005020  00000000  00000000  000d4560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000d9580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007bac 	.word	0x08007bac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007bac 	.word	0x08007bac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspi1;


void csn_high(void){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2108      	movs	r1, #8
 8000f4c:	4802      	ldr	r0, [pc, #8]	@ (8000f58 <csn_high+0x14>)
 8000f4e:	f001 fee9 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40010800 	.word	0x40010800

08000f5c <csn_low>:

void csn_low(void){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2108      	movs	r1, #8
 8000f64:	4802      	ldr	r0, [pc, #8]	@ (8000f70 <csn_low+0x14>)
 8000f66:	f001 fedd 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40010800 	.word	0x40010800

08000f74 <ce_high>:

void ce_high(void){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	4802      	ldr	r0, [pc, #8]	@ (8000f88 <ce_high+0x14>)
 8000f7e:	f001 fed1 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40010800 	.word	0x40010800

08000f8c <ce_low>:

void ce_low(void){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2110      	movs	r1, #16
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <ce_low+0x14>)
 8000f96:	f001 fec5 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40010800 	.word	0x40010800

08000fa4 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	f043 0320 	orr.w	r3, r3, #32
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000fbe:	f7ff ffcd 	bl	8000f5c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8000fc2:	f107 010f 	add.w	r1, r7, #15
 8000fc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4808      	ldr	r0, [pc, #32]	@ (8000ff0 <nrf24_w_reg+0x4c>)
 8000fce:	f002 fb69 	bl	80036a4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fda:	6839      	ldr	r1, [r7, #0]
 8000fdc:	4804      	ldr	r0, [pc, #16]	@ (8000ff0 <nrf24_w_reg+0x4c>)
 8000fde:	f002 fb61 	bl	80036a4 <HAL_SPI_Transmit>

	csn_high();
 8000fe2:	f7ff ffaf 	bl	8000f44 <csn_high>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	2000027c 	.word	0x2000027c

08000ff4 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	73bb      	strb	r3, [r7, #14]

	csn_low();
 800100c:	f7ff ffa6 	bl	8000f5c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8001010:	f107 010f 	add.w	r1, r7, #15
 8001014:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001018:	2201      	movs	r2, #1
 800101a:	4809      	ldr	r0, [pc, #36]	@ (8001040 <nrf24_r_reg+0x4c>)
 800101c:	f002 fb42 	bl	80036a4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 8001020:	79bb      	ldrb	r3, [r7, #6]
 8001022:	b29a      	uxth	r2, r3
 8001024:	f107 010e 	add.w	r1, r7, #14
 8001028:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102c:	4804      	ldr	r0, [pc, #16]	@ (8001040 <nrf24_r_reg+0x4c>)
 800102e:	f002 fc7d 	bl	800392c <HAL_SPI_Receive>

	csn_high();
 8001032:	f7ff ff87 	bl	8000f44 <csn_high>

	return data;
 8001036:	7bbb      	ldrb	r3, [r7, #14]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	2000027c 	.word	0x2000027c

08001044 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800104e:	1df9      	adds	r1, r7, #7
 8001050:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001054:	2201      	movs	r2, #1
 8001056:	4803      	ldr	r0, [pc, #12]	@ (8001064 <nrf24_w_spec_cmd+0x20>)
 8001058:	f002 fb24 	bl	80036a4 <HAL_SPI_Transmit>
}
 800105c:	bf00      	nop
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2000027c 	.word	0x2000027c

08001068 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8001072:	2101      	movs	r1, #1
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff ffbd 	bl	8000ff4 <nrf24_r_reg>
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f043 0302 	orr.w	r3, r3, #2
 8001084:	b2db      	uxtb	r3, r3
 8001086:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	2000      	movs	r0, #0
 8001090:	f7ff ff88 	bl	8000fa4 <nrf24_w_reg>
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 80010aa:	2101      	movs	r1, #1
 80010ac:	2006      	movs	r0, #6
 80010ae:	f7ff ffa1 	bl	8000ff4 <nrf24_r_reg>
 80010b2:	4603      	mov	r3, r0
 80010b4:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 80010c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	b25a      	sxtb	r2, r3
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 80010d4:	f107 030f 	add.w	r3, r7, #15
 80010d8:	2201      	movs	r2, #1
 80010da:	4619      	mov	r1, r3
 80010dc:	2006      	movs	r0, #6
 80010de:	f7ff ff61 	bl	8000fa4 <nrf24_w_reg>
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 80010f8:	2101      	movs	r1, #1
 80010fa:	2006      	movs	r0, #6
 80010fc:	f7ff ff7a 	bl	8000ff4 <nrf24_r_reg>
 8001100:	4603      	mov	r3, r0
 8001102:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d105      	bne.n	8001120 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	b2db      	uxtb	r3, r3
 800111c:	73fb      	strb	r3, [r7, #15]
 800111e:	e007      	b.n	8001130 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	2b02      	cmp	r3, #2
 8001124:	d104      	bne.n	8001130 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	f043 0320 	orr.w	r3, r3, #32
 800112c:	b2db      	uxtb	r3, r3
 800112e:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8001130:	f107 030f 	add.w	r3, r7, #15
 8001134:	2201      	movs	r2, #1
 8001136:	4619      	mov	r1, r3
 8001138:	2006      	movs	r0, #6
 800113a:	f7ff ff33 	bl	8000fa4 <nrf24_w_reg>
}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8001150:	1dfb      	adds	r3, r7, #7
 8001152:	2201      	movs	r2, #1
 8001154:	4619      	mov	r1, r3
 8001156:	2005      	movs	r0, #5
 8001158:	f7ff ff24 	bl	8000fa4 <nrf24_w_reg>
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	nrf24_w_reg(TX_ADDR, addr, 5);
 800116c:	2205      	movs	r2, #5
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	2010      	movs	r0, #16
 8001172:	f7ff ff17 	bl	8000fa4 <nrf24_w_reg>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <nrf24_set_addr_width>:
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_set_addr_width(uint8_t bytes){
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	3b02      	subs	r3, #2
 800118c:	b2db      	uxtb	r3, r3
 800118e:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8001190:	1dfb      	adds	r3, r7, #7
 8001192:	2201      	movs	r2, #1
 8001194:	4619      	mov	r1, r3
 8001196:	2003      	movs	r0, #3
 8001198:	f7ff ff04 	bl	8000fa4 <nrf24_w_reg>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	csn_low();
 80011a8:	f7ff fed8 	bl	8000f5c <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 80011ac:	20e1      	movs	r0, #225	@ 0xe1
 80011ae:	f7ff ff49 	bl	8001044 <nrf24_w_spec_cmd>
	csn_high();
 80011b2:	f7ff fec7 	bl	8000f44 <csn_high>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}

080011ba <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 80011ba:	b580      	push	{r7, lr}
 80011bc:	af00      	add	r7, sp, #0
	csn_low();
 80011be:	f7ff fecd 	bl	8000f5c <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 80011c2:	20e2      	movs	r0, #226	@ 0xe2
 80011c4:	f7ff ff3e 	bl	8001044 <nrf24_w_spec_cmd>
	csn_high();
 80011c8:	f7ff febc 	bl	8000f44 <csn_high>
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 80011da:	23ff      	movs	r3, #255	@ 0xff
 80011dc:	71bb      	strb	r3, [r7, #6]

	csn_low();
 80011de:	f7ff febd 	bl	8000f5c <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 80011e2:	1dfa      	adds	r2, r7, #7
 80011e4:	1db9      	adds	r1, r7, #6
 80011e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	4805      	ldr	r0, [pc, #20]	@ (8001204 <nrf24_r_status+0x34>)
 80011f0:	f002 fcb5 	bl	8003b5e <HAL_SPI_TransmitReceive>
	csn_high();
 80011f4:	f7ff fea6 	bl	8000f44 <csn_high>

	return data;
 80011f8:	79fb      	ldrb	r3, [r7, #7]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000027c 	.word	0x2000027c

08001208 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001212:	f7ff ffdd 	bl	80011d0 <nrf24_r_status>
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001220:	b2db      	uxtb	r3, r3
 8001222:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8001224:	1dfb      	adds	r3, r7, #7
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	2007      	movs	r0, #7
 800122c:	f7ff feba 	bl	8000fa4 <nrf24_w_reg>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001242:	f7ff ffc5 	bl	80011d0 <nrf24_r_status>
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	f043 0320 	orr.w	r3, r3, #32
 8001250:	b2db      	uxtb	r3, r3
 8001252:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8001254:	1dfb      	adds	r3, r7, #7
 8001256:	2201      	movs	r2, #1
 8001258:	4619      	mov	r1, r3
 800125a:	2007      	movs	r0, #7
 800125c:	f7ff fea2 	bl	8000fa4 <nrf24_w_reg>
}
 8001260:	bf00      	nop
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001272:	f7ff ffad 	bl	80011d0 <nrf24_r_status>
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	f043 0310 	orr.w	r3, r3, #16
 8001280:	b2db      	uxtb	r3, r3
 8001282:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8001284:	1dfb      	adds	r3, r7, #7
 8001286:	2201      	movs	r2, #1
 8001288:	4619      	mov	r1, r3
 800128a:	2007      	movs	r0, #7
 800128c:	f7ff fe8a 	bl	8000fa4 <nrf24_w_reg>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <nrf24_stop_listen>:
	nrf24_w_reg(CONFIG, &data, 1);

	ce_high();
}

void nrf24_stop_listen(void){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 80012a2:	2101      	movs	r1, #1
 80012a4:	2000      	movs	r0, #0
 80012a6:	f7ff fea5 	bl	8000ff4 <nrf24_r_reg>
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]

	data &= ~(1 << PRIM_RX);
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	f023 0301 	bic.w	r3, r3, #1
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80012b8:	1dfb      	adds	r3, r7, #7
 80012ba:	2201      	movs	r2, #1
 80012bc:	4619      	mov	r1, r3
 80012be:	2000      	movs	r0, #0
 80012c0:	f7ff fe70 	bl	8000fa4 <nrf24_w_reg>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <nrf24_transmit>:

	return out;
}


uint8_t nrf24_transmit(uint8_t *data, uint8_t size){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	70fb      	strb	r3, [r7, #3]

	ce_low();
 80012d8:	f7ff fe58 	bl	8000f8c <ce_low>

	uint8_t cmd = W_TX_PAYLOAD;
 80012dc:	23a0      	movs	r3, #160	@ 0xa0
 80012de:	73fb      	strb	r3, [r7, #15]

	csn_low();
 80012e0:	f7ff fe3c 	bl	8000f5c <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80012e4:	f107 010f 	add.w	r1, r7, #15
 80012e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ec:	2201      	movs	r2, #1
 80012ee:	4813      	ldr	r0, [pc, #76]	@ (800133c <nrf24_transmit+0x70>)
 80012f0:	f002 f9d8 	bl	80036a4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	480f      	ldr	r0, [pc, #60]	@ (800133c <nrf24_transmit+0x70>)
 8001300:	f002 f9d0 	bl	80036a4 <HAL_SPI_Transmit>
	csn_high();
 8001304:	f7ff fe1e 	bl	8000f44 <csn_high>

	ce_high();
 8001308:	f7ff fe34 	bl	8000f74 <ce_high>
	HAL_Delay(1);
 800130c:	2001      	movs	r0, #1
 800130e:	f001 f9db 	bl	80026c8 <HAL_Delay>
	ce_low();
 8001312:	f7ff fe3b 	bl	8000f8c <ce_low>

	if(nrf24_r_status() & (1 << MAX_RT)){
 8001316:	f7ff ff5b 	bl	80011d0 <nrf24_r_status>
 800131a:	4603      	mov	r3, r0
 800131c:	f003 0310 	and.w	r3, r3, #16
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <nrf24_transmit+0x64>
		nrf24_clear_max_rt();
 8001324:	f7ff ffa0 	bl	8001268 <nrf24_clear_max_rt>
		nrf24_flush_tx();
 8001328:	f7ff ff3c 	bl	80011a4 <nrf24_flush_tx>
		return 1;
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <nrf24_transmit+0x66>
	}

	return 0;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000027c 	.word	0x2000027c

08001340 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 8001344:	f7ff fe90 	bl	8001068 <nrf24_pwr_up>

	nrf24_flush_tx();
 8001348:	f7ff ff2c 	bl	80011a4 <nrf24_flush_tx>
	nrf24_flush_rx();
 800134c:	f7ff ff35 	bl	80011ba <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8001350:	f7ff ff5a 	bl	8001208 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 8001354:	f7ff ff70 	bl	8001238 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8001358:	f7ff ff86 	bl	8001268 <nrf24_clear_max_rt>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <ds18b20_init>:
 * @param[in] handle: Pointer to the ds18b20 handle to initialize.
 * @param[in] init: Pointer to initialization data (GPIO, pin, timer, callback).
 * @retval None
 */
void ds18b20_init(ds18b20_t *handle, ow_init_t *init)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
  assert_param(handle != NULL);
  assert_param(init != NULL);

  /* Set Default value after power-up */
  handle->cnv_time = DS18B20_CNV_TIM_12;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001370:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  /* Initialize one-wire */
  ow_init(&handle->ow, init);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6839      	ldr	r1, [r7, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f000 fb0d 	bl	8001998 <ow_init>
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <ds18b20_last_error>:
 * @brief Get the last ds18b20 error.
 * @param[in] handle: Pointer to the ds18b20 handle.
 * @retval Last error code (ow_err_t)
 */
__INLINE ow_err_t ds18b20_last_error(ds18b20_t *handle)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);
  return ow_last_error(&handle->ow);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fda0 	bl	8001ed6 <ow_last_error>
 8001396:	4603      	mov	r3, r0
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <ds18b20_cnv>:
 * @brief Send Start Conversation to All Devices.
 * @param[in] handle: Pointer to the ds18b20 handle.
 * @retval Last error code (ow_err_t)
 */
ow_err_t ds18b20_cnv(ds18b20_t *handle)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Save Start time */
  handle->time = HAL_GetTick();
 80013a8:	f001 f984 	bl	80026b4 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Send Command */
  return ow_xfer(&handle->ow, DS18B20_CMD_CONV, NULL, 0, 0);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	2300      	movs	r3, #0
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	2300      	movs	r3, #0
 80013ba:	2200      	movs	r2, #0
 80013bc:	2144      	movs	r1, #68	@ 0x44
 80013be:	f000 fd96 	bl	8001eee <ow_xfer>
 80013c2:	4603      	mov	r3, r0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <ds18b20_conf>:
 * @param[in] handle: Pointer to the ds18b20 handle.
 * @param[in] config: Pointer to New configuration.
 * @retval Last error code (ow_err_t)
 */
ow_err_t ds18b20_conf(ds18b20_t *handle, ds18b20_config_t *config)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint8_t w_data[3];
  /* base config for 12-bit */
  uint8_t conf_reg = 0x7F;
 80013d6:	237f      	movs	r3, #127	@ 0x7f
 80013d8:	73fb      	strb	r3, [r7, #15]

  assert_param(handle != NULL);
  assert_param(config != NULL);

  switch (config->cnv_bit)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	789b      	ldrb	r3, [r3, #2]
 80013de:	2b0b      	cmp	r3, #11
 80013e0:	d014      	beq.n	800140c <ds18b20_conf+0x40>
 80013e2:	2b0b      	cmp	r3, #11
 80013e4:	dc1a      	bgt.n	800141c <ds18b20_conf+0x50>
 80013e6:	2b09      	cmp	r3, #9
 80013e8:	d002      	beq.n	80013f0 <ds18b20_conf+0x24>
 80013ea:	2b0a      	cmp	r3, #10
 80013ec:	d007      	beq.n	80013fe <ds18b20_conf+0x32>
 80013ee:	e015      	b.n	800141c <ds18b20_conf+0x50>
  {
    case DS18B20_CNV_BIT_9:
      conf_reg = 0x1F;
 80013f0:	231f      	movs	r3, #31
 80013f2:	73fb      	strb	r3, [r7, #15]
      handle->cnv_time = DS18B20_CNV_TIM_9;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2264      	movs	r2, #100	@ 0x64
 80013f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      break;
 80013fc:	e016      	b.n	800142c <ds18b20_conf+0x60>
    case DS18B20_CNV_BIT_10:
      conf_reg = 0x3F;
 80013fe:	233f      	movs	r3, #63	@ 0x3f
 8001400:	73fb      	strb	r3, [r7, #15]
      handle->cnv_time = DS18B20_CNV_TIM_10;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	22c8      	movs	r2, #200	@ 0xc8
 8001406:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      break;
 800140a:	e00f      	b.n	800142c <ds18b20_conf+0x60>
    case DS18B20_CNV_BIT_11:
      conf_reg = 0x5F;
 800140c:	235f      	movs	r3, #95	@ 0x5f
 800140e:	73fb      	strb	r3, [r7, #15]
      handle->cnv_time = DS18B20_CNV_TIM_11;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001416:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      break;
 800141a:	e007      	b.n	800142c <ds18b20_conf+0x60>
    default:
      conf_reg = 0x7F;
 800141c:	237f      	movs	r3, #127	@ 0x7f
 800141e:	73fb      	strb	r3, [r7, #15]
      handle->cnv_time = DS18B20_CNV_TIM_12;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001426:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      break;
 800142a:	bf00      	nop
  }

  /* Write data: TH, TL, config register */
  if (config->alarm_high > 125)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001432:	2b7d      	cmp	r3, #125	@ 0x7d
 8001434:	dd02      	ble.n	800143c <ds18b20_conf+0x70>
  {
    config->alarm_high = 125;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	227d      	movs	r2, #125	@ 0x7d
 800143a:	705a      	strb	r2, [r3, #1]
  }
  if (config->alarm_high < -55)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001442:	f113 0f37 	cmn.w	r3, #55	@ 0x37
 8001446:	da02      	bge.n	800144e <ds18b20_conf+0x82>
  {
    config->alarm_high = -55;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	22c9      	movs	r2, #201	@ 0xc9
 800144c:	705a      	strb	r2, [r3, #1]
  }
  if (config->alarm_low > 125)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	f993 3000 	ldrsb.w	r3, [r3]
 8001454:	2b7d      	cmp	r3, #125	@ 0x7d
 8001456:	dd02      	ble.n	800145e <ds18b20_conf+0x92>
  {
    config->alarm_low = 125;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	227d      	movs	r2, #125	@ 0x7d
 800145c:	701a      	strb	r2, [r3, #0]
  }
  if (config->alarm_low < -55)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	f993 3000 	ldrsb.w	r3, [r3]
 8001464:	f113 0f37 	cmn.w	r3, #55	@ 0x37
 8001468:	da02      	bge.n	8001470 <ds18b20_conf+0xa4>
  {
    config->alarm_low = -55;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	22c9      	movs	r2, #201	@ 0xc9
 800146e:	701a      	strb	r2, [r3, #0]
  }
  w_data[0] = config->alarm_high;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	733b      	strb	r3, [r7, #12]
  w_data[1] = config->alarm_low;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f993 3000 	ldrsb.w	r3, [r3]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	737b      	strb	r3, [r7, #13]
  w_data[2] = conf_reg;
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	73bb      	strb	r3, [r7, #14]

  /* Send command over 1-Wire: Skip ROM + Write Scratchpad */
  return ow_xfer(&handle->ow, DS18B20_CMD_CONF, w_data, 3, 0);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f107 020c 	add.w	r2, r7, #12
 800148e:	2300      	movs	r3, #0
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	2303      	movs	r3, #3
 8001494:	214e      	movs	r1, #78	@ 0x4e
 8001496:	f000 fd2a 	bl	8001eee <ow_xfer>
 800149a:	4603      	mov	r3, r0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <ds18b20_read_c>:
 * @brief Read temperature from buffer.
 * @param[in] handle: Pointer to the ds18b20 handle.
 * @retval retval Temperature in Celsius * 100 (e.g. 1025 = 10.25C), return DS18B20_ERROR if error
 */
int16_t ds18b20_read_c(ds18b20_t *handle)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  uint8_t r_data[9];
  uint16_t raw;
  int32_t temp_x100 = DS18B20_ERROR;   // use 32-bit for intermediate math
 80014ac:	4b4b      	ldr	r3, [pc, #300]	@ (80015dc <ds18b20_read_c+0x138>)
 80014ae:	61bb      	str	r3, [r7, #24]
  int8_t sign = 1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	75fb      	strb	r3, [r7, #23]
  assert_param(handle != NULL);

  do
  {
    /* Check received data length */
    if (ow_read_resp(&handle->ow, r_data, sizeof(r_data)) != sizeof(r_data))
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f107 010c 	add.w	r1, r7, #12
 80014ba:	2209      	movs	r2, #9
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fd81 	bl	8001fc4 <ow_read_resp>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b09      	cmp	r3, #9
 80014c6:	d17f      	bne.n	80015c8 <ds18b20_read_c+0x124>
    {
      break;
    }

    /* Check CRC */
    if (ow_crc(r_data, 8) != r_data[8])
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	2108      	movs	r1, #8
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 fcca 	bl	8001e68 <ow_crc>
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	7d3b      	ldrb	r3, [r7, #20]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d176      	bne.n	80015cc <ds18b20_read_c+0x128>
    {
      break;
    }

    /* Read Raw data */
    raw = (uint16_t) (r_data[0] | (r_data[1] << 8));
 80014de:	7b3b      	ldrb	r3, [r7, #12]
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21b      	sxth	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	83fb      	strh	r3, [r7, #30]

    /* Check Sign */
    if (raw & 0x8000)
 80014f0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	da04      	bge.n	8001502 <ds18b20_read_c+0x5e>
    {
      raw = (~raw + 1);
 80014f8:	8bfb      	ldrh	r3, [r7, #30]
 80014fa:	425b      	negs	r3, r3
 80014fc:	83fb      	strh	r3, [r7, #30]
      sign = -1;
 80014fe:	23ff      	movs	r3, #255	@ 0xff
 8001500:	75fb      	strb	r3, [r7, #23]
    }

    /* Determine resolution (912 bits) */
    resolution = ((r_data[4] & 0x60) >> 5) + 9;
 8001502:	7c3b      	ldrb	r3, [r7, #16]
 8001504:	115b      	asrs	r3, r3, #5
 8001506:	b2db      	uxtb	r3, r3
 8001508:	f003 0303 	and.w	r3, r3, #3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	3309      	adds	r3, #9
 8001510:	75bb      	strb	r3, [r7, #22]
    switch (resolution)
 8001512:	7dbb      	ldrb	r3, [r7, #22]
 8001514:	3b09      	subs	r3, #9
 8001516:	2b03      	cmp	r3, #3
 8001518:	d84c      	bhi.n	80015b4 <ds18b20_read_c+0x110>
 800151a:	a201      	add	r2, pc, #4	@ (adr r2, 8001520 <ds18b20_read_c+0x7c>)
 800151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001520:	08001531 	.word	0x08001531
 8001524:	0800154b 	.word	0x0800154b
 8001528:	08001569 	.word	0x08001569
 800152c:	08001593 	.word	0x08001593
    {
    case DS18B20_CNV_BIT_9:
      /* 0.5C per bit  50 per bit in x100 units */
      temp_x100 = (raw >> 3) * 50;
 8001530:	8bfb      	ldrh	r3, [r7, #30]
 8001532:	08db      	lsrs	r3, r3, #3
 8001534:	b29b      	uxth	r3, r3
 8001536:	461a      	mov	r2, r3
 8001538:	2332      	movs	r3, #50	@ 0x32
 800153a:	fb02 f303 	mul.w	r3, r2, r3
 800153e:	61bb      	str	r3, [r7, #24]
      handle->cnv_bit_last = DS18B20_CNV_BIT_9;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2209      	movs	r2, #9
 8001544:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
      break;
 8001548:	e037      	b.n	80015ba <ds18b20_read_c+0x116>
    case DS18B20_CNV_BIT_10:
      /* 0.25C per bit  25 per bit in x100 units */
      temp_x100 = (raw >> 2) * 25;
 800154a:	8bfb      	ldrh	r3, [r7, #30]
 800154c:	089b      	lsrs	r3, r3, #2
 800154e:	b29b      	uxth	r3, r3
 8001550:	461a      	mov	r2, r3
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	009a      	lsls	r2, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
      handle->cnv_bit_last = DS18B20_CNV_BIT_10;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	220a      	movs	r2, #10
 8001562:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
      break;
 8001566:	e028      	b.n	80015ba <ds18b20_read_c+0x116>
    case DS18B20_CNV_BIT_11:
      /* 0.125C per bit  12.5 per bit in x100 units  125 / 10 */
      temp_x100 = (raw >> 1) * 125 / 10;
 8001568:	8bfb      	ldrh	r3, [r7, #30]
 800156a:	085b      	lsrs	r3, r3, #1
 800156c:	b29b      	uxth	r3, r3
 800156e:	461a      	mov	r2, r3
 8001570:	4613      	mov	r3, r2
 8001572:	015b      	lsls	r3, r3, #5
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	4a19      	ldr	r2, [pc, #100]	@ (80015e0 <ds18b20_read_c+0x13c>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1092      	asrs	r2, r2, #2
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	61bb      	str	r3, [r7, #24]
      handle->cnv_bit_last = DS18B20_CNV_BIT_11;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	220b      	movs	r2, #11
 800158c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
      break;
 8001590:	e013      	b.n	80015ba <ds18b20_read_c+0x116>
    case DS18B20_CNV_BIT_12:
      /* 0.0625C per bit  6.25 per bit in x100 units = 625 / 100 */
      temp_x100 = raw * 625 / 100;
 8001592:	8bfb      	ldrh	r3, [r7, #30]
 8001594:	f240 2271 	movw	r2, #625	@ 0x271
 8001598:	fb02 f303 	mul.w	r3, r2, r3
 800159c:	4a11      	ldr	r2, [pc, #68]	@ (80015e4 <ds18b20_read_c+0x140>)
 800159e:	fb82 1203 	smull	r1, r2, r2, r3
 80015a2:	1152      	asrs	r2, r2, #5
 80015a4:	17db      	asrs	r3, r3, #31
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	61bb      	str	r3, [r7, #24]
      handle->cnv_bit_last = DS18B20_CNV_BIT_12;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	220c      	movs	r2, #12
 80015ae:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
      break;
 80015b2:	e002      	b.n	80015ba <ds18b20_read_c+0x116>
    default:
      sign = 1;
 80015b4:	2301      	movs	r3, #1
 80015b6:	75fb      	strb	r3, [r7, #23]
      break;
 80015b8:	bf00      	nop
    }

    temp_x100 *= sign;
 80015ba:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	e002      	b.n	80015ce <ds18b20_read_c+0x12a>
      break;
 80015c8:	bf00      	nop
 80015ca:	e000      	b.n	80015ce <ds18b20_read_c+0x12a>
      break;
 80015cc:	bf00      	nop

  }
  while (0);

  return (int16_t) temp_x100;
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	b21b      	sxth	r3, r3
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3720      	adds	r7, #32
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	ffffd8f0 	.word	0xffffd8f0
 80015e0:	66666667 	.word	0x66666667
 80015e4:	51eb851f 	.word	0x51eb851f

080015e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b088      	sub	sp, #32
 80015ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 0310 	add.w	r3, r7, #16
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fc:	4b43      	ldr	r3, [pc, #268]	@ (800170c <MX_GPIO_Init+0x124>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a42      	ldr	r2, [pc, #264]	@ (800170c <MX_GPIO_Init+0x124>)
 8001602:	f043 0310 	orr.w	r3, r3, #16
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b40      	ldr	r3, [pc, #256]	@ (800170c <MX_GPIO_Init+0x124>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0310 	and.w	r3, r3, #16
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001614:	4b3d      	ldr	r3, [pc, #244]	@ (800170c <MX_GPIO_Init+0x124>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4a3c      	ldr	r2, [pc, #240]	@ (800170c <MX_GPIO_Init+0x124>)
 800161a:	f043 0320 	orr.w	r3, r3, #32
 800161e:	6193      	str	r3, [r2, #24]
 8001620:	4b3a      	ldr	r3, [pc, #232]	@ (800170c <MX_GPIO_Init+0x124>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	f003 0320 	and.w	r3, r3, #32
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162c:	4b37      	ldr	r3, [pc, #220]	@ (800170c <MX_GPIO_Init+0x124>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a36      	ldr	r2, [pc, #216]	@ (800170c <MX_GPIO_Init+0x124>)
 8001632:	f043 0304 	orr.w	r3, r3, #4
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b34      	ldr	r3, [pc, #208]	@ (800170c <MX_GPIO_Init+0x124>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001644:	4b31      	ldr	r3, [pc, #196]	@ (800170c <MX_GPIO_Init+0x124>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a30      	ldr	r2, [pc, #192]	@ (800170c <MX_GPIO_Init+0x124>)
 800164a:	f043 0308 	orr.w	r3, r3, #8
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <MX_GPIO_Init+0x124>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	603b      	str	r3, [r7, #0]
 800165a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001662:	482b      	ldr	r0, [pc, #172]	@ (8001710 <MX_GPIO_Init+0x128>)
 8001664:	f001 fb5e 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	2108      	movs	r1, #8
 800166c:	4829      	ldr	r0, [pc, #164]	@ (8001714 <MX_GPIO_Init+0x12c>)
 800166e:	f001 fb59 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	2110      	movs	r1, #16
 8001676:	4827      	ldr	r0, [pc, #156]	@ (8001714 <MX_GPIO_Init+0x12c>)
 8001678:	f001 fb54 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_SET);
 800167c:	2201      	movs	r2, #1
 800167e:	2101      	movs	r1, #1
 8001680:	4825      	ldr	r0, [pc, #148]	@ (8001718 <MX_GPIO_Init+0x130>)
 8001682:	f001 fb4f 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001686:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800168a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2302      	movs	r3, #2
 8001696:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4619      	mov	r1, r3
 800169e:	481c      	ldr	r0, [pc, #112]	@ (8001710 <MX_GPIO_Init+0x128>)
 80016a0:	f001 f9bc 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016a4:	2301      	movs	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <MX_GPIO_Init+0x134>)
 80016aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	4619      	mov	r1, r3
 80016b6:	4817      	ldr	r0, [pc, #92]	@ (8001714 <MX_GPIO_Init+0x12c>)
 80016b8:	f001 f9b0 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 80016bc:	2318      	movs	r3, #24
 80016be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c0:	2301      	movs	r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c8:	2303      	movs	r3, #3
 80016ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	4619      	mov	r1, r3
 80016d2:	4810      	ldr	r0, [pc, #64]	@ (8001714 <MX_GPIO_Init+0x12c>)
 80016d4:	f001 f9a2 	bl	8002a1c <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Pin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 80016d8:	2301      	movs	r3, #1
 80016da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80016dc:	2311      	movs	r3, #17
 80016de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e4:	2303      	movs	r3, #3
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	480a      	ldr	r0, [pc, #40]	@ (8001718 <MX_GPIO_Init+0x130>)
 80016f0:	f001 f994 	bl	8002a1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	2100      	movs	r1, #0
 80016f8:	2006      	movs	r0, #6
 80016fa:	f001 f8e0 	bl	80028be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80016fe:	2006      	movs	r0, #6
 8001700:	f001 f8f9 	bl	80028f6 <HAL_NVIC_EnableIRQ>

}
 8001704:	bf00      	nop
 8001706:	3720      	adds	r7, #32
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	40011000 	.word	0x40011000
 8001714:	40010800 	.word	0x40010800
 8001718:	40010c00 	.word	0x40010c00
 800171c:	10210000 	.word	0x10210000

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f000 ff6d 	bl	8002604 <HAL_Init>

  /* USER CODE BEGIN Init */
  moj_zegar = HAL_RCC_GetHCLKFreq();
 800172a:	f001 ff0f 	bl	800354c <HAL_RCC_GetHCLKFreq>
 800172e:	4603      	mov	r3, r0
 8001730:	4a5c      	ldr	r2, [pc, #368]	@ (80018a4 <main+0x184>)
 8001732:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001734:	f000 f8d2 	bl	80018dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001738:	f7ff ff56 	bl	80015e8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800173c:	f000 fd02 	bl	8002144 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001740:	f000 feca 	bl	80024d8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  ow_init_t ow_init_struct;

  // 1. Wybierz Timer, ktry skonfigurowae w CubeMX (np. &htim2)
  ow_init_struct.tim_handle = &htim2;
 8001744:	4b58      	ldr	r3, [pc, #352]	@ (80018a8 <main+0x188>)
 8001746:	60bb      	str	r3, [r7, #8]
  ow_init_struct.gpio = GPIOB;
 8001748:	4b58      	ldr	r3, [pc, #352]	@ (80018ac <main+0x18c>)
 800174a:	617b      	str	r3, [r7, #20]
  ow_init_struct.pin = GPIO_PIN_0;
 800174c:	2301      	movs	r3, #1
 800174e:	833b      	strh	r3, [r7, #24]
  ow_init_struct.tim_cb = NULL;
 8001750:	2300      	movs	r3, #0
 8001752:	60fb      	str	r3, [r7, #12]
  ow_init_struct.done_cb = NULL;
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]

  // Inicjalizacja czujnika
  ds18b20_init(&ds18, &ow_init_struct);
 8001758:	f107 0308 	add.w	r3, r7, #8
 800175c:	4619      	mov	r1, r3
 800175e:	4854      	ldr	r0, [pc, #336]	@ (80018b0 <main+0x190>)
 8001760:	f7ff fdfe 	bl	8001360 <ds18b20_init>
  /* Konfiguracja czujnika DS18B20 */
  ds18b20_config_t ds_cfg;

  // Ustawiamy progi alarmowe (mona wpisa cokolwiek, jeli nie uywasz alarmw)
  ds_cfg.alarm_low = -55;
 8001764:	23c9      	movs	r3, #201	@ 0xc9
 8001766:	713b      	strb	r3, [r7, #4]
  ds_cfg.alarm_high = 125;
 8001768:	237d      	movs	r3, #125	@ 0x7d
 800176a:	717b      	strb	r3, [r7, #5]

  // Ustawiamy rozdzielczo na 12 bitw (najdokadniejsza, ale wolna - 750ms)
  ds_cfg.cnv_bit = DS18B20_CNV_BIT_12;
 800176c:	230c      	movs	r3, #12
 800176e:	71bb      	strb	r3, [r7, #6]

  // Wysyamy konfiguracj do czujnika
  ds18b20_conf(&ds18, &ds_cfg);
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	4619      	mov	r1, r3
 8001774:	484e      	ldr	r0, [pc, #312]	@ (80018b0 <main+0x190>)
 8001776:	f7ff fe29 	bl	80013cc <ds18b20_conf>

  HAL_TIM_Base_Start_IT(&htim2);
 800177a:	484b      	ldr	r0, [pc, #300]	@ (80018a8 <main+0x188>)
 800177c:	f002 fe04 	bl	8004388 <HAL_TIM_Base_Start_IT>
  // Inicjalizacja radia
    csn_high();
 8001780:	f7ff fbe0 	bl	8000f44 <csn_high>
    ce_high(); // Albo low, zaley od stanu pocztkowego, bezpiecznie da High
 8001784:	f7ff fbf6 	bl	8000f74 <ce_high>
    HAL_Delay(5);
 8001788:	2005      	movs	r0, #5
 800178a:	f000 ff9d 	bl	80026c8 <HAL_Delay>

    nrf24_init();
 800178e:	f7ff fdd7 	bl	8001340 <nrf24_init>

    // Konfiguracja zgodna z Twoj bibliotek
    nrf24_tx_pwr(3);          // Max moc
 8001792:	2003      	movs	r0, #3
 8001794:	f7ff fc82 	bl	800109c <nrf24_tx_pwr>
    nrf24_data_rate(0);       // 1Mbps (zgodnie z enumem w Twojej lib: 0=_1mbps)
 8001798:	2000      	movs	r0, #0
 800179a:	f7ff fca6 	bl	80010ea <nrf24_data_rate>
    nrf24_set_channel(81);    // Kana
 800179e:	2051      	movs	r0, #81	@ 0x51
 80017a0:	f7ff fcd1 	bl	8001146 <nrf24_set_channel>
    nrf24_set_addr_width(5);
 80017a4:	2005      	movs	r0, #5
 80017a6:	f7ff fcea 	bl	800117e <nrf24_set_addr_width>

    nrf24_open_tx_pipe(tx_address); // Ustawienie adresu nadawczego
 80017aa:	4842      	ldr	r0, [pc, #264]	@ (80018b4 <main+0x194>)
 80017ac:	f7ff fcda 	bl	8001164 <nrf24_open_tx_pipe>

    // To jest nadajnik, wic nie suchamy
    nrf24_stop_listen();
 80017b0:	f7ff fd72 	bl	8001298 <nrf24_stop_listen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // --- KROK 1: START POMIARU ---
	        // Wysyamy komend rozpoczcia konwersji do wszystkich czujnikw (lub tego jednego)
	        ds18b20_cnv(&ds18);
 80017b4:	483e      	ldr	r0, [pc, #248]	@ (80018b0 <main+0x190>)
 80017b6:	f7ff fdf3 	bl	80013a0 <ds18b20_cnv>

	        // --- KROK 2: OCZEKIWANIE ---
	        // Czekamy, a czujnik zmierzy temperatur.
	        // Dla 12 bitw to min. 750ms. Dajemy 1000ms dla pewnoci.
	        HAL_Delay(1000);
 80017ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017be:	f000 ff83 	bl	80026c8 <HAL_Delay>

	        int16_t raw_temp = ds18b20_read_c(&ds18);
 80017c2:	483b      	ldr	r0, [pc, #236]	@ (80018b0 <main+0x190>)
 80017c4:	f7ff fe6e 	bl	80014a4 <ds18b20_read_c>
 80017c8:	4603      	mov	r3, r0
 80017ca:	83fb      	strh	r3, [r7, #30]

	        // Diagnostyka bdw
	        if (raw_temp != DS18B20_ERROR)
 80017cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017d0:	4a39      	ldr	r2, [pc, #228]	@ (80018b8 <main+0x198>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d01c      	beq.n	8001810 <main+0xf0>
	        {
	            temperatura = raw_temp / 100.0f;
 80017d6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fa0e 	bl	8000bfc <__aeabi_i2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4936      	ldr	r1, [pc, #216]	@ (80018bc <main+0x19c>)
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff fb11 	bl	8000e0c <__aeabi_fdiv>
 80017ea:	4603      	mov	r3, r0
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b34      	ldr	r3, [pc, #208]	@ (80018c0 <main+0x1a0>)
 80017f0:	601a      	str	r2, [r3, #0]
	            sprintf((char*)tx_data, "Temp: %.2f C", temperatura);
 80017f2:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <main+0x1a0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe fe16 	bl	8000428 <__aeabi_f2d>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	4930      	ldr	r1, [pc, #192]	@ (80018c4 <main+0x1a4>)
 8001802:	4831      	ldr	r0, [pc, #196]	@ (80018c8 <main+0x1a8>)
 8001804:	f004 f894 	bl	8005930 <siprintf>
	            kod_bledu = 0; // Jest OK
 8001808:	4b30      	ldr	r3, [pc, #192]	@ (80018cc <main+0x1ac>)
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	e00d      	b.n	800182c <main+0x10c>
	        }
	        else
	        {
	            // Pobieramy kod bdu z biblioteki
	            // Funkcja ta zwraca typ ow_err_t (enum), ktry jest liczb (0, 1, 2...)
	            kod_bledu = ds18b20_last_error(&ds18);
 8001810:	4827      	ldr	r0, [pc, #156]	@ (80018b0 <main+0x190>)
 8001812:	f7ff fdb8 	bl	8001386 <ds18b20_last_error>
 8001816:	4603      	mov	r3, r0
 8001818:	461a      	mov	r2, r3
 800181a:	4b2c      	ldr	r3, [pc, #176]	@ (80018cc <main+0x1ac>)
 800181c:	601a      	str	r2, [r3, #0]

	            sprintf((char*)tx_data, "Err: %d", kod_bledu);
 800181e:	4b2b      	ldr	r3, [pc, #172]	@ (80018cc <main+0x1ac>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	492a      	ldr	r1, [pc, #168]	@ (80018d0 <main+0x1b0>)
 8001826:	4828      	ldr	r0, [pc, #160]	@ (80018c8 <main+0x1a8>)
 8001828:	f004 f882 	bl	8005930 <siprintf>

	        // --- KROK 3: ODCZYT ---


	        // Czycimy bufor przed wpisaniem nowych danych
	        memset(tx_data, 0, 32);
 800182c:	2220      	movs	r2, #32
 800182e:	2100      	movs	r1, #0
 8001830:	4825      	ldr	r0, [pc, #148]	@ (80018c8 <main+0x1a8>)
 8001832:	f004 f8e2 	bl	80059fa <memset>

	        // --- KROK 4: SPRAWDZENIE BDU I FORMATOWANIE ---
	        // Biblioteka zwraca DS18B20_ERROR (-10000) jeli co poszo nie tak
	        if (raw_temp != DS18B20_ERROR)
 8001836:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800183a:	4a1f      	ldr	r2, [pc, #124]	@ (80018b8 <main+0x198>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d019      	beq.n	8001874 <main+0x154>
	        {
	            // Dzielimy przez 100.0f, eby uzyska uamek
	            temperatura = raw_temp / 100.0f;
 8001840:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff f9d9 	bl	8000bfc <__aeabi_i2f>
 800184a:	4603      	mov	r3, r0
 800184c:	491b      	ldr	r1, [pc, #108]	@ (80018bc <main+0x19c>)
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fadc 	bl	8000e0c <__aeabi_fdiv>
 8001854:	4603      	mov	r3, r0
 8001856:	461a      	mov	r2, r3
 8001858:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <main+0x1a0>)
 800185a:	601a      	str	r2, [r3, #0]
	            sprintf((char*)tx_data, "Temp: %.2f C", temperatura);
 800185c:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <main+0x1a0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fde1 	bl	8000428 <__aeabi_f2d>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4916      	ldr	r1, [pc, #88]	@ (80018c4 <main+0x1a4>)
 800186c:	4816      	ldr	r0, [pc, #88]	@ (80018c8 <main+0x1a8>)
 800186e:	f004 f85f 	bl	8005930 <siprintf>
 8001872:	e009      	b.n	8001888 <main+0x168>
	        }
	        else
	        {
	            // Bd odczytu (np. odczony kabel)
	            sprintf((char*)tx_data, "Temp: Error");
 8001874:	4917      	ldr	r1, [pc, #92]	@ (80018d4 <main+0x1b4>)
 8001876:	4814      	ldr	r0, [pc, #80]	@ (80018c8 <main+0x1a8>)
 8001878:	f004 f85a 	bl	8005930 <siprintf>

	            // Opcjonalnie: Prba ponownej inicjalizacji czujnika w razie bdu
	            ds18b20_init(&ds18, &ow_init_struct);
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	4619      	mov	r1, r3
 8001882:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <main+0x190>)
 8001884:	f7ff fd6c 	bl	8001360 <ds18b20_init>
	        }

	        // --- KROK 5: WYSYKA ---
	        nrf24_transmit(tx_data, 32);
 8001888:	2120      	movs	r1, #32
 800188a:	480f      	ldr	r0, [pc, #60]	@ (80018c8 <main+0x1a8>)
 800188c:	f7ff fd1e 	bl	80012cc <nrf24_transmit>

	        // Diagnostyka LED - mignicie oznacza, e ptla przesza
	        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001890:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001894:	4810      	ldr	r0, [pc, #64]	@ (80018d8 <main+0x1b8>)
 8001896:	f001 fa5d 	bl	8002d54 <HAL_GPIO_TogglePin>

	        // Krtka przerwa przed kolejnym cyklem
	        HAL_Delay(200);
 800189a:	20c8      	movs	r0, #200	@ 0xc8
 800189c:	f000 ff14 	bl	80026c8 <HAL_Delay>
  {
 80018a0:	e788      	b.n	80017b4 <main+0x94>
 80018a2:	bf00      	nop
 80018a4:	20000278 	.word	0x20000278
 80018a8:	200002d8 	.word	0x200002d8
 80018ac:	40010c00 	.word	0x40010c00
 80018b0:	200001f8 	.word	0x200001f8
 80018b4:	20000000 	.word	0x20000000
 80018b8:	ffffd8f0 	.word	0xffffd8f0
 80018bc:	42c80000 	.word	0x42c80000
 80018c0:	20000270 	.word	0x20000270
 80018c4:	08007bc8 	.word	0x08007bc8
 80018c8:	20000250 	.word	0x20000250
 80018cc:	20000274 	.word	0x20000274
 80018d0:	08007bd8 	.word	0x08007bd8
 80018d4:	08007be0 	.word	0x08007be0
 80018d8:	40011000 	.word	0x40011000

080018dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b090      	sub	sp, #64	@ 0x40
 80018e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e2:	f107 0318 	add.w	r3, r7, #24
 80018e6:	2228      	movs	r2, #40	@ 0x28
 80018e8:	2100      	movs	r1, #0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f004 f885 	bl	80059fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]
 80018fc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018fe:	2301      	movs	r3, #1
 8001900:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001902:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001906:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001908:	2300      	movs	r3, #0
 800190a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800190c:	2301      	movs	r3, #1
 800190e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001910:	2302      	movs	r3, #2
 8001912:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001914:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800191a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800191e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001920:	f107 0318 	add.w	r3, r7, #24
 8001924:	4618      	mov	r0, r3
 8001926:	f001 fa51 	bl	8002dcc <HAL_RCC_OscConfig>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001930:	f000 f82c 	bl	800198c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001934:	230f      	movs	r3, #15
 8001936:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001938:	2302      	movs	r3, #2
 800193a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001944:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	2102      	movs	r1, #2
 800194e:	4618      	mov	r0, r3
 8001950:	f001 fcbe 	bl	80032d0 <HAL_RCC_ClockConfig>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800195a:	f000 f817 	bl	800198c <Error_Handler>
  }
}
 800195e:	bf00      	nop
 8001960:	3740      	adds	r7, #64	@ 0x40
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001978:	d102      	bne.n	8001980 <HAL_TIM_PeriodElapsedCallback+0x18>
        ow_callback(&ds18.ow);
 800197a:	4803      	ldr	r0, [pc, #12]	@ (8001988 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800197c:	f000 f848 	bl	8001a10 <ow_callback>
    }
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	200001f8 	.word	0x200001f8

0800198c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001990:	b672      	cpsid	i
}
 8001992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <Error_Handler+0x8>

08001998 <ow_init>:
 * @brief  Initialize 1-Wire handle with GPIO and timer configuration.
 * @param[in,out]  handle: Pointer to the 1-Wire handle to initialize.
 * @param[in]  init: Pointer to initialization data (GPIO, pin, timer, callback).
 */
void ow_init(ow_t *handle, const ow_init_t *init)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]

  /* Save configuration */
#if (OW_DUAL_PINS == 0)
  assert_param(init->gpio != NULL);
  assert_param(IS_GPIO_PIN(init->pin) != false);
  handle->config.pin_set = init->pin;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	8a1b      	ldrh	r3, [r3, #16]
 80019a6:	461a      	mov	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	60da      	str	r2, [r3, #12]
  handle->config.pin_reset = init->pin << 16UL;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	8a1b      	ldrh	r3, [r3, #16]
 80019b0:	041a      	lsls	r2, r3, #16
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	611a      	str	r2, [r3, #16]
  handle->config.pin_read = init->pin;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	8a1b      	ldrh	r3, [r3, #16]
 80019ba:	461a      	mov	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	615a      	str	r2, [r3, #20]
  handle->config.gpio = init->gpio;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	609a      	str	r2, [r3, #8]
#endif
  handle->config.gpio_rx = init->gpio_rx;
  handle->config.pin_read = init->pin_rx;
  handle->config.gpio = init->gpio_tx;
#endif
  handle->config.tim_handle = init->tim_handle;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	601a      	str	r2, [r3, #0]
  handle->config.done_cb = init->done_cb;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	605a      	str	r2, [r3, #4]
#if (OW_MAX_DEVICE > 1)
  handle->rom_id_filter = init->rom_id_filter;
#endif

  /* Register user timer callback for timing events */
  HAL_TIM_RegisterCallback(handle->config.tim_handle, HAL_TIM_PERIOD_ELAPSED_CB_ID, init->tim_cb);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6818      	ldr	r0, [r3, #0]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	461a      	mov	r2, r3
 80019e2:	210e      	movs	r1, #14
 80019e4:	f002 ff78 	bl	80048d8 <HAL_TIM_RegisterCallback>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	2301      	movs	r3, #1
 80019ee:	72fb      	strb	r3, [r7, #11]
 */
__STATIC_FORCEINLINE void ow_write_bit(ow_t *handle, bool high)
{
  assert_param(handle != NULL);

  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 80019f0:	7afb      	ldrb	r3, [r7, #11]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d002      	beq.n	80019fc <ow_init+0x64>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	e001      	b.n	8001a00 <ow_init+0x68>
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	691b      	ldr	r3, [r3, #16]
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	6892      	ldr	r2, [r2, #8]
 8001a04:	6113      	str	r3, [r2, #16]
}
 8001a06:	bf00      	nop
}
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <ow_callback>:
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b092      	sub	sp, #72	@ 0x48
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  switch (handle->state)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	f040 8219 	bne.w	8001e56 <ow_callback+0x446>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	647b      	str	r3, [r7, #68]	@ 0x44
  switch (handle->buf.bit_ph)
 8001a28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a2a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001a2e:	2b07      	cmp	r3, #7
 8001a30:	f200 820c 	bhi.w	8001e4c <ow_callback+0x43c>
 8001a34:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <ow_callback+0x2c>)
 8001a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3a:	bf00      	nop
 8001a3c:	08001a5d 	.word	0x08001a5d
 8001a40:	08001aa9 	.word	0x08001aa9
 8001a44:	08001af1 	.word	0x08001af1
 8001a48:	08001b47 	.word	0x08001b47
 8001a4c:	08001bd7 	.word	0x08001bd7
 8001a50:	08001cc7 	.word	0x08001cc7
 8001a54:	08001d0b 	.word	0x08001d0b
 8001a58:	08001d4f 	.word	0x08001d4f
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_RST - 1);
 8001a5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001a66:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a74:	643b      	str	r3, [r7, #64]	@ 0x40
 8001a76:	2300      	movs	r3, #0
 8001a78:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001a7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <ow_callback+0x7a>
 8001a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	e001      	b.n	8001a8e <ow_callback+0x7e>
 8001a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a90:	6892      	ldr	r2, [r2, #8]
 8001a92:	6113      	str	r3, [r2, #16]
}
 8001a94:	bf00      	nop
      handle->buf.bit_ph++;
 8001a96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a98:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aa2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001aa6:	e1d4      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_RST_DET - 1);
 8001aa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2263      	movs	r2, #99	@ 0x63
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ab2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2263      	movs	r2, #99	@ 0x63
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001abc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001abe:	2301      	movs	r3, #1
 8001ac0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001ac4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <ow_callback+0xc2>
 8001acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	e001      	b.n	8001ad6 <ow_callback+0xc6>
 8001ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ad8:	6892      	ldr	r2, [r2, #8]
 8001ada:	6113      	str	r3, [r2, #16]
}
 8001adc:	bf00      	nop
      handle->buf.bit_ph++;
 8001ade:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ae0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aea:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001aee:	e1b0      	b.n	8001e52 <ow_callback+0x442>
 8001af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001af2:	633b      	str	r3, [r7, #48]	@ 0x30
__STATIC_FORCEINLINE uint8_t ow_read_bit(ow_t *handle)
{
  assert_param(handle != NULL);

#if (OW_DUAL_PINS == 0)
  return ((handle->config.gpio->IDR & handle->config.pin_read) ? 1 : 0);
 8001af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	bf14      	ite	ne
 8001b04:	2301      	movne	r3, #1
 8001b06:	2300      	moveq	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
      if (ow_read_bit(handle) != 0)
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <ow_callback+0x10e>
        handle->error = OW_ERR_RESET;
 8001b0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b10:	2203      	movs	r2, #3
 8001b12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        ow_stop(handle);
 8001b16:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001b18:	f000 fae8 	bl	80020ec <ow_stop>
      break;
 8001b1c:	e199      	b.n	8001e52 <ow_callback+0x442>
        __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_RST - 1);
 8001b1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001b28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001b32:	60da      	str	r2, [r3, #12]
        handle->buf.bit_ph++;
 8001b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b36:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b40:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001b44:	e185      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle,
 8001b46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b48:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b4e:	4413      	add	r3, r2
 8001b50:	7e1b      	ldrb	r3, [r3, #24]
 8001b52:	461a      	mov	r2, r3
 8001b54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b56:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001b5a:	fa42 f303 	asr.w	r3, r2, r3
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <ow_callback+0x15a>
 8001b66:	2209      	movs	r2, #9
 8001b68:	e000      	b.n	8001b6c <ow_callback+0x15c>
 8001b6a:	2245      	movs	r2, #69	@ 0x45
 8001b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b76:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001b78:	461a      	mov	r2, r3
 8001b7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b7c:	4413      	add	r3, r2
 8001b7e:	7e1b      	ldrb	r3, [r3, #24]
 8001b80:	461a      	mov	r2, r3
 8001b82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b84:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001b88:	fa42 f303 	asr.w	r3, r2, r3
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <ow_callback+0x188>
 8001b94:	2209      	movs	r2, #9
 8001b96:	e000      	b.n	8001b9a <ow_callback+0x18a>
 8001b98:	2245      	movs	r2, #69	@ 0x45
 8001b9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	60da      	str	r2, [r3, #12]
 8001ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001baa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <ow_callback+0x1a8>
 8001bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	e001      	b.n	8001bbc <ow_callback+0x1ac>
 8001bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bba:	691b      	ldr	r3, [r3, #16]
 8001bbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bbe:	6892      	ldr	r2, [r2, #8]
 8001bc0:	6113      	str	r3, [r2, #16]
}
 8001bc2:	bf00      	nop
      handle->buf.bit_ph++;
 8001bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bc6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bd0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001bd4:	e13d      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle,
 8001bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bd8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001bda:	461a      	mov	r2, r3
 8001bdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bde:	4413      	add	r3, r2
 8001be0:	7e1b      	ldrb	r3, [r3, #24]
 8001be2:	461a      	mov	r2, r3
 8001be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001be6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001bea:	fa42 f303 	asr.w	r3, r2, r3
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <ow_callback+0x1ea>
 8001bf6:	2245      	movs	r2, #69	@ 0x45
 8001bf8:	e000      	b.n	8001bfc <ow_callback+0x1ec>
 8001bfa:	2209      	movs	r2, #9
 8001bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c06:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001c08:	461a      	mov	r2, r3
 8001c0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c0c:	4413      	add	r3, r2
 8001c0e:	7e1b      	ldrb	r3, [r3, #24]
 8001c10:	461a      	mov	r2, r3
 8001c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c14:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001c18:	fa42 f303 	asr.w	r3, r2, r3
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <ow_callback+0x218>
 8001c24:	2245      	movs	r2, #69	@ 0x45
 8001c26:	e000      	b.n	8001c2a <ow_callback+0x21a>
 8001c28:	2209      	movs	r2, #9
 8001c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c34:	2301      	movs	r3, #1
 8001c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001c3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d002      	beq.n	8001c48 <ow_callback+0x238>
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	e001      	b.n	8001c4c <ow_callback+0x23c>
 8001c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c4e:	6892      	ldr	r2, [r2, #8]
 8001c50:	6113      	str	r3, [r2, #16]
}
 8001c52:	bf00      	nop
      handle->buf.bit_idx++;
 8001c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c56:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c60:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
      if (handle->buf.bit_idx == 8)
 8001c64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c66:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d126      	bne.n	8001cbc <ow_callback+0x2ac>
        handle->buf.bit_idx = 0;
 8001c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
        handle->buf.byte_idx++;
 8001c76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c78:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c80:	879a      	strh	r2, [r3, #60]	@ 0x3c
        if (handle->buf.byte_idx == handle->buf.write_len)
 8001c82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c84:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d111      	bne.n	8001cb2 <ow_callback+0x2a2>
          if (handle->buf.read_len > 0)
 8001c8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d007      	beq.n	8001ca8 <ow_callback+0x298>
            handle->buf.bit_ph = 5;
 8001c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c9a:	2205      	movs	r2, #5
 8001c9c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            handle->buf.byte_idx = 0;
 8001ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8001ca6:	e0d4      	b.n	8001e52 <ow_callback+0x442>
            handle->state = OW_STATE_DONE;
 8001ca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001caa:	2203      	movs	r2, #3
 8001cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      break;
 8001cb0:	e0cf      	b.n	8001e52 <ow_callback+0x442>
          handle->buf.bit_ph = 3;
 8001cb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001cba:	e0ca      	b.n	8001e52 <ow_callback+0x442>
        handle->buf.bit_ph = 3;
 8001cbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001cc4:	e0c5      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_READ_LOW - 1);
 8001cc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2209      	movs	r2, #9
 8001cce:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2209      	movs	r2, #9
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	76fb      	strb	r3, [r7, #27]
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001ce0:	7efb      	ldrb	r3, [r7, #27]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d002      	beq.n	8001cec <ow_callback+0x2dc>
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	e001      	b.n	8001cf0 <ow_callback+0x2e0>
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	69fa      	ldr	r2, [r7, #28]
 8001cf2:	6892      	ldr	r2, [r2, #8]
 8001cf4:	6113      	str	r3, [r2, #16]
}
 8001cf6:	bf00      	nop
      handle->buf.bit_ph++;
 8001cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cfa:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001cfe:	3301      	adds	r3, #1
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d04:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001d08:	e0a3      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_READ_SAMPLE - 1);
 8001d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2209      	movs	r2, #9
 8001d12:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2209      	movs	r2, #9
 8001d1a:	60da      	str	r2, [r3, #12]
 8001d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	2301      	movs	r3, #1
 8001d22:	74fb      	strb	r3, [r7, #19]
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8001d24:	7cfb      	ldrb	r3, [r7, #19]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <ow_callback+0x320>
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	e001      	b.n	8001d34 <ow_callback+0x324>
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	6892      	ldr	r2, [r2, #8]
 8001d38:	6113      	str	r3, [r2, #16]
}
 8001d3a:	bf00      	nop
      handle->buf.bit_ph++;
 8001d3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d3e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d48:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      break;
 8001d4c:	e081      	b.n	8001e52 <ow_callback+0x442>
      __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_READ_HIGH - 1);
 8001d4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	223b      	movs	r2, #59	@ 0x3b
 8001d56:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	223b      	movs	r2, #59	@ 0x3b
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d62:	60fb      	str	r3, [r7, #12]
  return ((handle->config.gpio->IDR & handle->config.pin_read) ? 1 : 0);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	689a      	ldr	r2, [r3, #8]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf14      	ite	ne
 8001d74:	2301      	movne	r3, #1
 8001d76:	2300      	moveq	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
      if (ow_read_bit(handle))
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d01d      	beq.n	8001dba <ow_callback+0x3aa>
        handle->buf.data[handle->buf.write_len + handle->buf.byte_idx] |= (1 << handle->buf.bit_idx);
 8001d7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d82:	461a      	mov	r2, r3
 8001d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d86:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001d88:	4413      	add	r3, r2
 8001d8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d8c:	4413      	add	r3, r2
 8001d8e:	7e1b      	ldrb	r3, [r3, #24]
 8001d90:	b25a      	sxtb	r2, r3
 8001d92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d94:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001d98:	4619      	mov	r1, r3
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	408b      	lsls	r3, r1
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	4313      	orrs	r3, r2
 8001da2:	b25a      	sxtb	r2, r3
 8001da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001da6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001da8:	4619      	mov	r1, r3
 8001daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dac:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001dae:	440b      	add	r3, r1
 8001db0:	b2d1      	uxtb	r1, r2
 8001db2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001db4:	4413      	add	r3, r2
 8001db6:	460a      	mov	r2, r1
 8001db8:	761a      	strb	r2, [r3, #24]
      handle->buf.bit_ph = 5;
 8001dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dbc:	2205      	movs	r2, #5
 8001dbe:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      handle->buf.bit_idx++;
 8001dc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dc4:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001dc8:	3301      	adds	r3, #1
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dce:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
      if (handle->buf.bit_idx == 8)
 8001dd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dd4:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001dd8:	2b08      	cmp	r3, #8
 8001dda:	d139      	bne.n	8001e50 <ow_callback+0x440>
        handle->buf.bit_idx = 0;
 8001ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
        handle->buf.byte_idx++;
 8001de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001de6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001de8:	3301      	adds	r3, #1
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dee:	879a      	strh	r2, [r3, #60]	@ 0x3c
        if (handle->buf.byte_idx == handle->buf.read_len)
 8001df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001df2:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001df4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001df6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d128      	bne.n	8001e50 <ow_callback+0x440>
          if (handle->buf.data[0] == OW_CMD_READ_ROM)
 8001dfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e00:	7e1b      	ldrb	r3, [r3, #24]
 8001e02:	2b33      	cmp	r3, #51	@ 0x33
 8001e04:	d11d      	bne.n	8001e42 <ow_callback+0x432>
            if (ow_crc(&handle->buf.data[1], 7) == handle->buf.data[7])
 8001e06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e08:	3319      	adds	r3, #25
 8001e0a:	2107      	movs	r1, #7
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 f82b 	bl	8001e68 <ow_crc>
 8001e12:	4603      	mov	r3, r0
 8001e14:	461a      	mov	r2, r3
 8001e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e18:	7fdb      	ldrb	r3, [r3, #31]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d10d      	bne.n	8001e3a <ow_callback+0x42a>
              memcpy(handle->rom_id[0].array, &handle->buf.data[1], 8);
 8001e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e20:	f103 0045 	add.w	r0, r3, #69	@ 0x45
 8001e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e26:	3319      	adds	r3, #25
 8001e28:	2208      	movs	r2, #8
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f003 fe73 	bl	8005b16 <memcpy>
              handle->error = OW_ERR_NONE;
 8001e30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e38:	e003      	b.n	8001e42 <ow_callback+0x432>
              handle->error = OW_ERR_ROM_ID;
 8001e3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e3c:	2205      	movs	r2, #5
 8001e3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
          handle->state = OW_STATE_DONE;
 8001e42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e44:	2203      	movs	r2, #3
 8001e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      break;
 8001e4a:	e001      	b.n	8001e50 <ow_callback+0x440>
      break;
 8001e4c:	bf00      	nop
 8001e4e:	e000      	b.n	8001e52 <ow_callback+0x442>
      break;
 8001e50:	bf00      	nop
}
 8001e52:	bf00      	nop
      break;
 8001e54:	e003      	b.n	8001e5e <ow_callback+0x44e>
      ow_stop(handle);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f948 	bl	80020ec <ow_stop>
      break;
 8001e5c:	bf00      	nop
}
 8001e5e:	bf00      	nop
 8001e60:	3748      	adds	r7, #72	@ 0x48
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop

08001e68 <ow_crc>:
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
  uint8_t crc = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	73fb      	strb	r3, [r7, #15]
  while (len--)
 8001e78:	e022      	b.n	8001ec0 <ow_crc+0x58>
    uint8_t inbyte = *data++;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	607a      	str	r2, [r7, #4]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 8; i > 0; i--)
 8001e84:	2308      	movs	r3, #8
 8001e86:	737b      	strb	r3, [r7, #13]
 8001e88:	e017      	b.n	8001eba <ow_crc+0x52>
      uint8_t mix = (uint8_t)(crc ^ inbyte) & 0x01;
 8001e8a:	7bfa      	ldrb	r2, [r7, #15]
 8001e8c:	7bbb      	ldrb	r3, [r7, #14]
 8001e8e:	4053      	eors	r3, r2
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	733b      	strb	r3, [r7, #12]
      crc >>= 1;
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	085b      	lsrs	r3, r3, #1
 8001e9c:	73fb      	strb	r3, [r7, #15]
      if (mix)
 8001e9e:	7b3b      	ldrb	r3, [r7, #12]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d004      	beq.n	8001eae <ow_crc+0x46>
        crc ^= 0x8C;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	73fb      	strb	r3, [r7, #15]
      inbyte >>= 1;
 8001eae:	7bbb      	ldrb	r3, [r7, #14]
 8001eb0:	085b      	lsrs	r3, r3, #1
 8001eb2:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 8; i > 0; i--)
 8001eb4:	7b7b      	ldrb	r3, [r7, #13]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	737b      	strb	r3, [r7, #13]
 8001eba:	7b7b      	ldrb	r3, [r7, #13]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1e4      	bne.n	8001e8a <ow_crc+0x22>
  while (len--)
 8001ec0:	887b      	ldrh	r3, [r7, #2]
 8001ec2:	1e5a      	subs	r2, r3, #1
 8001ec4:	807a      	strh	r2, [r7, #2]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1d7      	bne.n	8001e7a <ow_crc+0x12>
  return crc;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <ow_last_error>:
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b083      	sub	sp, #12
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  return handle->error;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr

08001eee <ow_xfer>:
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	607a      	str	r2, [r7, #4]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	460b      	mov	r3, r1
 8001efc:	72fb      	strb	r3, [r7, #11]
 8001efe:	4613      	mov	r3, r2
 8001f00:	813b      	strh	r3, [r7, #8]
    if ((w_data == NULL) && (w_len > 0))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10a      	bne.n	8001f1e <ow_xfer+0x30>
 8001f08:	893b      	ldrh	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d007      	beq.n	8001f1e <ow_xfer+0x30>
      handle->error = OW_ERR_LEN;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2204      	movs	r2, #4
 8001f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      ow_stop(handle);
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	f000 f8e8 	bl	80020ec <ow_stop>
      break;
 8001f1c:	e04b      	b.n	8001fb6 <ow_xfer+0xc8>
    if (w_len + r_len > OW_MAX_DATA_LEN)
 8001f1e:	893a      	ldrh	r2, [r7, #8]
 8001f20:	8c3b      	ldrh	r3, [r7, #32]
 8001f22:	4413      	add	r3, r2
 8001f24:	2b20      	cmp	r3, #32
 8001f26:	dd07      	ble.n	8001f38 <ow_xfer+0x4a>
      handle->error = OW_ERR_LEN;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      ow_stop(handle);
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 f8db 	bl	80020ec <ow_stop>
      break;
 8001f36:	e03e      	b.n	8001fb6 <ow_xfer+0xc8>
    handle->error = ow_start(handle);
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	f000 f883 	bl	8002044 <ow_start>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if (handle->error != OW_ERR_NONE)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <ow_xfer+0x6c>
      ow_stop(handle);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 f8ca 	bl	80020ec <ow_stop>
      break;
 8001f58:	e02d      	b.n	8001fb6 <ow_xfer+0xc8>
    handle->state = OW_STATE_XFER;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    handle->buf.data[0] = OW_CMD_SKIP_ROM;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	22cc      	movs	r2, #204	@ 0xcc
 8001f66:	761a      	strb	r2, [r3, #24]
    handle->buf.data[1] = fn_cmd;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	7afa      	ldrb	r2, [r7, #11]
 8001f6c:	765a      	strb	r2, [r3, #25]
    if (w_data != NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d019      	beq.n	8001fa8 <ow_xfer+0xba>
      for (uint16_t idx = 0; idx < w_len; idx++)
 8001f74:	2300      	movs	r3, #0
 8001f76:	82fb      	strh	r3, [r7, #22]
 8001f78:	e00c      	b.n	8001f94 <ow_xfer+0xa6>
        handle->buf.data[2 + idx] = w_data[idx];
 8001f7a:	8afb      	ldrh	r3, [r7, #22]
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	441a      	add	r2, r3
 8001f80:	8afb      	ldrh	r3, [r7, #22]
 8001f82:	3302      	adds	r3, #2
 8001f84:	7811      	ldrb	r1, [r2, #0]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4413      	add	r3, r2
 8001f8a:	460a      	mov	r2, r1
 8001f8c:	761a      	strb	r2, [r3, #24]
      for (uint16_t idx = 0; idx < w_len; idx++)
 8001f8e:	8afb      	ldrh	r3, [r7, #22]
 8001f90:	3301      	adds	r3, #1
 8001f92:	82fb      	strh	r3, [r7, #22]
 8001f94:	8afa      	ldrh	r2, [r7, #22]
 8001f96:	893b      	ldrh	r3, [r7, #8]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d3ee      	bcc.n	8001f7a <ow_xfer+0x8c>
      handle->buf.write_len = w_len + 2;
 8001f9c:	893b      	ldrh	r3, [r7, #8]
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001fa6:	e002      	b.n	8001fae <ow_xfer+0xc0>
      handle->buf.write_len = 2;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2202      	movs	r2, #2
 8001fac:	87da      	strh	r2, [r3, #62]	@ 0x3e
    handle->buf.read_len  = r_len;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8c3a      	ldrh	r2, [r7, #32]
 8001fb2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  return handle->error;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <ow_read_resp>:
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	80fb      	strh	r3, [r7, #6]
  uint16_t len = handle->buf.read_len;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fd8:	82fb      	strh	r3, [r7, #22]
  if (data_size < len)
 8001fda:	88fa      	ldrh	r2, [r7, #6]
 8001fdc:	8afb      	ldrh	r3, [r7, #22]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d201      	bcs.n	8001fe6 <ow_read_resp+0x22>
    len = data_size;
 8001fe2:	88fb      	ldrh	r3, [r7, #6]
 8001fe4:	82fb      	strh	r3, [r7, #22]
  if ((uint32_t)(handle->buf.write_len) + (uint32_t)len > sizeof(handle->buf.data))
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fea:	461a      	mov	r2, r3
 8001fec:	8afb      	ldrh	r3, [r7, #22]
 8001fee:	4413      	add	r3, r2
 8001ff0:	2b22      	cmp	r3, #34	@ 0x22
 8001ff2:	d90b      	bls.n	800200c <ow_read_resp+0x48>
    if (handle->buf.write_len < sizeof(handle->buf.data))
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ff8:	2b21      	cmp	r3, #33	@ 0x21
 8001ffa:	d805      	bhi.n	8002008 <ow_read_resp+0x44>
      len = (uint16_t)(sizeof(handle->buf.data) - (uint32_t)handle->buf.write_len);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002000:	f1c3 0322 	rsb	r3, r3, #34	@ 0x22
 8002004:	82fb      	strh	r3, [r7, #22]
 8002006:	e001      	b.n	800200c <ow_read_resp+0x48>
      return 0;
 8002008:	2300      	movs	r3, #0
 800200a:	e016      	b.n	800203a <ow_read_resp+0x76>
  for (uint16_t idx = 0; idx < len; ++idx)
 800200c:	2300      	movs	r3, #0
 800200e:	82bb      	strh	r3, [r7, #20]
 8002010:	e00e      	b.n	8002030 <ow_read_resp+0x6c>
    data[idx] = handle->buf.data[handle->buf.write_len + idx];
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002016:	461a      	mov	r2, r3
 8002018:	8abb      	ldrh	r3, [r7, #20]
 800201a:	441a      	add	r2, r3
 800201c:	8abb      	ldrh	r3, [r7, #20]
 800201e:	68b9      	ldr	r1, [r7, #8]
 8002020:	440b      	add	r3, r1
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	440a      	add	r2, r1
 8002026:	7e12      	ldrb	r2, [r2, #24]
 8002028:	701a      	strb	r2, [r3, #0]
  for (uint16_t idx = 0; idx < len; ++idx)
 800202a:	8abb      	ldrh	r3, [r7, #20]
 800202c:	3301      	adds	r3, #1
 800202e:	82bb      	strh	r3, [r7, #20]
 8002030:	8aba      	ldrh	r2, [r7, #20]
 8002032:	8afb      	ldrh	r3, [r7, #22]
 8002034:	429a      	cmp	r2, r3
 8002036:	d3ec      	bcc.n	8002012 <ow_read_resp+0x4e>
  return len;
 8002038:	8afb      	ldrh	r3, [r7, #22]
}
 800203a:	4618      	mov	r0, r3
 800203c:	371c      	adds	r7, #28
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <ow_start>:
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  ow_err_t ow_err = OW_ERR_NONE;
 800204c:	2300      	movs	r3, #0
 800204e:	75fb      	strb	r3, [r7, #23]
    if (handle->state != OW_STATE_IDLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002056:	2b00      	cmp	r3, #0
 8002058:	d002      	beq.n	8002060 <ow_start+0x1c>
      ow_err = OW_ERR_BUSY;
 800205a:	2301      	movs	r3, #1
 800205c:	75fb      	strb	r3, [r7, #23]
      break;
 800205e:	e040      	b.n	80020e2 <ow_start+0x9e>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	2301      	movs	r3, #1
 8002066:	72fb      	strb	r3, [r7, #11]
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8002068:	7afb      	ldrb	r3, [r7, #11]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <ow_start+0x30>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	e001      	b.n	8002078 <ow_start+0x34>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	6892      	ldr	r2, [r2, #8]
 800207c:	6113      	str	r3, [r2, #16]
}
 800207e:	bf00      	nop
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	613b      	str	r3, [r7, #16]
  return ((handle->config.gpio->IDR & handle->config.pin_read) ? 1 : 0);
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf14      	ite	ne
 8002094:	2301      	movne	r3, #1
 8002096:	2300      	moveq	r3, #0
 8002098:	b2db      	uxtb	r3, r3
    if (!ow_read_bit(handle))
 800209a:	2b00      	cmp	r3, #0
 800209c:	d102      	bne.n	80020a4 <ow_start+0x60>
      ow_err = OW_ERR_BUS;
 800209e:	2302      	movs	r3, #2
 80020a0:	75fb      	strb	r3, [r7, #23]
      break;
 80020a2:	e01e      	b.n	80020e2 <ow_start+0x9e>
    __HAL_TIM_CLEAR_IT(handle->config.tim_handle, 0xFFFFFFFFUL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2200      	movs	r2, #0
 80020ac:	611a      	str	r2, [r3, #16]
    memset(&handle->buf, 0, sizeof(ow_buf_t));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	3318      	adds	r3, #24
 80020b2:	222a      	movs	r2, #42	@ 0x2a
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f003 fc9f 	bl	80059fa <memset>
    __HAL_TIM_SET_COUNTER(handle->config.tim_handle, 0);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2200      	movs	r2, #0
 80020c4:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_AUTORELOAD(handle->config.tim_handle, OW_TIM_RST_DET - 1);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2263      	movs	r2, #99	@ 0x63
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2263      	movs	r2, #99	@ 0x63
 80020d6:	60da      	str	r2, [r3, #12]
    HAL_TIM_Base_Start_IT(handle->config.tim_handle);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f002 f953 	bl	8004388 <HAL_TIM_Base_Start_IT>
  return ow_err;
 80020e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <ow_stop>:
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  HAL_TIM_Base_Stop_IT(handle->config.tim_handle);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f002 f997 	bl	800442c <HAL_TIM_Base_Stop_IT>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	2301      	movs	r3, #1
 8002104:	72fb      	strb	r3, [r7, #11]
  handle->config.gpio->BSRR = (high ? handle->config.pin_set : handle->config.pin_reset);
 8002106:	7afb      	ldrb	r3, [r7, #11]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <ow_stop+0x26>
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	e001      	b.n	8002116 <ow_stop+0x2a>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	6892      	ldr	r2, [r2, #8]
 800211a:	6113      	str	r3, [r2, #16]
}
 800211c:	bf00      	nop
  handle->state = OW_STATE_IDLE;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  if (handle->config.done_cb != NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d006      	beq.n	800213c <ow_stop+0x50>
    handle->config.done_cb(handle->error);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 8002138:	4610      	mov	r0, r2
 800213a:	4798      	blx	r3
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002148:	4b17      	ldr	r3, [pc, #92]	@ (80021a8 <MX_SPI1_Init+0x64>)
 800214a:	4a18      	ldr	r2, [pc, #96]	@ (80021ac <MX_SPI1_Init+0x68>)
 800214c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800214e:	4b16      	ldr	r3, [pc, #88]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002150:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002154:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002156:	4b14      	ldr	r3, [pc, #80]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800215c:	4b12      	ldr	r3, [pc, #72]	@ (80021a8 <MX_SPI1_Init+0x64>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002162:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <MX_SPI1_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800216e:	4b0e      	ldr	r3, [pc, #56]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002170:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002174:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002176:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002178:	2210      	movs	r2, #16
 800217a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800217c:	4b0a      	ldr	r3, [pc, #40]	@ (80021a8 <MX_SPI1_Init+0x64>)
 800217e:	2200      	movs	r2, #0
 8002180:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002182:	4b09      	ldr	r3, [pc, #36]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002184:	2200      	movs	r2, #0
 8002186:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002188:	4b07      	ldr	r3, [pc, #28]	@ (80021a8 <MX_SPI1_Init+0x64>)
 800218a:	2200      	movs	r2, #0
 800218c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800218e:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002190:	220a      	movs	r2, #10
 8002192:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002194:	4804      	ldr	r0, [pc, #16]	@ (80021a8 <MX_SPI1_Init+0x64>)
 8002196:	f001 fa01 	bl	800359c <HAL_SPI_Init>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80021a0:	f7ff fbf4 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	2000027c 	.word	0x2000027c
 80021ac:	40013000 	.word	0x40013000

080021b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b088      	sub	sp, #32
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0310 	add.w	r3, r7, #16
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002248 <HAL_SPI_MspInit+0x98>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d137      	bne.n	8002240 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021d0:	4b1e      	ldr	r3, [pc, #120]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	4a1d      	ldr	r2, [pc, #116]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021da:	6193      	str	r3, [r2, #24]
 80021dc:	4b1b      	ldr	r3, [pc, #108]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e8:	4b18      	ldr	r3, [pc, #96]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	4a17      	ldr	r2, [pc, #92]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021ee:	f043 0304 	orr.w	r3, r3, #4
 80021f2:	6193      	str	r3, [r2, #24]
 80021f4:	4b15      	ldr	r3, [pc, #84]	@ (800224c <HAL_SPI_MspInit+0x9c>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002200:	23a0      	movs	r3, #160	@ 0xa0
 8002202:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002204:	2302      	movs	r3, #2
 8002206:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002208:	2303      	movs	r3, #3
 800220a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	f107 0310 	add.w	r3, r7, #16
 8002210:	4619      	mov	r1, r3
 8002212:	480f      	ldr	r0, [pc, #60]	@ (8002250 <HAL_SPI_MspInit+0xa0>)
 8002214:	f000 fc02 	bl	8002a1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002218:	2340      	movs	r3, #64	@ 0x40
 800221a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4619      	mov	r1, r3
 800222a:	4809      	ldr	r0, [pc, #36]	@ (8002250 <HAL_SPI_MspInit+0xa0>)
 800222c:	f000 fbf6 	bl	8002a1c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	2023      	movs	r0, #35	@ 0x23
 8002236:	f000 fb42 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800223a:	2023      	movs	r0, #35	@ 0x23
 800223c:	f000 fb5b 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002240:	bf00      	nop
 8002242:	3720      	adds	r7, #32
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40013000 	.word	0x40013000
 800224c:	40021000 	.word	0x40021000
 8002250:	40010800 	.word	0x40010800

08002254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800225a:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <HAL_MspInit+0x5c>)
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	4a14      	ldr	r2, [pc, #80]	@ (80022b0 <HAL_MspInit+0x5c>)
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	6193      	str	r3, [r2, #24]
 8002266:	4b12      	ldr	r3, [pc, #72]	@ (80022b0 <HAL_MspInit+0x5c>)
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002272:	4b0f      	ldr	r3, [pc, #60]	@ (80022b0 <HAL_MspInit+0x5c>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	4a0e      	ldr	r2, [pc, #56]	@ (80022b0 <HAL_MspInit+0x5c>)
 8002278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800227c:	61d3      	str	r3, [r2, #28]
 800227e:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <HAL_MspInit+0x5c>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002286:	607b      	str	r3, [r7, #4]
 8002288:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800228a:	4b0a      	ldr	r3, [pc, #40]	@ (80022b4 <HAL_MspInit+0x60>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_MspInit+0x60>)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022a6:	bf00      	nop
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40010000 	.word	0x40010000

080022b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <NMI_Handler+0x4>

080022c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <HardFault_Handler+0x4>

080022c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022cc:	bf00      	nop
 80022ce:	e7fd      	b.n	80022cc <MemManage_Handler+0x4>

080022d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d4:	bf00      	nop
 80022d6:	e7fd      	b.n	80022d4 <BusFault_Handler+0x4>

080022d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022dc:	bf00      	nop
 80022de:	e7fd      	b.n	80022dc <UsageFault_Handler+0x4>

080022e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002308:	f000 f9c2 	bl	8002690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}

08002310 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002314:	2001      	movs	r0, #1
 8002316:	f000 fd37 	bl	8002d88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002324:	4802      	ldr	r0, [pc, #8]	@ (8002330 <TIM2_IRQHandler+0x10>)
 8002326:	f002 f8af 	bl	8004488 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	200002d8 	.word	0x200002d8

08002334 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002338:	4802      	ldr	r0, [pc, #8]	@ (8002344 <SPI1_IRQHandler+0x10>)
 800233a:	f001 fdb9 	bl	8003eb0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	2000027c 	.word	0x2000027c

08002348 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return 1;
 800234c:	2301      	movs	r3, #1
}
 800234e:	4618      	mov	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <_kill>:

int _kill(int pid, int sig)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002360:	f003 fb9e 	bl	8005aa0 <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	2216      	movs	r2, #22
 8002368:	601a      	str	r2, [r3, #0]
  return -1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <_exit>:

void _exit (int status)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800237e:	f04f 31ff 	mov.w	r1, #4294967295
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff ffe7 	bl	8002356 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002388:	bf00      	nop
 800238a:	e7fd      	b.n	8002388 <_exit+0x12>

0800238c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	e00a      	b.n	80023b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800239e:	f3af 8000 	nop.w
 80023a2:	4601      	mov	r1, r0
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	60ba      	str	r2, [r7, #8]
 80023aa:	b2ca      	uxtb	r2, r1
 80023ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	3301      	adds	r3, #1
 80023b2:	617b      	str	r3, [r7, #20]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	dbf0      	blt.n	800239e <_read+0x12>
  }

  return len;
 80023bc:	687b      	ldr	r3, [r7, #4]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	60f8      	str	r0, [r7, #12]
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	e009      	b.n	80023ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	1c5a      	adds	r2, r3, #1
 80023dc:	60ba      	str	r2, [r7, #8]
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3301      	adds	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	dbf1      	blt.n	80023d8 <_write+0x12>
  }
  return len;
 80023f4:	687b      	ldr	r3, [r7, #4]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <_close>:

int _close(int file)
{
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295
}
 800240a:	4618      	mov	r0, r3
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002424:	605a      	str	r2, [r3, #4]
  return 0;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr

08002432 <_isatty>:

int _isatty(int file)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800243a:	2301      	movs	r3, #1
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002446:	b480      	push	{r7}
 8002448:	b085      	sub	sp, #20
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
	...

08002460 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002468:	4a14      	ldr	r2, [pc, #80]	@ (80024bc <_sbrk+0x5c>)
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <_sbrk+0x60>)
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002474:	4b13      	ldr	r3, [pc, #76]	@ (80024c4 <_sbrk+0x64>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d102      	bne.n	8002482 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800247c:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <_sbrk+0x64>)
 800247e:	4a12      	ldr	r2, [pc, #72]	@ (80024c8 <_sbrk+0x68>)
 8002480:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002482:	4b10      	ldr	r3, [pc, #64]	@ (80024c4 <_sbrk+0x64>)
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4413      	add	r3, r2
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	429a      	cmp	r2, r3
 800248e:	d207      	bcs.n	80024a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002490:	f003 fb06 	bl	8005aa0 <__errno>
 8002494:	4603      	mov	r3, r0
 8002496:	220c      	movs	r2, #12
 8002498:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800249a:	f04f 33ff 	mov.w	r3, #4294967295
 800249e:	e009      	b.n	80024b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024a0:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024a6:	4b07      	ldr	r3, [pc, #28]	@ (80024c4 <_sbrk+0x64>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4413      	add	r3, r2
 80024ae:	4a05      	ldr	r2, [pc, #20]	@ (80024c4 <_sbrk+0x64>)
 80024b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024b2:	68fb      	ldr	r3, [r7, #12]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20005000 	.word	0x20005000
 80024c0:	00000400 	.word	0x00000400
 80024c4:	200002d4 	.word	0x200002d4
 80024c8:	200004e0 	.word	0x200004e0

080024cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024de:	f107 0308 	add.w	r3, r7, #8
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
 80024e8:	609a      	str	r2, [r3, #8]
 80024ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ec:	463b      	mov	r3, r7
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024f4:	4b1d      	ldr	r3, [pc, #116]	@ (800256c <MX_TIM2_Init+0x94>)
 80024f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80024fc:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <MX_TIM2_Init+0x94>)
 80024fe:	2247      	movs	r2, #71	@ 0x47
 8002500:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002502:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <MX_TIM2_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002508:	4b18      	ldr	r3, [pc, #96]	@ (800256c <MX_TIM2_Init+0x94>)
 800250a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800250e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002510:	4b16      	ldr	r3, [pc, #88]	@ (800256c <MX_TIM2_Init+0x94>)
 8002512:	2200      	movs	r2, #0
 8002514:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002516:	4b15      	ldr	r3, [pc, #84]	@ (800256c <MX_TIM2_Init+0x94>)
 8002518:	2280      	movs	r2, #128	@ 0x80
 800251a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800251c:	4813      	ldr	r0, [pc, #76]	@ (800256c <MX_TIM2_Init+0x94>)
 800251e:	f001 fed7 	bl	80042d0 <HAL_TIM_Base_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002528:	f7ff fa30 	bl	800198c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800252c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002530:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002532:	f107 0308 	add.w	r3, r7, #8
 8002536:	4619      	mov	r1, r3
 8002538:	480c      	ldr	r0, [pc, #48]	@ (800256c <MX_TIM2_Init+0x94>)
 800253a:	f002 f8b5 	bl	80046a8 <HAL_TIM_ConfigClockSource>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002544:	f7ff fa22 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254c:	2300      	movs	r3, #0
 800254e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002550:	463b      	mov	r3, r7
 8002552:	4619      	mov	r1, r3
 8002554:	4805      	ldr	r0, [pc, #20]	@ (800256c <MX_TIM2_Init+0x94>)
 8002556:	f002 fc55 	bl	8004e04 <HAL_TIMEx_MasterConfigSynchronization>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002560:	f7ff fa14 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	200002d8 	.word	0x200002d8

08002570 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002580:	d113      	bne.n	80025aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002582:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <HAL_TIM_Base_MspInit+0x44>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	4a0b      	ldr	r2, [pc, #44]	@ (80025b4 <HAL_TIM_Base_MspInit+0x44>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	61d3      	str	r3, [r2, #28]
 800258e:	4b09      	ldr	r3, [pc, #36]	@ (80025b4 <HAL_TIM_Base_MspInit+0x44>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800259a:	2200      	movs	r2, #0
 800259c:	2100      	movs	r1, #0
 800259e:	201c      	movs	r0, #28
 80025a0:	f000 f98d 	bl	80028be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025a4:	201c      	movs	r0, #28
 80025a6:	f000 f9a6 	bl	80028f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000

080025b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025b8:	f7ff ff88 	bl	80024cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025bc:	480b      	ldr	r0, [pc, #44]	@ (80025ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025be:	490c      	ldr	r1, [pc, #48]	@ (80025f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025c0:	4a0c      	ldr	r2, [pc, #48]	@ (80025f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80025c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c4:	e002      	b.n	80025cc <LoopCopyDataInit>

080025c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ca:	3304      	adds	r3, #4

080025cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d0:	d3f9      	bcc.n	80025c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025d2:	4a09      	ldr	r2, [pc, #36]	@ (80025f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025d4:	4c09      	ldr	r4, [pc, #36]	@ (80025fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d8:	e001      	b.n	80025de <LoopFillZerobss>

080025da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025dc:	3204      	adds	r2, #4

080025de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e0:	d3fb      	bcc.n	80025da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025e2:	f003 fa63 	bl	8005aac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025e6:	f7ff f89b 	bl	8001720 <main>
  bx lr
 80025ea:	4770      	bx	lr
  ldr r0, =_sdata
 80025ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80025f4:	08007f94 	.word	0x08007f94
  ldr r2, =_sbss
 80025f8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80025fc:	200004dc 	.word	0x200004dc

08002600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC1_2_IRQHandler>
	...

08002604 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002608:	4b08      	ldr	r3, [pc, #32]	@ (800262c <HAL_Init+0x28>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_Init+0x28>)
 800260e:	f043 0310 	orr.w	r3, r3, #16
 8002612:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002614:	2003      	movs	r0, #3
 8002616:	f000 f947 	bl	80028a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800261a:	200f      	movs	r0, #15
 800261c:	f000 f808 	bl	8002630 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002620:	f7ff fe18 	bl	8002254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40022000 	.word	0x40022000

08002630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <HAL_InitTick+0x54>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b12      	ldr	r3, [pc, #72]	@ (8002688 <HAL_InitTick+0x58>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	4619      	mov	r1, r3
 8002642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002646:	fbb3 f3f1 	udiv	r3, r3, r1
 800264a:	fbb2 f3f3 	udiv	r3, r2, r3
 800264e:	4618      	mov	r0, r3
 8002650:	f000 f95f 	bl	8002912 <HAL_SYSTICK_Config>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e00e      	b.n	800267c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b0f      	cmp	r3, #15
 8002662:	d80a      	bhi.n	800267a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002664:	2200      	movs	r2, #0
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	f04f 30ff 	mov.w	r0, #4294967295
 800266c:	f000 f927 	bl	80028be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002670:	4a06      	ldr	r2, [pc, #24]	@ (800268c <HAL_InitTick+0x5c>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	e000      	b.n	800267c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	20000008 	.word	0x20000008
 8002688:	20000010 	.word	0x20000010
 800268c:	2000000c 	.word	0x2000000c

08002690 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <HAL_IncTick+0x1c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_IncTick+0x20>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4413      	add	r3, r2
 80026a0:	4a03      	ldr	r2, [pc, #12]	@ (80026b0 <HAL_IncTick+0x20>)
 80026a2:	6013      	str	r3, [r2, #0]
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	20000010 	.word	0x20000010
 80026b0:	2000038c 	.word	0x2000038c

080026b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return uwTick;
 80026b8:	4b02      	ldr	r3, [pc, #8]	@ (80026c4 <HAL_GetTick+0x10>)
 80026ba:	681b      	ldr	r3, [r3, #0]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	2000038c 	.word	0x2000038c

080026c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d0:	f7ff fff0 	bl	80026b4 <HAL_GetTick>
 80026d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e0:	d005      	beq.n	80026ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_Delay+0x44>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	461a      	mov	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4413      	add	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ee:	bf00      	nop
 80026f0:	f7ff ffe0 	bl	80026b4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d8f7      	bhi.n	80026f0 <HAL_Delay+0x28>
  {
  }
}
 8002700:	bf00      	nop
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000010 	.word	0x20000010

08002710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002720:	4b0c      	ldr	r3, [pc, #48]	@ (8002754 <__NVIC_SetPriorityGrouping+0x44>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800272c:	4013      	ands	r3, r2
 800272e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002738:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800273c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002742:	4a04      	ldr	r2, [pc, #16]	@ (8002754 <__NVIC_SetPriorityGrouping+0x44>)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	60d3      	str	r3, [r2, #12]
}
 8002748:	bf00      	nop
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800275c:	4b04      	ldr	r3, [pc, #16]	@ (8002770 <__NVIC_GetPriorityGrouping+0x18>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	0a1b      	lsrs	r3, r3, #8
 8002762:	f003 0307 	and.w	r3, r3, #7
}
 8002766:	4618      	mov	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	2b00      	cmp	r3, #0
 8002784:	db0b      	blt.n	800279e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	f003 021f 	and.w	r2, r3, #31
 800278c:	4906      	ldr	r1, [pc, #24]	@ (80027a8 <__NVIC_EnableIRQ+0x34>)
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	095b      	lsrs	r3, r3, #5
 8002794:	2001      	movs	r0, #1
 8002796:	fa00 f202 	lsl.w	r2, r0, r2
 800279a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db0a      	blt.n	80027d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	490c      	ldr	r1, [pc, #48]	@ (80027f8 <__NVIC_SetPriority+0x4c>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	440b      	add	r3, r1
 80027d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d4:	e00a      	b.n	80027ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4908      	ldr	r1, [pc, #32]	@ (80027fc <__NVIC_SetPriority+0x50>)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	3b04      	subs	r3, #4
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	440b      	add	r3, r1
 80027ea:	761a      	strb	r2, [r3, #24]
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	e000e100 	.word	0xe000e100
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002800:	b480      	push	{r7}
 8002802:	b089      	sub	sp, #36	@ 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	2b04      	cmp	r3, #4
 800281c:	bf28      	it	cs
 800281e:	2304      	movcs	r3, #4
 8002820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3304      	adds	r3, #4
 8002826:	2b06      	cmp	r3, #6
 8002828:	d902      	bls.n	8002830 <NVIC_EncodePriority+0x30>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3b03      	subs	r3, #3
 800282e:	e000      	b.n	8002832 <NVIC_EncodePriority+0x32>
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43da      	mvns	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002848:	f04f 31ff 	mov.w	r1, #4294967295
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	43d9      	mvns	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	4313      	orrs	r3, r2
         );
}
 800285a:	4618      	mov	r0, r3
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3b01      	subs	r3, #1
 8002870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002874:	d301      	bcc.n	800287a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2301      	movs	r3, #1
 8002878:	e00f      	b.n	800289a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287a:	4a0a      	ldr	r2, [pc, #40]	@ (80028a4 <SysTick_Config+0x40>)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002882:	210f      	movs	r1, #15
 8002884:	f04f 30ff 	mov.w	r0, #4294967295
 8002888:	f7ff ff90 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800288c:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <SysTick_Config+0x40>)
 800288e:	2200      	movs	r2, #0
 8002890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002892:	4b04      	ldr	r3, [pc, #16]	@ (80028a4 <SysTick_Config+0x40>)
 8002894:	2207      	movs	r2, #7
 8002896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	e000e010 	.word	0xe000e010

080028a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f7ff ff2d 	bl	8002710 <__NVIC_SetPriorityGrouping>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028be:	b580      	push	{r7, lr}
 80028c0:	b086      	sub	sp, #24
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	60b9      	str	r1, [r7, #8]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d0:	f7ff ff42 	bl	8002758 <__NVIC_GetPriorityGrouping>
 80028d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff ff90 	bl	8002800 <NVIC_EncodePriority>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff5f 	bl	80027ac <__NVIC_SetPriority>
}
 80028ee:	bf00      	nop
 80028f0:	3718      	adds	r7, #24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	4603      	mov	r3, r0
 80028fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff35 	bl	8002774 <__NVIC_EnableIRQ>
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff ffa2 	bl	8002864 <SysTick_Config>
 8002920:	4603      	mov	r3, r0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002934:	2300      	movs	r3, #0
 8002936:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d005      	beq.n	8002950 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2204      	movs	r2, #4
 8002948:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	73fb      	strb	r3, [r7, #15]
 800294e:	e051      	b.n	80029f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 020e 	bic.w	r2, r2, #14
 800295e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0201 	bic.w	r2, r2, #1
 800296e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a22      	ldr	r2, [pc, #136]	@ (8002a00 <HAL_DMA_Abort_IT+0xd4>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d029      	beq.n	80029ce <HAL_DMA_Abort_IT+0xa2>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a21      	ldr	r2, [pc, #132]	@ (8002a04 <HAL_DMA_Abort_IT+0xd8>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d022      	beq.n	80029ca <HAL_DMA_Abort_IT+0x9e>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a1f      	ldr	r2, [pc, #124]	@ (8002a08 <HAL_DMA_Abort_IT+0xdc>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d01a      	beq.n	80029c4 <HAL_DMA_Abort_IT+0x98>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1e      	ldr	r2, [pc, #120]	@ (8002a0c <HAL_DMA_Abort_IT+0xe0>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d012      	beq.n	80029be <HAL_DMA_Abort_IT+0x92>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a1c      	ldr	r2, [pc, #112]	@ (8002a10 <HAL_DMA_Abort_IT+0xe4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d00a      	beq.n	80029b8 <HAL_DMA_Abort_IT+0x8c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002a14 <HAL_DMA_Abort_IT+0xe8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d102      	bne.n	80029b2 <HAL_DMA_Abort_IT+0x86>
 80029ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029b0:	e00e      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029b6:	e00b      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029bc:	e008      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029c2:	e005      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029c8:	e002      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029ca:	2310      	movs	r3, #16
 80029cc:	e000      	b.n	80029d0 <HAL_DMA_Abort_IT+0xa4>
 80029ce:	2301      	movs	r3, #1
 80029d0:	4a11      	ldr	r2, [pc, #68]	@ (8002a18 <HAL_DMA_Abort_IT+0xec>)
 80029d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	4798      	blx	r3
    } 
  }
  return status;
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40020008 	.word	0x40020008
 8002a04:	4002001c 	.word	0x4002001c
 8002a08:	40020030 	.word	0x40020030
 8002a0c:	40020044 	.word	0x40020044
 8002a10:	40020058 	.word	0x40020058
 8002a14:	4002006c 	.word	0x4002006c
 8002a18:	40020000 	.word	0x40020000

08002a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b08b      	sub	sp, #44	@ 0x2c
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a26:	2300      	movs	r3, #0
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2e:	e169      	b.n	8002d04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a30:	2201      	movs	r2, #1
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	f040 8158 	bne.w	8002cfe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4a9a      	ldr	r2, [pc, #616]	@ (8002cbc <HAL_GPIO_Init+0x2a0>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d05e      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
 8002a58:	4a98      	ldr	r2, [pc, #608]	@ (8002cbc <HAL_GPIO_Init+0x2a0>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d875      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a5e:	4a98      	ldr	r2, [pc, #608]	@ (8002cc0 <HAL_GPIO_Init+0x2a4>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d058      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
 8002a64:	4a96      	ldr	r2, [pc, #600]	@ (8002cc0 <HAL_GPIO_Init+0x2a4>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d86f      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a6a:	4a96      	ldr	r2, [pc, #600]	@ (8002cc4 <HAL_GPIO_Init+0x2a8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d052      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
 8002a70:	4a94      	ldr	r2, [pc, #592]	@ (8002cc4 <HAL_GPIO_Init+0x2a8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d869      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a76:	4a94      	ldr	r2, [pc, #592]	@ (8002cc8 <HAL_GPIO_Init+0x2ac>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d04c      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
 8002a7c:	4a92      	ldr	r2, [pc, #584]	@ (8002cc8 <HAL_GPIO_Init+0x2ac>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d863      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a82:	4a92      	ldr	r2, [pc, #584]	@ (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d046      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
 8002a88:	4a90      	ldr	r2, [pc, #576]	@ (8002ccc <HAL_GPIO_Init+0x2b0>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d85d      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a8e:	2b12      	cmp	r3, #18
 8002a90:	d82a      	bhi.n	8002ae8 <HAL_GPIO_Init+0xcc>
 8002a92:	2b12      	cmp	r3, #18
 8002a94:	d859      	bhi.n	8002b4a <HAL_GPIO_Init+0x12e>
 8002a96:	a201      	add	r2, pc, #4	@ (adr r2, 8002a9c <HAL_GPIO_Init+0x80>)
 8002a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9c:	08002b17 	.word	0x08002b17
 8002aa0:	08002af1 	.word	0x08002af1
 8002aa4:	08002b03 	.word	0x08002b03
 8002aa8:	08002b45 	.word	0x08002b45
 8002aac:	08002b4b 	.word	0x08002b4b
 8002ab0:	08002b4b 	.word	0x08002b4b
 8002ab4:	08002b4b 	.word	0x08002b4b
 8002ab8:	08002b4b 	.word	0x08002b4b
 8002abc:	08002b4b 	.word	0x08002b4b
 8002ac0:	08002b4b 	.word	0x08002b4b
 8002ac4:	08002b4b 	.word	0x08002b4b
 8002ac8:	08002b4b 	.word	0x08002b4b
 8002acc:	08002b4b 	.word	0x08002b4b
 8002ad0:	08002b4b 	.word	0x08002b4b
 8002ad4:	08002b4b 	.word	0x08002b4b
 8002ad8:	08002b4b 	.word	0x08002b4b
 8002adc:	08002b4b 	.word	0x08002b4b
 8002ae0:	08002af9 	.word	0x08002af9
 8002ae4:	08002b0d 	.word	0x08002b0d
 8002ae8:	4a79      	ldr	r2, [pc, #484]	@ (8002cd0 <HAL_GPIO_Init+0x2b4>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d013      	beq.n	8002b16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002aee:	e02c      	b.n	8002b4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	623b      	str	r3, [r7, #32]
          break;
 8002af6:	e029      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	3304      	adds	r3, #4
 8002afe:	623b      	str	r3, [r7, #32]
          break;
 8002b00:	e024      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	3308      	adds	r3, #8
 8002b08:	623b      	str	r3, [r7, #32]
          break;
 8002b0a:	e01f      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	330c      	adds	r3, #12
 8002b12:	623b      	str	r3, [r7, #32]
          break;
 8002b14:	e01a      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d102      	bne.n	8002b24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b1e:	2304      	movs	r3, #4
 8002b20:	623b      	str	r3, [r7, #32]
          break;
 8002b22:	e013      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b2c:	2308      	movs	r3, #8
 8002b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	611a      	str	r2, [r3, #16]
          break;
 8002b36:	e009      	b.n	8002b4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b38:	2308      	movs	r3, #8
 8002b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	615a      	str	r2, [r3, #20]
          break;
 8002b42:	e003      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b44:	2300      	movs	r3, #0
 8002b46:	623b      	str	r3, [r7, #32]
          break;
 8002b48:	e000      	b.n	8002b4c <HAL_GPIO_Init+0x130>
          break;
 8002b4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	2bff      	cmp	r3, #255	@ 0xff
 8002b50:	d801      	bhi.n	8002b56 <HAL_GPIO_Init+0x13a>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	e001      	b.n	8002b5a <HAL_GPIO_Init+0x13e>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	2bff      	cmp	r3, #255	@ 0xff
 8002b60:	d802      	bhi.n	8002b68 <HAL_GPIO_Init+0x14c>
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	e002      	b.n	8002b6e <HAL_GPIO_Init+0x152>
 8002b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6a:	3b08      	subs	r3, #8
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	210f      	movs	r1, #15
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	401a      	ands	r2, r3
 8002b80:	6a39      	ldr	r1, [r7, #32]
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	fa01 f303 	lsl.w	r3, r1, r3
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f000 80b1 	beq.w	8002cfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8002cd4 <HAL_GPIO_Init+0x2b8>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	4a4c      	ldr	r2, [pc, #304]	@ (8002cd4 <HAL_GPIO_Init+0x2b8>)
 8002ba2:	f043 0301 	orr.w	r3, r3, #1
 8002ba6:	6193      	str	r3, [r2, #24]
 8002ba8:	4b4a      	ldr	r3, [pc, #296]	@ (8002cd4 <HAL_GPIO_Init+0x2b8>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bb4:	4a48      	ldr	r2, [pc, #288]	@ (8002cd8 <HAL_GPIO_Init+0x2bc>)
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	3302      	adds	r3, #2
 8002bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	220f      	movs	r2, #15
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a40      	ldr	r2, [pc, #256]	@ (8002cdc <HAL_GPIO_Init+0x2c0>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d013      	beq.n	8002c08 <HAL_GPIO_Init+0x1ec>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3f      	ldr	r2, [pc, #252]	@ (8002ce0 <HAL_GPIO_Init+0x2c4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d00d      	beq.n	8002c04 <HAL_GPIO_Init+0x1e8>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a3e      	ldr	r2, [pc, #248]	@ (8002ce4 <HAL_GPIO_Init+0x2c8>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d007      	beq.n	8002c00 <HAL_GPIO_Init+0x1e4>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8002ce8 <HAL_GPIO_Init+0x2cc>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d101      	bne.n	8002bfc <HAL_GPIO_Init+0x1e0>
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e006      	b.n	8002c0a <HAL_GPIO_Init+0x1ee>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	e004      	b.n	8002c0a <HAL_GPIO_Init+0x1ee>
 8002c00:	2302      	movs	r3, #2
 8002c02:	e002      	b.n	8002c0a <HAL_GPIO_Init+0x1ee>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <HAL_GPIO_Init+0x1ee>
 8002c08:	2300      	movs	r3, #0
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c0c:	f002 0203 	and.w	r2, r2, #3
 8002c10:	0092      	lsls	r2, r2, #2
 8002c12:	4093      	lsls	r3, r2
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c1a:	492f      	ldr	r1, [pc, #188]	@ (8002cd8 <HAL_GPIO_Init+0x2bc>)
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d006      	beq.n	8002c42 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c34:	4b2d      	ldr	r3, [pc, #180]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	492c      	ldr	r1, [pc, #176]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	608b      	str	r3, [r1, #8]
 8002c40:	e006      	b.n	8002c50 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c42:	4b2a      	ldr	r3, [pc, #168]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	4928      	ldr	r1, [pc, #160]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d006      	beq.n	8002c6a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c5c:	4b23      	ldr	r3, [pc, #140]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	4922      	ldr	r1, [pc, #136]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60cb      	str	r3, [r1, #12]
 8002c68:	e006      	b.n	8002c78 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c6a:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	491e      	ldr	r1, [pc, #120]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d006      	beq.n	8002c92 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c84:	4b19      	ldr	r3, [pc, #100]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	4918      	ldr	r1, [pc, #96]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
 8002c90:	e006      	b.n	8002ca0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c92:	4b16      	ldr	r3, [pc, #88]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c94:	685a      	ldr	r2, [r3, #4]
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	4914      	ldr	r1, [pc, #80]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d021      	beq.n	8002cf0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cac:	4b0f      	ldr	r3, [pc, #60]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	490e      	ldr	r1, [pc, #56]	@ (8002cec <HAL_GPIO_Init+0x2d0>)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	600b      	str	r3, [r1, #0]
 8002cb8:	e021      	b.n	8002cfe <HAL_GPIO_Init+0x2e2>
 8002cba:	bf00      	nop
 8002cbc:	10320000 	.word	0x10320000
 8002cc0:	10310000 	.word	0x10310000
 8002cc4:	10220000 	.word	0x10220000
 8002cc8:	10210000 	.word	0x10210000
 8002ccc:	10120000 	.word	0x10120000
 8002cd0:	10110000 	.word	0x10110000
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	40010000 	.word	0x40010000
 8002cdc:	40010800 	.word	0x40010800
 8002ce0:	40010c00 	.word	0x40010c00
 8002ce4:	40011000 	.word	0x40011000
 8002ce8:	40011400 	.word	0x40011400
 8002cec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <HAL_GPIO_Init+0x304>)
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	4909      	ldr	r1, [pc, #36]	@ (8002d20 <HAL_GPIO_Init+0x304>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	3301      	adds	r3, #1
 8002d02:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f47f ae8e 	bne.w	8002a30 <HAL_GPIO_Init+0x14>
  }
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	372c      	adds	r7, #44	@ 0x2c
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bc80      	pop	{r7}
 8002d1e:	4770      	bx	lr
 8002d20:	40010400 	.word	0x40010400

08002d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	807b      	strh	r3, [r7, #2]
 8002d30:	4613      	mov	r3, r2
 8002d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d34:	787b      	ldrb	r3, [r7, #1]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d3a:	887a      	ldrh	r2, [r7, #2]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d40:	e003      	b.n	8002d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	041a      	lsls	r2, r3, #16
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	611a      	str	r2, [r3, #16]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d66:	887a      	ldrh	r2, [r7, #2]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	041a      	lsls	r2, r3, #16
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	43d9      	mvns	r1, r3
 8002d72:	887b      	ldrh	r3, [r7, #2]
 8002d74:	400b      	ands	r3, r1
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	611a      	str	r2, [r3, #16]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bc80      	pop	{r7}
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d92:	4b08      	ldr	r3, [pc, #32]	@ (8002db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d006      	beq.n	8002dac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d9e:	4a05      	ldr	r2, [pc, #20]	@ (8002db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 f806 	bl	8002db8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40010400 	.word	0x40010400

08002db8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e272      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8087 	beq.w	8002efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dec:	4b92      	ldr	r3, [pc, #584]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d00c      	beq.n	8002e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002df8:	4b8f      	ldr	r3, [pc, #572]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d112      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
 8002e04:	4b8c      	ldr	r3, [pc, #560]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e10:	d10b      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e12:	4b89      	ldr	r3, [pc, #548]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d06c      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d168      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e24c      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e32:	d106      	bne.n	8002e42 <HAL_RCC_OscConfig+0x76>
 8002e34:	4b80      	ldr	r3, [pc, #512]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a7f      	ldr	r2, [pc, #508]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	e02e      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x98>
 8002e4a:	4b7b      	ldr	r3, [pc, #492]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a7a      	ldr	r2, [pc, #488]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b78      	ldr	r3, [pc, #480]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a77      	ldr	r2, [pc, #476]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e01d      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e6c:	d10c      	bne.n	8002e88 <HAL_RCC_OscConfig+0xbc>
 8002e6e:	4b72      	ldr	r3, [pc, #456]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a71      	ldr	r2, [pc, #452]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	e00b      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e88:	4b6b      	ldr	r3, [pc, #428]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	4b68      	ldr	r3, [pc, #416]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a67      	ldr	r2, [pc, #412]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea8:	f7ff fc04 	bl	80026b4 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb0:	f7ff fc00 	bl	80026b4 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b64      	cmp	r3, #100	@ 0x64
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e200      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0xe4>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed0:	f7ff fbf0 	bl	80026b4 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed8:	f7ff fbec 	bl	80026b4 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b64      	cmp	r3, #100	@ 0x64
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e1ec      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	4b53      	ldr	r3, [pc, #332]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x10c>
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d063      	beq.n	8002fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f06:	4b4c      	ldr	r3, [pc, #304]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f12:	4b49      	ldr	r3, [pc, #292]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d11c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
 8002f1e:	4b46      	ldr	r3, [pc, #280]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d116      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2a:	4b43      	ldr	r3, [pc, #268]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e1c0      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f42:	4b3d      	ldr	r3, [pc, #244]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	4939      	ldr	r1, [pc, #228]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f56:	e03a      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d020      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f60:	4b36      	ldr	r3, [pc, #216]	@ (800303c <HAL_RCC_OscConfig+0x270>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7ff fba5 	bl	80026b4 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f6e:	f7ff fba1 	bl	80026b4 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e1a1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	4b2d      	ldr	r3, [pc, #180]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f0      	beq.n	8002f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8c:	4b2a      	ldr	r3, [pc, #168]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4927      	ldr	r1, [pc, #156]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	600b      	str	r3, [r1, #0]
 8002fa0:	e015      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa2:	4b26      	ldr	r3, [pc, #152]	@ (800303c <HAL_RCC_OscConfig+0x270>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7ff fb84 	bl	80026b4 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb0:	f7ff fb80 	bl	80026b4 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e180      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d03a      	beq.n	8003050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d019      	beq.n	8003016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe2:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe8:	f7ff fb64 	bl	80026b4 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff0:	f7ff fb60 	bl	80026b4 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e160      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	4b0d      	ldr	r3, [pc, #52]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800300e:	2001      	movs	r0, #1
 8003010:	f000 faa6 	bl	8003560 <RCC_Delay>
 8003014:	e01c      	b.n	8003050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003016:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <HAL_RCC_OscConfig+0x274>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301c:	f7ff fb4a 	bl	80026b4 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003022:	e00f      	b.n	8003044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003024:	f7ff fb46 	bl	80026b4 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d908      	bls.n	8003044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e146      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	42420000 	.word	0x42420000
 8003040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003044:	4b92      	ldr	r3, [pc, #584]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e9      	bne.n	8003024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a6 	beq.w	80031aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800305e:	2300      	movs	r3, #0
 8003060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003062:	4b8b      	ldr	r3, [pc, #556]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10d      	bne.n	800308a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306e:	4b88      	ldr	r3, [pc, #544]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	4a87      	ldr	r2, [pc, #540]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003078:	61d3      	str	r3, [r2, #28]
 800307a:	4b85      	ldr	r3, [pc, #532]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003086:	2301      	movs	r3, #1
 8003088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308a:	4b82      	ldr	r3, [pc, #520]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003092:	2b00      	cmp	r3, #0
 8003094:	d118      	bne.n	80030c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003096:	4b7f      	ldr	r3, [pc, #508]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a7e      	ldr	r2, [pc, #504]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800309c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a2:	f7ff fb07 	bl	80026b4 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030aa:	f7ff fb03 	bl	80026b4 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b64      	cmp	r3, #100	@ 0x64
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e103      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030bc:	4b75      	ldr	r3, [pc, #468]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d106      	bne.n	80030de <HAL_RCC_OscConfig+0x312>
 80030d0:	4b6f      	ldr	r3, [pc, #444]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6213      	str	r3, [r2, #32]
 80030dc:	e02d      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RCC_OscConfig+0x334>
 80030e6:	4b6a      	ldr	r3, [pc, #424]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	4a69      	ldr	r2, [pc, #420]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	f023 0301 	bic.w	r3, r3, #1
 80030f0:	6213      	str	r3, [r2, #32]
 80030f2:	4b67      	ldr	r3, [pc, #412]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4a66      	ldr	r2, [pc, #408]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f8:	f023 0304 	bic.w	r3, r3, #4
 80030fc:	6213      	str	r3, [r2, #32]
 80030fe:	e01c      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b05      	cmp	r3, #5
 8003106:	d10c      	bne.n	8003122 <HAL_RCC_OscConfig+0x356>
 8003108:	4b61      	ldr	r3, [pc, #388]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	4a60      	ldr	r2, [pc, #384]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	6213      	str	r3, [r2, #32]
 8003114:	4b5e      	ldr	r3, [pc, #376]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	4a5d      	ldr	r2, [pc, #372]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6213      	str	r3, [r2, #32]
 8003120:	e00b      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003122:	4b5b      	ldr	r3, [pc, #364]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	4a5a      	ldr	r2, [pc, #360]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	6213      	str	r3, [r2, #32]
 800312e:	4b58      	ldr	r3, [pc, #352]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4a57      	ldr	r2, [pc, #348]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003134:	f023 0304 	bic.w	r3, r3, #4
 8003138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d015      	beq.n	800316e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003142:	f7ff fab7 	bl	80026b4 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003148:	e00a      	b.n	8003160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7ff fab3 	bl	80026b4 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003158:	4293      	cmp	r3, r2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e0b1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	4b4b      	ldr	r3, [pc, #300]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ee      	beq.n	800314a <HAL_RCC_OscConfig+0x37e>
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316e:	f7ff faa1 	bl	80026b4 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003174:	e00a      	b.n	800318c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003176:	f7ff fa9d 	bl	80026b4 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003184:	4293      	cmp	r3, r2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e09b      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	4b40      	ldr	r3, [pc, #256]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1ee      	bne.n	8003176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003198:	7dfb      	ldrb	r3, [r7, #23]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800319e:	4b3c      	ldr	r3, [pc, #240]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	4a3b      	ldr	r2, [pc, #236]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f000 8087 	beq.w	80032c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031b4:	4b36      	ldr	r3, [pc, #216]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d061      	beq.n	8003284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d146      	bne.n	8003256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c8:	4b33      	ldr	r3, [pc, #204]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ce:	f7ff fa71 	bl	80026b4 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d6:	f7ff fa6d 	bl	80026b4 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e06d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e8:	4b29      	ldr	r3, [pc, #164]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f0      	bne.n	80031d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fc:	d108      	bne.n	8003210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031fe:	4b24      	ldr	r3, [pc, #144]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	4921      	ldr	r1, [pc, #132]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003210:	4b1f      	ldr	r3, [pc, #124]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a19      	ldr	r1, [r3, #32]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	430b      	orrs	r3, r1
 8003222:	491b      	ldr	r1, [pc, #108]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003228:	4b1b      	ldr	r3, [pc, #108]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7ff fa41 	bl	80026b4 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003236:	f7ff fa3d 	bl	80026b4 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e03d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003248:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x46a>
 8003254:	e035      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b10      	ldr	r3, [pc, #64]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7ff fa2a 	bl	80026b4 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7ff fa26 	bl	80026b4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e026      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003276:	4b06      	ldr	r3, [pc, #24]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x498>
 8003282:	e01e      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d107      	bne.n	800329c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e019      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003290:	40021000 	.word	0x40021000
 8003294:	40007000 	.word	0x40007000
 8003298:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_RCC_OscConfig+0x500>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d106      	bne.n	80032be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d001      	beq.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40021000 	.word	0x40021000

080032d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0d0      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e4:	4b6a      	ldr	r3, [pc, #424]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d910      	bls.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f2:	4b67      	ldr	r3, [pc, #412]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 0207 	bic.w	r2, r3, #7
 80032fa:	4965      	ldr	r1, [pc, #404]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003302:	4b63      	ldr	r3, [pc, #396]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d001      	beq.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0b8      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d020      	beq.n	8003362 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800332c:	4b59      	ldr	r3, [pc, #356]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a58      	ldr	r2, [pc, #352]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003336:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003344:	4b53      	ldr	r3, [pc, #332]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a52      	ldr	r2, [pc, #328]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800334e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003350:	4b50      	ldr	r3, [pc, #320]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	494d      	ldr	r1, [pc, #308]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d040      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d107      	bne.n	8003386 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003376:	4b47      	ldr	r3, [pc, #284]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d115      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e07f      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338e:	4b41      	ldr	r3, [pc, #260]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e073      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339e:	4b3d      	ldr	r3, [pc, #244]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e06b      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ae:	4b39      	ldr	r3, [pc, #228]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f023 0203 	bic.w	r2, r3, #3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4936      	ldr	r1, [pc, #216]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033c0:	f7ff f978 	bl	80026b4 <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7ff f974 	bl	80026b4 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e053      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	4b2d      	ldr	r3, [pc, #180]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 020c 	and.w	r2, r3, #12
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1eb      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f0:	4b27      	ldr	r3, [pc, #156]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d210      	bcs.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4b24      	ldr	r3, [pc, #144]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f023 0207 	bic.w	r2, r3, #7
 8003406:	4922      	ldr	r1, [pc, #136]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340e:	4b20      	ldr	r3, [pc, #128]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e032      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800342c:	4b19      	ldr	r3, [pc, #100]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4916      	ldr	r1, [pc, #88]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800344a:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	490e      	ldr	r1, [pc, #56]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800345e:	f000 f821 	bl	80034a4 <HAL_RCC_GetSysClockFreq>
 8003462:	4602      	mov	r2, r0
 8003464:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	490a      	ldr	r1, [pc, #40]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	5ccb      	ldrb	r3, [r1, r3]
 8003472:	fa22 f303 	lsr.w	r3, r2, r3
 8003476:	4a09      	ldr	r2, [pc, #36]	@ (800349c <HAL_RCC_ClockConfig+0x1cc>)
 8003478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800347a:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <HAL_RCC_ClockConfig+0x1d0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7ff f8d6 	bl	8002630 <HAL_InitTick>

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40022000 	.word	0x40022000
 8003494:	40021000 	.word	0x40021000
 8003498:	08007bec 	.word	0x08007bec
 800349c:	20000008 	.word	0x20000008
 80034a0:	2000000c 	.word	0x2000000c

080034a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	2300      	movs	r3, #0
 80034b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034be:	4b1e      	ldr	r3, [pc, #120]	@ (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x30>
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d003      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x36>
 80034d2:	e027      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034d4:	4b19      	ldr	r3, [pc, #100]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 80034d6:	613b      	str	r3, [r7, #16]
      break;
 80034d8:	e027      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	0c9b      	lsrs	r3, r3, #18
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034e4:	5cd3      	ldrb	r3, [r2, r3]
 80034e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d010      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034f2:	4b11      	ldr	r3, [pc, #68]	@ (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	0c5b      	lsrs	r3, r3, #17
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	4a11      	ldr	r2, [pc, #68]	@ (8003544 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034fe:	5cd3      	ldrb	r3, [r2, r3]
 8003500:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a0d      	ldr	r2, [pc, #52]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003506:	fb03 f202 	mul.w	r2, r3, r2
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e004      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a0c      	ldr	r2, [pc, #48]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003518:	fb02 f303 	mul.w	r3, r2, r3
 800351c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	613b      	str	r3, [r7, #16]
      break;
 8003522:	e002      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003526:	613b      	str	r3, [r7, #16]
      break;
 8003528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352a:	693b      	ldr	r3, [r7, #16]
}
 800352c:	4618      	mov	r0, r3
 800352e:	371c      	adds	r7, #28
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000
 800353c:	007a1200 	.word	0x007a1200
 8003540:	08007bfc 	.word	0x08007bfc
 8003544:	08007c0c 	.word	0x08007c0c
 8003548:	003d0900 	.word	0x003d0900

0800354c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003550:	4b02      	ldr	r3, [pc, #8]	@ (800355c <HAL_RCC_GetHCLKFreq+0x10>)
 8003552:	681b      	ldr	r3, [r3, #0]
}
 8003554:	4618      	mov	r0, r3
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	20000008 	.word	0x20000008

08003560 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003568:	4b0a      	ldr	r3, [pc, #40]	@ (8003594 <RCC_Delay+0x34>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a0a      	ldr	r2, [pc, #40]	@ (8003598 <RCC_Delay+0x38>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	0a5b      	lsrs	r3, r3, #9
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	fb02 f303 	mul.w	r3, r2, r3
 800357a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800357c:	bf00      	nop
  }
  while (Delay --);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	1e5a      	subs	r2, r3, #1
 8003582:	60fa      	str	r2, [r7, #12]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1f9      	bne.n	800357c <RCC_Delay+0x1c>
}
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	3714      	adds	r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	20000008 	.word	0x20000008
 8003598:	10624dd3 	.word	0x10624dd3

0800359c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e076      	b.n	800369c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d108      	bne.n	80035c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035be:	d009      	beq.n	80035d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	61da      	str	r2, [r3, #28]
 80035c6:	e005      	b.n	80035d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d106      	bne.n	80035f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7fe fdde 	bl	80021b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800360a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800361c:	431a      	orrs	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003626:	431a      	orrs	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	431a      	orrs	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003644:	431a      	orrs	r2, r3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800364e:	431a      	orrs	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003658:	ea42 0103 	orr.w	r1, r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	0c1a      	lsrs	r2, r3, #16
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f002 0204 	and.w	r2, r2, #4
 800367a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800368a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036b4:	f7fe fffe 	bl	80026b4 <HAL_GetTick>
 80036b8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80036ba:	88fb      	ldrh	r3, [r7, #6]
 80036bc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d001      	beq.n	80036ce <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80036ca:	2302      	movs	r3, #2
 80036cc:	e12a      	b.n	8003924 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d002      	beq.n	80036da <HAL_SPI_Transmit+0x36>
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e122      	b.n	8003924 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_SPI_Transmit+0x48>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e11b      	b.n	8003924 <HAL_SPI_Transmit+0x280>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2203      	movs	r2, #3
 80036f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	88fa      	ldrh	r2, [r7, #6]
 800370c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	88fa      	ldrh	r2, [r7, #6]
 8003712:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800373a:	d10f      	bne.n	800375c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800374a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800375a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003766:	2b40      	cmp	r3, #64	@ 0x40
 8003768:	d007      	beq.n	800377a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003778:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003782:	d152      	bne.n	800382a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d002      	beq.n	8003792 <HAL_SPI_Transmit+0xee>
 800378c:	8b7b      	ldrh	r3, [r7, #26]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d145      	bne.n	800381e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003796:	881a      	ldrh	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a2:	1c9a      	adds	r2, r3, #2
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037b6:	e032      	b.n	800381e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d112      	bne.n	80037ec <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	881a      	ldrh	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	1c9a      	adds	r2, r3, #2
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80037ea:	e018      	b.n	800381e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037ec:	f7fe ff62 	bl	80026b4 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d803      	bhi.n	8003804 <HAL_SPI_Transmit+0x160>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003802:	d102      	bne.n	800380a <HAL_SPI_Transmit+0x166>
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e082      	b.n	8003924 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1c7      	bne.n	80037b8 <HAL_SPI_Transmit+0x114>
 8003828:	e053      	b.n	80038d2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <HAL_SPI_Transmit+0x194>
 8003832:	8b7b      	ldrh	r3, [r7, #26]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d147      	bne.n	80038c8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	330c      	adds	r3, #12
 8003842:	7812      	ldrb	r2, [r2, #0]
 8003844:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003854:	b29b      	uxth	r3, r3
 8003856:	3b01      	subs	r3, #1
 8003858:	b29a      	uxth	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800385e:	e033      	b.n	80038c8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b02      	cmp	r3, #2
 800386c:	d113      	bne.n	8003896 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	330c      	adds	r3, #12
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800388a:	b29b      	uxth	r3, r3
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003894:	e018      	b.n	80038c8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003896:	f7fe ff0d 	bl	80026b4 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d803      	bhi.n	80038ae <HAL_SPI_Transmit+0x20a>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ac:	d102      	bne.n	80038b4 <HAL_SPI_Transmit+0x210>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d109      	bne.n	80038c8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80038c4:	2303      	movs	r3, #3
 80038c6:	e02d      	b.n	8003924 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1c6      	bne.n	8003860 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	6839      	ldr	r1, [r7, #0]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fcc8 	bl	800426c <SPI_EndRxTxTransaction>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10a      	bne.n	8003906 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003922:	2300      	movs	r3, #0
  }
}
 8003924:	4618      	mov	r0, r3
 8003926:	3720      	adds	r7, #32
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b088      	sub	sp, #32
 8003930:	af02      	add	r7, sp, #8
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	603b      	str	r3, [r7, #0]
 8003938:	4613      	mov	r3, r2
 800393a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	d001      	beq.n	800394c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
 800394a:	e104      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003954:	d112      	bne.n	800397c <HAL_SPI_Receive+0x50>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10e      	bne.n	800397c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2204      	movs	r2, #4
 8003962:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003966:	88fa      	ldrh	r2, [r7, #6]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	4613      	mov	r3, r2
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f8f3 	bl	8003b5e <HAL_SPI_TransmitReceive>
 8003978:	4603      	mov	r3, r0
 800397a:	e0ec      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800397c:	f7fe fe9a 	bl	80026b4 <HAL_GetTick>
 8003980:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_SPI_Receive+0x62>
 8003988:	88fb      	ldrh	r3, [r7, #6]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e0e1      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003998:	2b01      	cmp	r3, #1
 800399a:	d101      	bne.n	80039a0 <HAL_SPI_Receive+0x74>
 800399c:	2302      	movs	r3, #2
 800399e:	e0da      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2204      	movs	r2, #4
 80039ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	68ba      	ldr	r2, [r7, #8]
 80039ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	88fa      	ldrh	r2, [r7, #6]
 80039c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	88fa      	ldrh	r2, [r7, #6]
 80039c6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ee:	d10f      	bne.n	8003a10 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a0e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a1a:	2b40      	cmp	r3, #64	@ 0x40
 8003a1c:	d007      	beq.n	8003a2e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a2c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d170      	bne.n	8003b18 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a36:	e035      	b.n	8003aa4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d115      	bne.n	8003a72 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f103 020c 	add.w	r2, r3, #12
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a52:	7812      	ldrb	r2, [r2, #0]
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a70:	e018      	b.n	8003aa4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a72:	f7fe fe1f 	bl	80026b4 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d803      	bhi.n	8003a8a <HAL_SPI_Receive+0x15e>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a88:	d102      	bne.n	8003a90 <HAL_SPI_Receive+0x164>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d109      	bne.n	8003aa4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e058      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1c4      	bne.n	8003a38 <HAL_SPI_Receive+0x10c>
 8003aae:	e038      	b.n	8003b22 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d113      	bne.n	8003ae6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	b292      	uxth	r2, r2
 8003aca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad0:	1c9a      	adds	r2, r3, #2
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ae4:	e018      	b.n	8003b18 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ae6:	f7fe fde5 	bl	80026b4 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d803      	bhi.n	8003afe <HAL_SPI_Receive+0x1d2>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afc:	d102      	bne.n	8003b04 <HAL_SPI_Receive+0x1d8>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d109      	bne.n	8003b18 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e01e      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1c6      	bne.n	8003ab0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	6839      	ldr	r1, [r7, #0]
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fb4e 	bl	80041c8 <SPI_EndRxTransaction>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2220      	movs	r2, #32
 8003b36:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003b54:	2300      	movs	r3, #0
  }
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3718      	adds	r7, #24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b08a      	sub	sp, #40	@ 0x28
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	607a      	str	r2, [r7, #4]
 8003b6a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b70:	f7fe fda0 	bl	80026b4 <HAL_GetTick>
 8003b74:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b7c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003b84:	887b      	ldrh	r3, [r7, #2]
 8003b86:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b88:	7ffb      	ldrb	r3, [r7, #31]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d00c      	beq.n	8003ba8 <HAL_SPI_TransmitReceive+0x4a>
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b94:	d106      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d102      	bne.n	8003ba4 <HAL_SPI_TransmitReceive+0x46>
 8003b9e:	7ffb      	ldrb	r3, [r7, #31]
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d001      	beq.n	8003ba8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e17f      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_SPI_TransmitReceive+0x5c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d002      	beq.n	8003bba <HAL_SPI_TransmitReceive+0x5c>
 8003bb4:	887b      	ldrh	r3, [r7, #2]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e174      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_SPI_TransmitReceive+0x6e>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e16d      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d003      	beq.n	8003be8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2205      	movs	r2, #5
 8003be4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	887a      	ldrh	r2, [r7, #2]
 8003bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	887a      	ldrh	r2, [r7, #2]
 8003bfe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	887a      	ldrh	r2, [r7, #2]
 8003c0a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	887a      	ldrh	r2, [r7, #2]
 8003c10:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c28:	2b40      	cmp	r3, #64	@ 0x40
 8003c2a:	d007      	beq.n	8003c3c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c44:	d17e      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <HAL_SPI_TransmitReceive+0xf6>
 8003c4e:	8afb      	ldrh	r3, [r7, #22]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d16c      	bne.n	8003d2e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c58:	881a      	ldrh	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	1c9a      	adds	r2, r3, #2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c78:	e059      	b.n	8003d2e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d11b      	bne.n	8003cc0 <HAL_SPI_TransmitReceive+0x162>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <HAL_SPI_TransmitReceive+0x162>
 8003c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d113      	bne.n	8003cc0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c9c:	881a      	ldrh	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	1c9a      	adds	r2, r3, #2
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d119      	bne.n	8003d02 <HAL_SPI_TransmitReceive+0x1a4>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d014      	beq.n	8003d02 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce2:	b292      	uxth	r2, r2
 8003ce4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cea:	1c9a      	adds	r2, r3, #2
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d02:	f7fe fcd7 	bl	80026b4 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d80d      	bhi.n	8003d2e <HAL_SPI_TransmitReceive+0x1d0>
 8003d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d18:	d009      	beq.n	8003d2e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e0bc      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1a0      	bne.n	8003c7a <HAL_SPI_TransmitReceive+0x11c>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d19b      	bne.n	8003c7a <HAL_SPI_TransmitReceive+0x11c>
 8003d42:	e082      	b.n	8003e4a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d002      	beq.n	8003d52 <HAL_SPI_TransmitReceive+0x1f4>
 8003d4c:	8afb      	ldrh	r3, [r7, #22]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d171      	bne.n	8003e36 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	330c      	adds	r3, #12
 8003d5c:	7812      	ldrb	r2, [r2, #0]
 8003d5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d78:	e05d      	b.n	8003e36 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d11c      	bne.n	8003dc2 <HAL_SPI_TransmitReceive+0x264>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d017      	beq.n	8003dc2 <HAL_SPI_TransmitReceive+0x264>
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d114      	bne.n	8003dc2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	330c      	adds	r3, #12
 8003da2:	7812      	ldrb	r2, [r2, #0]
 8003da4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	1c5a      	adds	r2, r3, #1
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d119      	bne.n	8003e04 <HAL_SPI_TransmitReceive+0x2a6>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d014      	beq.n	8003e04 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e00:	2301      	movs	r3, #1
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e04:	f7fe fc56 	bl	80026b4 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d803      	bhi.n	8003e1c <HAL_SPI_TransmitReceive+0x2be>
 8003e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1a:	d102      	bne.n	8003e22 <HAL_SPI_TransmitReceive+0x2c4>
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e038      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d19c      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x21c>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d197      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e4a:	6a3a      	ldr	r2, [r7, #32]
 8003e4c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 fa0c 	bl	800426c <SPI_EndRxTxTransaction>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d008      	beq.n	8003e6c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e01d      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
  }
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3728      	adds	r7, #40	@ 0x28
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	099b      	lsrs	r3, r3, #6
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d10f      	bne.n	8003ef4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	099b      	lsrs	r3, r3, #6
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d004      	beq.n	8003ef4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	4798      	blx	r3
    return;
 8003ef2:	e0be      	b.n	8004072 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <HAL_SPI_IRQHandler+0x66>
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	09db      	lsrs	r3, r3, #7
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d004      	beq.n	8003f16 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	4798      	blx	r3
    return;
 8003f14:	e0ad      	b.n	8004072 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <HAL_SPI_IRQHandler+0x80>
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	099b      	lsrs	r3, r3, #6
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 80a1 	beq.w	8004072 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	095b      	lsrs	r3, r3, #5
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 809a 	beq.w	8004072 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	099b      	lsrs	r3, r3, #6
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d023      	beq.n	8003f92 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b03      	cmp	r3, #3
 8003f54:	d011      	beq.n	8003f7a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f5a:	f043 0204 	orr.w	r2, r3, #4
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	e00b      	b.n	8003f92 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	693b      	ldr	r3, [r7, #16]
        return;
 8003f90:	e06f      	b.n	8004072 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	095b      	lsrs	r3, r3, #5
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d014      	beq.n	8003fc8 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa2:	f043 0201 	orr.w	r2, r3, #1
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d04f      	beq.n	8004070 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fde:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d104      	bne.n	8003ffc <HAL_SPI_IRQHandler+0x14c>
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d034      	beq.n	8004066 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0203 	bic.w	r2, r2, #3
 800400a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004010:	2b00      	cmp	r3, #0
 8004012:	d011      	beq.n	8004038 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004018:	4a17      	ldr	r2, [pc, #92]	@ (8004078 <HAL_SPI_IRQHandler+0x1c8>)
 800401a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe fc83 	bl	800292c <HAL_DMA_Abort_IT>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d005      	beq.n	8004038 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004030:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800403c:	2b00      	cmp	r3, #0
 800403e:	d016      	beq.n	800406e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004044:	4a0c      	ldr	r2, [pc, #48]	@ (8004078 <HAL_SPI_IRQHandler+0x1c8>)
 8004046:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe fc6d 	bl	800292c <HAL_DMA_Abort_IT>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004064:	e003      	b.n	800406e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f808 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800406c:	e000      	b.n	8004070 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800406e:	bf00      	nop
    return;
 8004070:	bf00      	nop
  }
}
 8004072:	3720      	adds	r7, #32
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	0800408f 	.word	0x0800408f

0800407c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	bc80      	pop	{r7}
 800408c:	4770      	bx	lr

0800408e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f7ff ffe7 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
	...

080040b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b088      	sub	sp, #32
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	603b      	str	r3, [r7, #0]
 80040c4:	4613      	mov	r3, r2
 80040c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040c8:	f7fe faf4 	bl	80026b4 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d0:	1a9b      	subs	r3, r3, r2
 80040d2:	683a      	ldr	r2, [r7, #0]
 80040d4:	4413      	add	r3, r2
 80040d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040d8:	f7fe faec 	bl	80026b4 <HAL_GetTick>
 80040dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040de:	4b39      	ldr	r3, [pc, #228]	@ (80041c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	015b      	lsls	r3, r3, #5
 80040e4:	0d1b      	lsrs	r3, r3, #20
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	fb02 f303 	mul.w	r3, r2, r3
 80040ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040ee:	e054      	b.n	800419a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f6:	d050      	beq.n	800419a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040f8:	f7fe fadc 	bl	80026b4 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	69fa      	ldr	r2, [r7, #28]
 8004104:	429a      	cmp	r2, r3
 8004106:	d902      	bls.n	800410e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d13d      	bne.n	800418a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800411c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004126:	d111      	bne.n	800414c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004130:	d004      	beq.n	800413c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800413a:	d107      	bne.n	800414c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800414a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004154:	d10f      	bne.n	8004176 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004164:	601a      	str	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004174:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e017      	b.n	80041ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	3b01      	subs	r3, #1
 8004198:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	4013      	ands	r3, r2
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	bf0c      	ite	eq
 80041aa:	2301      	moveq	r3, #1
 80041ac:	2300      	movne	r3, #0
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	461a      	mov	r2, r3
 80041b2:	79fb      	ldrb	r3, [r7, #7]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d19b      	bne.n	80040f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3720      	adds	r7, #32
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	20000008 	.word	0x20000008

080041c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af02      	add	r7, sp, #8
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041dc:	d111      	bne.n	8004202 <SPI_EndRxTransaction+0x3a>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e6:	d004      	beq.n	80041f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f0:	d107      	bne.n	8004202 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004200:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800420a:	d117      	bne.n	800423c <SPI_EndRxTransaction+0x74>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004214:	d112      	bne.n	800423c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2200      	movs	r2, #0
 800421e:	2101      	movs	r1, #1
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f7ff ff49 	bl	80040b8 <SPI_WaitFlagStateUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d01a      	beq.n	8004262 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e013      	b.n	8004264 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2200      	movs	r2, #0
 8004244:	2180      	movs	r1, #128	@ 0x80
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f7ff ff36 	bl	80040b8 <SPI_WaitFlagStateUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d007      	beq.n	8004262 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004256:	f043 0220 	orr.w	r2, r3, #32
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e000      	b.n	8004264 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2201      	movs	r2, #1
 8004280:	2102      	movs	r1, #2
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f7ff ff18 	bl	80040b8 <SPI_WaitFlagStateUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d007      	beq.n	800429e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004292:	f043 0220 	orr.w	r2, r3, #32
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e013      	b.n	80042c6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2200      	movs	r2, #0
 80042a6:	2180      	movs	r1, #128	@ 0x80
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f7ff ff05 	bl	80040b8 <SPI_WaitFlagStateUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d007      	beq.n	80042c4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b8:	f043 0220 	orr.w	r2, r3, #32
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e000      	b.n	80042c6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e04c      	b.n	800437c <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d111      	bne.n	8004312 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 fd2c 	bl	8004d54 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004300:	2b00      	cmp	r3, #0
 8004302:	d102      	bne.n	800430a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a1f      	ldr	r2, [pc, #124]	@ (8004384 <HAL_TIM_Base_Init+0xb4>)
 8004308:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2202      	movs	r2, #2
 8004316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	4619      	mov	r1, r3
 8004324:	4610      	mov	r0, r2
 8004326:	f000 fc11 	bl	8004b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	08002571 	.word	0x08002571

08004388 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b01      	cmp	r3, #1
 800439a:	d001      	beq.n	80043a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e03a      	b.n	8004416 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a18      	ldr	r2, [pc, #96]	@ (8004420 <HAL_TIM_Base_Start_IT+0x98>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00e      	beq.n	80043e0 <HAL_TIM_Base_Start_IT+0x58>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ca:	d009      	beq.n	80043e0 <HAL_TIM_Base_Start_IT+0x58>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a14      	ldr	r2, [pc, #80]	@ (8004424 <HAL_TIM_Base_Start_IT+0x9c>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_TIM_Base_Start_IT+0x58>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a13      	ldr	r2, [pc, #76]	@ (8004428 <HAL_TIM_Base_Start_IT+0xa0>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d111      	bne.n	8004404 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2b06      	cmp	r3, #6
 80043f0:	d010      	beq.n	8004414 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 0201 	orr.w	r2, r2, #1
 8004400:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004402:	e007      	b.n	8004414 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0201 	orr.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	40012c00 	.word	0x40012c00
 8004424:	40000400 	.word	0x40000400
 8004428:	40000800 	.word	0x40000800

0800442c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0201 	bic.w	r2, r2, #1
 8004442:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6a1a      	ldr	r2, [r3, #32]
 800444a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800444e:	4013      	ands	r3, r2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10f      	bne.n	8004474 <HAL_TIM_Base_Stop_IT+0x48>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6a1a      	ldr	r2, [r3, #32]
 800445a:	f240 4344 	movw	r3, #1092	@ 0x444
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d107      	bne.n	8004474 <HAL_TIM_Base_Stop_IT+0x48>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0201 	bic.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	bc80      	pop	{r7}
 8004486:	4770      	bx	lr

08004488 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d026      	beq.n	80044f8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d021      	beq.n	80044f8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0202 	mvn.w	r2, #2
 80044bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	4798      	blx	r3
 80044dc:	e009      	b.n	80044f2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d026      	beq.n	8004550 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d021      	beq.n	8004550 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0204 	mvn.w	r2, #4
 8004514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2202      	movs	r2, #2
 800451a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004526:	2b00      	cmp	r3, #0
 8004528:	d005      	beq.n	8004536 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	4798      	blx	r3
 8004534:	e009      	b.n	800454a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0308 	and.w	r3, r3, #8
 8004556:	2b00      	cmp	r3, #0
 8004558:	d026      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0308 	and.w	r3, r3, #8
 8004560:	2b00      	cmp	r3, #0
 8004562:	d021      	beq.n	80045a8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0208 	mvn.w	r2, #8
 800456c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2204      	movs	r2, #4
 8004572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d005      	beq.n	800458e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	4798      	blx	r3
 800458c:	e009      	b.n	80045a2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0310 	and.w	r3, r3, #16
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d026      	beq.n	8004600 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0310 	and.w	r3, r3, #16
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d021      	beq.n	8004600 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0210 	mvn.w	r2, #16
 80045c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2208      	movs	r2, #8
 80045ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d005      	beq.n	80045e6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	4798      	blx	r3
 80045e4:	e009      	b.n	80045fa <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00e      	beq.n	8004628 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b00      	cmp	r3, #0
 8004612:	d009      	beq.n	8004628 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f06f 0201 	mvn.w	r2, #1
 800461c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00e      	beq.n	8004650 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004638:	2b00      	cmp	r3, #0
 800463a:	d009      	beq.n	8004650 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00e      	beq.n	8004678 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004660:	2b00      	cmp	r3, #0
 8004662:	d009      	beq.n	8004678 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800466c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00e      	beq.n	80046a0 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f003 0320 	and.w	r3, r3, #32
 8004688:	2b00      	cmp	r3, #0
 800468a:	d009      	beq.n	80046a0 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0220 	mvn.w	r2, #32
 8004694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046a0:	bf00      	nop
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d101      	bne.n	80046c4 <HAL_TIM_ConfigClockSource+0x1c>
 80046c0:	2302      	movs	r3, #2
 80046c2:	e0b4      	b.n	800482e <HAL_TIM_ConfigClockSource+0x186>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fc:	d03e      	beq.n	800477c <HAL_TIM_ConfigClockSource+0xd4>
 80046fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004702:	f200 8087 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470a:	f000 8086 	beq.w	800481a <HAL_TIM_ConfigClockSource+0x172>
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004712:	d87f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004714:	2b70      	cmp	r3, #112	@ 0x70
 8004716:	d01a      	beq.n	800474e <HAL_TIM_ConfigClockSource+0xa6>
 8004718:	2b70      	cmp	r3, #112	@ 0x70
 800471a:	d87b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800471c:	2b60      	cmp	r3, #96	@ 0x60
 800471e:	d050      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004720:	2b60      	cmp	r3, #96	@ 0x60
 8004722:	d877      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004724:	2b50      	cmp	r3, #80	@ 0x50
 8004726:	d03c      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004728:	2b50      	cmp	r3, #80	@ 0x50
 800472a:	d873      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d058      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004730:	2b40      	cmp	r3, #64	@ 0x40
 8004732:	d86f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004734:	2b30      	cmp	r3, #48	@ 0x30
 8004736:	d064      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004738:	2b30      	cmp	r3, #48	@ 0x30
 800473a:	d86b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b20      	cmp	r3, #32
 800473e:	d060      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004740:	2b20      	cmp	r3, #32
 8004742:	d867      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b00      	cmp	r3, #0
 8004746:	d05c      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 8004748:	2b10      	cmp	r3, #16
 800474a:	d05a      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x15a>
 800474c:	e062      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475e:	f000 fada 	bl	8004d16 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004770:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	609a      	str	r2, [r3, #8]
      break;
 800477a:	e04f      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800478c:	f000 fac3 	bl	8004d16 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800479e:	609a      	str	r2, [r3, #8]
      break;
 80047a0:	e03c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ae:	461a      	mov	r2, r3
 80047b0:	f000 fa3a 	bl	8004c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2150      	movs	r1, #80	@ 0x50
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 fa91 	bl	8004ce2 <TIM_ITRx_SetConfig>
      break;
 80047c0:	e02c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ce:	461a      	mov	r2, r3
 80047d0:	f000 fa58 	bl	8004c84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2160      	movs	r1, #96	@ 0x60
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fa81 	bl	8004ce2 <TIM_ITRx_SetConfig>
      break;
 80047e0:	e01c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ee:	461a      	mov	r2, r3
 80047f0:	f000 fa1a 	bl	8004c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2140      	movs	r1, #64	@ 0x40
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fa71 	bl	8004ce2 <TIM_ITRx_SetConfig>
      break;
 8004800:	e00c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4619      	mov	r1, r3
 800480c:	4610      	mov	r0, r2
 800480e:	f000 fa68 	bl	8004ce2 <TIM_ITRx_SetConfig>
      break;
 8004812:	e003      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
      break;
 8004818:	e000      	b.n	800481c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800481a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}

08004836 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr

08004848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	bc80      	pop	{r7}
 8004858:	4770      	bx	lr

0800485a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	bc80      	pop	{r7}
 800486a:	4770      	bx	lr

0800486c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr

0800487e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr

08004890 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr

080048a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048aa:	bf00      	nop
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr

080048b4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr

080048c6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bc80      	pop	{r7}
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	460b      	mov	r3, r1
 80048e2:	607a      	str	r2, [r7, #4]
 80048e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e125      	b.n	8004b40 <HAL_TIM_RegisterCallback+0x268>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	f040 80b9 	bne.w	8004a74 <HAL_TIM_RegisterCallback+0x19c>
  {
    switch (CallbackID)
 8004902:	7afb      	ldrb	r3, [r7, #11]
 8004904:	2b1a      	cmp	r3, #26
 8004906:	f200 80b2 	bhi.w	8004a6e <HAL_TIM_RegisterCallback+0x196>
 800490a:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <HAL_TIM_RegisterCallback+0x38>)
 800490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004910:	0800497d 	.word	0x0800497d
 8004914:	08004985 	.word	0x08004985
 8004918:	0800498d 	.word	0x0800498d
 800491c:	08004995 	.word	0x08004995
 8004920:	0800499d 	.word	0x0800499d
 8004924:	080049a5 	.word	0x080049a5
 8004928:	080049ad 	.word	0x080049ad
 800492c:	080049b5 	.word	0x080049b5
 8004930:	080049bd 	.word	0x080049bd
 8004934:	080049c5 	.word	0x080049c5
 8004938:	080049cd 	.word	0x080049cd
 800493c:	080049d5 	.word	0x080049d5
 8004940:	080049dd 	.word	0x080049dd
 8004944:	080049e5 	.word	0x080049e5
 8004948:	080049ed 	.word	0x080049ed
 800494c:	080049f7 	.word	0x080049f7
 8004950:	08004a01 	.word	0x08004a01
 8004954:	08004a0b 	.word	0x08004a0b
 8004958:	08004a15 	.word	0x08004a15
 800495c:	08004a1f 	.word	0x08004a1f
 8004960:	08004a29 	.word	0x08004a29
 8004964:	08004a33 	.word	0x08004a33
 8004968:	08004a3d 	.word	0x08004a3d
 800496c:	08004a47 	.word	0x08004a47
 8004970:	08004a51 	.word	0x08004a51
 8004974:	08004a5b 	.word	0x08004a5b
 8004978:	08004a65 	.word	0x08004a65
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8004982:	e0dc      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800498a:	e0d8      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8004992:	e0d4      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800499a:	e0d0      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80049a2:	e0cc      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80049aa:	e0c8      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80049b2:	e0c4      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80049ba:	e0c0      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80049c2:	e0bc      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80049ca:	e0b8      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80049d2:	e0b4      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80049da:	e0b0      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80049e2:	e0ac      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80049ea:	e0a8      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80049f4:	e0a3      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 80049fe:	e09e      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8004a08:	e099      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8004a12:	e094      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8004a1c:	e08f      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8004a26:	e08a      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8004a30:	e085      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8004a3a:	e080      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8004a44:	e07b      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8004a4e:	e076      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8004a58:	e071      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8004a62:	e06c      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8004a6c:	e067      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	75fb      	strb	r3, [r7, #23]
        break;
 8004a72:	e064      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d15c      	bne.n	8004b3a <HAL_TIM_RegisterCallback+0x262>
  {
    switch (CallbackID)
 8004a80:	7afb      	ldrb	r3, [r7, #11]
 8004a82:	2b0d      	cmp	r3, #13
 8004a84:	d856      	bhi.n	8004b34 <HAL_TIM_RegisterCallback+0x25c>
 8004a86:	a201      	add	r2, pc, #4	@ (adr r2, 8004a8c <HAL_TIM_RegisterCallback+0x1b4>)
 8004a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8c:	08004ac5 	.word	0x08004ac5
 8004a90:	08004acd 	.word	0x08004acd
 8004a94:	08004ad5 	.word	0x08004ad5
 8004a98:	08004add 	.word	0x08004add
 8004a9c:	08004ae5 	.word	0x08004ae5
 8004aa0:	08004aed 	.word	0x08004aed
 8004aa4:	08004af5 	.word	0x08004af5
 8004aa8:	08004afd 	.word	0x08004afd
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b0d 	.word	0x08004b0d
 8004ab4:	08004b15 	.word	0x08004b15
 8004ab8:	08004b1d 	.word	0x08004b1d
 8004abc:	08004b25 	.word	0x08004b25
 8004ac0:	08004b2d 	.word	0x08004b2d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 8004aca:	e038      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8004ad2:	e034      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8004ada:	e030      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8004ae2:	e02c      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8004aea:	e028      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8004af2:	e024      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8004afa:	e020      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8004b02:	e01c      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8004b0a:	e018      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8004b12:	e014      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8004b1a:	e010      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8004b22:	e00c      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8004b2a:	e008      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8004b32:	e004      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	75fb      	strb	r3, [r7, #23]
        break;
 8004b38:	e001      	b.n	8004b3e <HAL_TIM_RegisterCallback+0x266>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bc80      	pop	{r7}
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop

08004b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a2f      	ldr	r2, [pc, #188]	@ (8004c1c <TIM_Base_SetConfig+0xd0>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d00b      	beq.n	8004b7c <TIM_Base_SetConfig+0x30>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b6a:	d007      	beq.n	8004b7c <TIM_Base_SetConfig+0x30>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <TIM_Base_SetConfig+0xd4>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_Base_SetConfig+0x30>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a2b      	ldr	r2, [pc, #172]	@ (8004c24 <TIM_Base_SetConfig+0xd8>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d108      	bne.n	8004b8e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a22      	ldr	r2, [pc, #136]	@ (8004c1c <TIM_Base_SetConfig+0xd0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00b      	beq.n	8004bae <TIM_Base_SetConfig+0x62>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b9c:	d007      	beq.n	8004bae <TIM_Base_SetConfig+0x62>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8004c20 <TIM_Base_SetConfig+0xd4>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d003      	beq.n	8004bae <TIM_Base_SetConfig+0x62>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a1e      	ldr	r2, [pc, #120]	@ (8004c24 <TIM_Base_SetConfig+0xd8>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d108      	bne.n	8004bc0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a0d      	ldr	r2, [pc, #52]	@ (8004c1c <TIM_Base_SetConfig+0xd0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d103      	bne.n	8004bf4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	691a      	ldr	r2, [r3, #16]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d005      	beq.n	8004c12 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f023 0201 	bic.w	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	611a      	str	r2, [r3, #16]
  }
}
 8004c12:	bf00      	nop
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40000400 	.word	0x40000400
 8004c24:	40000800 	.word	0x40000800

08004c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	f023 0201 	bic.w	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	011b      	lsls	r3, r3, #4
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f023 030a 	bic.w	r3, r3, #10
 8004c64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	621a      	str	r2, [r3, #32]
}
 8004c7a:	bf00      	nop
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	f023 0210 	bic.w	r2, r3, #16
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	031b      	lsls	r3, r3, #12
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	621a      	str	r2, [r3, #32]
}
 8004cd8:	bf00      	nop
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bc80      	pop	{r7}
 8004ce0:	4770      	bx	lr

08004ce2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b085      	sub	sp, #20
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f043 0307 	orr.w	r3, r3, #7
 8004d04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	609a      	str	r2, [r3, #8]
}
 8004d0c:	bf00      	nop
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bc80      	pop	{r7}
 8004d14:	4770      	bx	lr

08004d16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d16:	b480      	push	{r7}
 8004d18:	b087      	sub	sp, #28
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	60f8      	str	r0, [r7, #12]
 8004d1e:	60b9      	str	r1, [r7, #8]
 8004d20:	607a      	str	r2, [r7, #4]
 8004d22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	021a      	lsls	r2, r3, #8
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	609a      	str	r2, [r3, #8]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bc80      	pop	{r7}
 8004d52:	4770      	bx	lr

08004d54 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004dd0 <TIM_ResetCallback+0x7c>)
 8004d60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd4 <TIM_ResetCallback+0x80>)
 8004d68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd8 <TIM_ResetCallback+0x84>)
 8004d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a19      	ldr	r2, [pc, #100]	@ (8004ddc <TIM_ResetCallback+0x88>)
 8004d78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a18      	ldr	r2, [pc, #96]	@ (8004de0 <TIM_ResetCallback+0x8c>)
 8004d80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a17      	ldr	r2, [pc, #92]	@ (8004de4 <TIM_ResetCallback+0x90>)
 8004d88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a16      	ldr	r2, [pc, #88]	@ (8004de8 <TIM_ResetCallback+0x94>)
 8004d90:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a15      	ldr	r2, [pc, #84]	@ (8004dec <TIM_ResetCallback+0x98>)
 8004d98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a14      	ldr	r2, [pc, #80]	@ (8004df0 <TIM_ResetCallback+0x9c>)
 8004da0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a13      	ldr	r2, [pc, #76]	@ (8004df4 <TIM_ResetCallback+0xa0>)
 8004da8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a12      	ldr	r2, [pc, #72]	@ (8004df8 <TIM_ResetCallback+0xa4>)
 8004db0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a11      	ldr	r2, [pc, #68]	@ (8004dfc <TIM_ResetCallback+0xa8>)
 8004db8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a10      	ldr	r2, [pc, #64]	@ (8004e00 <TIM_ResetCallback+0xac>)
 8004dc0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bc80      	pop	{r7}
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	08001969 	.word	0x08001969
 8004dd4:	08004837 	.word	0x08004837
 8004dd8:	080048a3 	.word	0x080048a3
 8004ddc:	080048b5 	.word	0x080048b5
 8004de0:	0800485b 	.word	0x0800485b
 8004de4:	0800486d 	.word	0x0800486d
 8004de8:	08004849 	.word	0x08004849
 8004dec:	0800487f 	.word	0x0800487f
 8004df0:	08004891 	.word	0x08004891
 8004df4:	080048c7 	.word	0x080048c7
 8004df8:	08004ec1 	.word	0x08004ec1
 8004dfc:	08004ed3 	.word	0x08004ed3
 8004e00:	08004ee5 	.word	0x08004ee5

08004e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d101      	bne.n	8004e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e046      	b.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a16      	ldr	r2, [pc, #88]	@ (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00e      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e68:	d009      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a12      	ldr	r2, [pc, #72]	@ (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a10      	ldr	r2, [pc, #64]	@ (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d10c      	bne.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bc80      	pop	{r7}
 8004eb2:	4770      	bx	lr
 8004eb4:	40012c00 	.word	0x40012c00
 8004eb8:	40000400 	.word	0x40000400
 8004ebc:	40000800 	.word	0x40000800

08004ec0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr

08004ed2 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bc80      	pop	{r7}
 8004ef4:	4770      	bx	lr

08004ef6 <__cvt>:
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004efc:	461d      	mov	r5, r3
 8004efe:	bfbb      	ittet	lt
 8004f00:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004f04:	461d      	movlt	r5, r3
 8004f06:	2300      	movge	r3, #0
 8004f08:	232d      	movlt	r3, #45	@ 0x2d
 8004f0a:	b088      	sub	sp, #32
 8004f0c:	4614      	mov	r4, r2
 8004f0e:	bfb8      	it	lt
 8004f10:	4614      	movlt	r4, r2
 8004f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f14:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004f16:	7013      	strb	r3, [r2, #0]
 8004f18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f1a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004f1e:	f023 0820 	bic.w	r8, r3, #32
 8004f22:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f26:	d005      	beq.n	8004f34 <__cvt+0x3e>
 8004f28:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f2c:	d100      	bne.n	8004f30 <__cvt+0x3a>
 8004f2e:	3601      	adds	r6, #1
 8004f30:	2302      	movs	r3, #2
 8004f32:	e000      	b.n	8004f36 <__cvt+0x40>
 8004f34:	2303      	movs	r3, #3
 8004f36:	aa07      	add	r2, sp, #28
 8004f38:	9204      	str	r2, [sp, #16]
 8004f3a:	aa06      	add	r2, sp, #24
 8004f3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f40:	e9cd 3600 	strd	r3, r6, [sp]
 8004f44:	4622      	mov	r2, r4
 8004f46:	462b      	mov	r3, r5
 8004f48:	f000 fe7e 	bl	8005c48 <_dtoa_r>
 8004f4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004f50:	4607      	mov	r7, r0
 8004f52:	d119      	bne.n	8004f88 <__cvt+0x92>
 8004f54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004f56:	07db      	lsls	r3, r3, #31
 8004f58:	d50e      	bpl.n	8004f78 <__cvt+0x82>
 8004f5a:	eb00 0906 	add.w	r9, r0, r6
 8004f5e:	2200      	movs	r2, #0
 8004f60:	2300      	movs	r3, #0
 8004f62:	4620      	mov	r0, r4
 8004f64:	4629      	mov	r1, r5
 8004f66:	f7fb fd1f 	bl	80009a8 <__aeabi_dcmpeq>
 8004f6a:	b108      	cbz	r0, 8004f70 <__cvt+0x7a>
 8004f6c:	f8cd 901c 	str.w	r9, [sp, #28]
 8004f70:	2230      	movs	r2, #48	@ 0x30
 8004f72:	9b07      	ldr	r3, [sp, #28]
 8004f74:	454b      	cmp	r3, r9
 8004f76:	d31e      	bcc.n	8004fb6 <__cvt+0xc0>
 8004f78:	4638      	mov	r0, r7
 8004f7a:	9b07      	ldr	r3, [sp, #28]
 8004f7c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004f7e:	1bdb      	subs	r3, r3, r7
 8004f80:	6013      	str	r3, [r2, #0]
 8004f82:	b008      	add	sp, #32
 8004f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f8c:	eb00 0906 	add.w	r9, r0, r6
 8004f90:	d1e5      	bne.n	8004f5e <__cvt+0x68>
 8004f92:	7803      	ldrb	r3, [r0, #0]
 8004f94:	2b30      	cmp	r3, #48	@ 0x30
 8004f96:	d10a      	bne.n	8004fae <__cvt+0xb8>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	4629      	mov	r1, r5
 8004fa0:	f7fb fd02 	bl	80009a8 <__aeabi_dcmpeq>
 8004fa4:	b918      	cbnz	r0, 8004fae <__cvt+0xb8>
 8004fa6:	f1c6 0601 	rsb	r6, r6, #1
 8004faa:	f8ca 6000 	str.w	r6, [sl]
 8004fae:	f8da 3000 	ldr.w	r3, [sl]
 8004fb2:	4499      	add	r9, r3
 8004fb4:	e7d3      	b.n	8004f5e <__cvt+0x68>
 8004fb6:	1c59      	adds	r1, r3, #1
 8004fb8:	9107      	str	r1, [sp, #28]
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	e7d9      	b.n	8004f72 <__cvt+0x7c>

08004fbe <__exponent>:
 8004fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fc0:	2900      	cmp	r1, #0
 8004fc2:	bfb6      	itet	lt
 8004fc4:	232d      	movlt	r3, #45	@ 0x2d
 8004fc6:	232b      	movge	r3, #43	@ 0x2b
 8004fc8:	4249      	neglt	r1, r1
 8004fca:	2909      	cmp	r1, #9
 8004fcc:	7002      	strb	r2, [r0, #0]
 8004fce:	7043      	strb	r3, [r0, #1]
 8004fd0:	dd29      	ble.n	8005026 <__exponent+0x68>
 8004fd2:	f10d 0307 	add.w	r3, sp, #7
 8004fd6:	461d      	mov	r5, r3
 8004fd8:	270a      	movs	r7, #10
 8004fda:	fbb1 f6f7 	udiv	r6, r1, r7
 8004fde:	461a      	mov	r2, r3
 8004fe0:	fb07 1416 	mls	r4, r7, r6, r1
 8004fe4:	3430      	adds	r4, #48	@ 0x30
 8004fe6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004fea:	460c      	mov	r4, r1
 8004fec:	2c63      	cmp	r4, #99	@ 0x63
 8004fee:	4631      	mov	r1, r6
 8004ff0:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ff4:	dcf1      	bgt.n	8004fda <__exponent+0x1c>
 8004ff6:	3130      	adds	r1, #48	@ 0x30
 8004ff8:	1e94      	subs	r4, r2, #2
 8004ffa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ffe:	4623      	mov	r3, r4
 8005000:	1c41      	adds	r1, r0, #1
 8005002:	42ab      	cmp	r3, r5
 8005004:	d30a      	bcc.n	800501c <__exponent+0x5e>
 8005006:	f10d 0309 	add.w	r3, sp, #9
 800500a:	1a9b      	subs	r3, r3, r2
 800500c:	42ac      	cmp	r4, r5
 800500e:	bf88      	it	hi
 8005010:	2300      	movhi	r3, #0
 8005012:	3302      	adds	r3, #2
 8005014:	4403      	add	r3, r0
 8005016:	1a18      	subs	r0, r3, r0
 8005018:	b003      	add	sp, #12
 800501a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800501c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005020:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005024:	e7ed      	b.n	8005002 <__exponent+0x44>
 8005026:	2330      	movs	r3, #48	@ 0x30
 8005028:	3130      	adds	r1, #48	@ 0x30
 800502a:	7083      	strb	r3, [r0, #2]
 800502c:	70c1      	strb	r1, [r0, #3]
 800502e:	1d03      	adds	r3, r0, #4
 8005030:	e7f1      	b.n	8005016 <__exponent+0x58>
	...

08005034 <_printf_float>:
 8005034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005038:	b091      	sub	sp, #68	@ 0x44
 800503a:	460c      	mov	r4, r1
 800503c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005040:	4616      	mov	r6, r2
 8005042:	461f      	mov	r7, r3
 8005044:	4605      	mov	r5, r0
 8005046:	f000 fce1 	bl	8005a0c <_localeconv_r>
 800504a:	6803      	ldr	r3, [r0, #0]
 800504c:	4618      	mov	r0, r3
 800504e:	9308      	str	r3, [sp, #32]
 8005050:	f7fb f87e 	bl	8000150 <strlen>
 8005054:	2300      	movs	r3, #0
 8005056:	930e      	str	r3, [sp, #56]	@ 0x38
 8005058:	f8d8 3000 	ldr.w	r3, [r8]
 800505c:	9009      	str	r0, [sp, #36]	@ 0x24
 800505e:	3307      	adds	r3, #7
 8005060:	f023 0307 	bic.w	r3, r3, #7
 8005064:	f103 0208 	add.w	r2, r3, #8
 8005068:	f894 a018 	ldrb.w	sl, [r4, #24]
 800506c:	f8d4 b000 	ldr.w	fp, [r4]
 8005070:	f8c8 2000 	str.w	r2, [r8]
 8005074:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005078:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800507c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800507e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005082:	f04f 32ff 	mov.w	r2, #4294967295
 8005086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800508a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800508e:	4b9c      	ldr	r3, [pc, #624]	@ (8005300 <_printf_float+0x2cc>)
 8005090:	f7fb fcbc 	bl	8000a0c <__aeabi_dcmpun>
 8005094:	bb70      	cbnz	r0, 80050f4 <_printf_float+0xc0>
 8005096:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800509a:	f04f 32ff 	mov.w	r2, #4294967295
 800509e:	4b98      	ldr	r3, [pc, #608]	@ (8005300 <_printf_float+0x2cc>)
 80050a0:	f7fb fc96 	bl	80009d0 <__aeabi_dcmple>
 80050a4:	bb30      	cbnz	r0, 80050f4 <_printf_float+0xc0>
 80050a6:	2200      	movs	r2, #0
 80050a8:	2300      	movs	r3, #0
 80050aa:	4640      	mov	r0, r8
 80050ac:	4649      	mov	r1, r9
 80050ae:	f7fb fc85 	bl	80009bc <__aeabi_dcmplt>
 80050b2:	b110      	cbz	r0, 80050ba <_printf_float+0x86>
 80050b4:	232d      	movs	r3, #45	@ 0x2d
 80050b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050ba:	4a92      	ldr	r2, [pc, #584]	@ (8005304 <_printf_float+0x2d0>)
 80050bc:	4b92      	ldr	r3, [pc, #584]	@ (8005308 <_printf_float+0x2d4>)
 80050be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80050c2:	bf8c      	ite	hi
 80050c4:	4690      	movhi	r8, r2
 80050c6:	4698      	movls	r8, r3
 80050c8:	2303      	movs	r3, #3
 80050ca:	f04f 0900 	mov.w	r9, #0
 80050ce:	6123      	str	r3, [r4, #16]
 80050d0:	f02b 0304 	bic.w	r3, fp, #4
 80050d4:	6023      	str	r3, [r4, #0]
 80050d6:	4633      	mov	r3, r6
 80050d8:	4621      	mov	r1, r4
 80050da:	4628      	mov	r0, r5
 80050dc:	9700      	str	r7, [sp, #0]
 80050de:	aa0f      	add	r2, sp, #60	@ 0x3c
 80050e0:	f000 f9d4 	bl	800548c <_printf_common>
 80050e4:	3001      	adds	r0, #1
 80050e6:	f040 8090 	bne.w	800520a <_printf_float+0x1d6>
 80050ea:	f04f 30ff 	mov.w	r0, #4294967295
 80050ee:	b011      	add	sp, #68	@ 0x44
 80050f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f4:	4642      	mov	r2, r8
 80050f6:	464b      	mov	r3, r9
 80050f8:	4640      	mov	r0, r8
 80050fa:	4649      	mov	r1, r9
 80050fc:	f7fb fc86 	bl	8000a0c <__aeabi_dcmpun>
 8005100:	b148      	cbz	r0, 8005116 <_printf_float+0xe2>
 8005102:	464b      	mov	r3, r9
 8005104:	2b00      	cmp	r3, #0
 8005106:	bfb8      	it	lt
 8005108:	232d      	movlt	r3, #45	@ 0x2d
 800510a:	4a80      	ldr	r2, [pc, #512]	@ (800530c <_printf_float+0x2d8>)
 800510c:	bfb8      	it	lt
 800510e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005112:	4b7f      	ldr	r3, [pc, #508]	@ (8005310 <_printf_float+0x2dc>)
 8005114:	e7d3      	b.n	80050be <_printf_float+0x8a>
 8005116:	6863      	ldr	r3, [r4, #4]
 8005118:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800511c:	1c5a      	adds	r2, r3, #1
 800511e:	d13f      	bne.n	80051a0 <_printf_float+0x16c>
 8005120:	2306      	movs	r3, #6
 8005122:	6063      	str	r3, [r4, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800512a:	6023      	str	r3, [r4, #0]
 800512c:	9206      	str	r2, [sp, #24]
 800512e:	aa0e      	add	r2, sp, #56	@ 0x38
 8005130:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005134:	aa0d      	add	r2, sp, #52	@ 0x34
 8005136:	9203      	str	r2, [sp, #12]
 8005138:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800513c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005140:	6863      	ldr	r3, [r4, #4]
 8005142:	4642      	mov	r2, r8
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	4628      	mov	r0, r5
 8005148:	464b      	mov	r3, r9
 800514a:	910a      	str	r1, [sp, #40]	@ 0x28
 800514c:	f7ff fed3 	bl	8004ef6 <__cvt>
 8005150:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005152:	4680      	mov	r8, r0
 8005154:	2947      	cmp	r1, #71	@ 0x47
 8005156:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005158:	d128      	bne.n	80051ac <_printf_float+0x178>
 800515a:	1cc8      	adds	r0, r1, #3
 800515c:	db02      	blt.n	8005164 <_printf_float+0x130>
 800515e:	6863      	ldr	r3, [r4, #4]
 8005160:	4299      	cmp	r1, r3
 8005162:	dd40      	ble.n	80051e6 <_printf_float+0x1b2>
 8005164:	f1aa 0a02 	sub.w	sl, sl, #2
 8005168:	fa5f fa8a 	uxtb.w	sl, sl
 800516c:	4652      	mov	r2, sl
 800516e:	3901      	subs	r1, #1
 8005170:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005174:	910d      	str	r1, [sp, #52]	@ 0x34
 8005176:	f7ff ff22 	bl	8004fbe <__exponent>
 800517a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800517c:	4681      	mov	r9, r0
 800517e:	1813      	adds	r3, r2, r0
 8005180:	2a01      	cmp	r2, #1
 8005182:	6123      	str	r3, [r4, #16]
 8005184:	dc02      	bgt.n	800518c <_printf_float+0x158>
 8005186:	6822      	ldr	r2, [r4, #0]
 8005188:	07d2      	lsls	r2, r2, #31
 800518a:	d501      	bpl.n	8005190 <_printf_float+0x15c>
 800518c:	3301      	adds	r3, #1
 800518e:	6123      	str	r3, [r4, #16]
 8005190:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005194:	2b00      	cmp	r3, #0
 8005196:	d09e      	beq.n	80050d6 <_printf_float+0xa2>
 8005198:	232d      	movs	r3, #45	@ 0x2d
 800519a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800519e:	e79a      	b.n	80050d6 <_printf_float+0xa2>
 80051a0:	2947      	cmp	r1, #71	@ 0x47
 80051a2:	d1bf      	bne.n	8005124 <_printf_float+0xf0>
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1bd      	bne.n	8005124 <_printf_float+0xf0>
 80051a8:	2301      	movs	r3, #1
 80051aa:	e7ba      	b.n	8005122 <_printf_float+0xee>
 80051ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80051b0:	d9dc      	bls.n	800516c <_printf_float+0x138>
 80051b2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80051b6:	d118      	bne.n	80051ea <_printf_float+0x1b6>
 80051b8:	2900      	cmp	r1, #0
 80051ba:	6863      	ldr	r3, [r4, #4]
 80051bc:	dd0b      	ble.n	80051d6 <_printf_float+0x1a2>
 80051be:	6121      	str	r1, [r4, #16]
 80051c0:	b913      	cbnz	r3, 80051c8 <_printf_float+0x194>
 80051c2:	6822      	ldr	r2, [r4, #0]
 80051c4:	07d0      	lsls	r0, r2, #31
 80051c6:	d502      	bpl.n	80051ce <_printf_float+0x19a>
 80051c8:	3301      	adds	r3, #1
 80051ca:	440b      	add	r3, r1
 80051cc:	6123      	str	r3, [r4, #16]
 80051ce:	f04f 0900 	mov.w	r9, #0
 80051d2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80051d4:	e7dc      	b.n	8005190 <_printf_float+0x15c>
 80051d6:	b913      	cbnz	r3, 80051de <_printf_float+0x1aa>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	07d2      	lsls	r2, r2, #31
 80051dc:	d501      	bpl.n	80051e2 <_printf_float+0x1ae>
 80051de:	3302      	adds	r3, #2
 80051e0:	e7f4      	b.n	80051cc <_printf_float+0x198>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e7f2      	b.n	80051cc <_printf_float+0x198>
 80051e6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80051ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051ec:	4299      	cmp	r1, r3
 80051ee:	db05      	blt.n	80051fc <_printf_float+0x1c8>
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	6121      	str	r1, [r4, #16]
 80051f4:	07d8      	lsls	r0, r3, #31
 80051f6:	d5ea      	bpl.n	80051ce <_printf_float+0x19a>
 80051f8:	1c4b      	adds	r3, r1, #1
 80051fa:	e7e7      	b.n	80051cc <_printf_float+0x198>
 80051fc:	2900      	cmp	r1, #0
 80051fe:	bfcc      	ite	gt
 8005200:	2201      	movgt	r2, #1
 8005202:	f1c1 0202 	rsble	r2, r1, #2
 8005206:	4413      	add	r3, r2
 8005208:	e7e0      	b.n	80051cc <_printf_float+0x198>
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	055a      	lsls	r2, r3, #21
 800520e:	d407      	bmi.n	8005220 <_printf_float+0x1ec>
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	4642      	mov	r2, r8
 8005214:	4631      	mov	r1, r6
 8005216:	4628      	mov	r0, r5
 8005218:	47b8      	blx	r7
 800521a:	3001      	adds	r0, #1
 800521c:	d12b      	bne.n	8005276 <_printf_float+0x242>
 800521e:	e764      	b.n	80050ea <_printf_float+0xb6>
 8005220:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005224:	f240 80dc 	bls.w	80053e0 <_printf_float+0x3ac>
 8005228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800522c:	2200      	movs	r2, #0
 800522e:	2300      	movs	r3, #0
 8005230:	f7fb fbba 	bl	80009a8 <__aeabi_dcmpeq>
 8005234:	2800      	cmp	r0, #0
 8005236:	d033      	beq.n	80052a0 <_printf_float+0x26c>
 8005238:	2301      	movs	r3, #1
 800523a:	4631      	mov	r1, r6
 800523c:	4628      	mov	r0, r5
 800523e:	4a35      	ldr	r2, [pc, #212]	@ (8005314 <_printf_float+0x2e0>)
 8005240:	47b8      	blx	r7
 8005242:	3001      	adds	r0, #1
 8005244:	f43f af51 	beq.w	80050ea <_printf_float+0xb6>
 8005248:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800524c:	4543      	cmp	r3, r8
 800524e:	db02      	blt.n	8005256 <_printf_float+0x222>
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	07d8      	lsls	r0, r3, #31
 8005254:	d50f      	bpl.n	8005276 <_printf_float+0x242>
 8005256:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800525a:	4631      	mov	r1, r6
 800525c:	4628      	mov	r0, r5
 800525e:	47b8      	blx	r7
 8005260:	3001      	adds	r0, #1
 8005262:	f43f af42 	beq.w	80050ea <_printf_float+0xb6>
 8005266:	f04f 0900 	mov.w	r9, #0
 800526a:	f108 38ff 	add.w	r8, r8, #4294967295
 800526e:	f104 0a1a 	add.w	sl, r4, #26
 8005272:	45c8      	cmp	r8, r9
 8005274:	dc09      	bgt.n	800528a <_printf_float+0x256>
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	079b      	lsls	r3, r3, #30
 800527a:	f100 8102 	bmi.w	8005482 <_printf_float+0x44e>
 800527e:	68e0      	ldr	r0, [r4, #12]
 8005280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005282:	4298      	cmp	r0, r3
 8005284:	bfb8      	it	lt
 8005286:	4618      	movlt	r0, r3
 8005288:	e731      	b.n	80050ee <_printf_float+0xba>
 800528a:	2301      	movs	r3, #1
 800528c:	4652      	mov	r2, sl
 800528e:	4631      	mov	r1, r6
 8005290:	4628      	mov	r0, r5
 8005292:	47b8      	blx	r7
 8005294:	3001      	adds	r0, #1
 8005296:	f43f af28 	beq.w	80050ea <_printf_float+0xb6>
 800529a:	f109 0901 	add.w	r9, r9, #1
 800529e:	e7e8      	b.n	8005272 <_printf_float+0x23e>
 80052a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	dc38      	bgt.n	8005318 <_printf_float+0x2e4>
 80052a6:	2301      	movs	r3, #1
 80052a8:	4631      	mov	r1, r6
 80052aa:	4628      	mov	r0, r5
 80052ac:	4a19      	ldr	r2, [pc, #100]	@ (8005314 <_printf_float+0x2e0>)
 80052ae:	47b8      	blx	r7
 80052b0:	3001      	adds	r0, #1
 80052b2:	f43f af1a 	beq.w	80050ea <_printf_float+0xb6>
 80052b6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80052ba:	ea59 0303 	orrs.w	r3, r9, r3
 80052be:	d102      	bne.n	80052c6 <_printf_float+0x292>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	07d9      	lsls	r1, r3, #31
 80052c4:	d5d7      	bpl.n	8005276 <_printf_float+0x242>
 80052c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052ca:	4631      	mov	r1, r6
 80052cc:	4628      	mov	r0, r5
 80052ce:	47b8      	blx	r7
 80052d0:	3001      	adds	r0, #1
 80052d2:	f43f af0a 	beq.w	80050ea <_printf_float+0xb6>
 80052d6:	f04f 0a00 	mov.w	sl, #0
 80052da:	f104 0b1a 	add.w	fp, r4, #26
 80052de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052e0:	425b      	negs	r3, r3
 80052e2:	4553      	cmp	r3, sl
 80052e4:	dc01      	bgt.n	80052ea <_printf_float+0x2b6>
 80052e6:	464b      	mov	r3, r9
 80052e8:	e793      	b.n	8005212 <_printf_float+0x1de>
 80052ea:	2301      	movs	r3, #1
 80052ec:	465a      	mov	r2, fp
 80052ee:	4631      	mov	r1, r6
 80052f0:	4628      	mov	r0, r5
 80052f2:	47b8      	blx	r7
 80052f4:	3001      	adds	r0, #1
 80052f6:	f43f aef8 	beq.w	80050ea <_printf_float+0xb6>
 80052fa:	f10a 0a01 	add.w	sl, sl, #1
 80052fe:	e7ee      	b.n	80052de <_printf_float+0x2aa>
 8005300:	7fefffff 	.word	0x7fefffff
 8005304:	08007c12 	.word	0x08007c12
 8005308:	08007c0e 	.word	0x08007c0e
 800530c:	08007c1a 	.word	0x08007c1a
 8005310:	08007c16 	.word	0x08007c16
 8005314:	08007c1e 	.word	0x08007c1e
 8005318:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800531a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800531e:	4553      	cmp	r3, sl
 8005320:	bfa8      	it	ge
 8005322:	4653      	movge	r3, sl
 8005324:	2b00      	cmp	r3, #0
 8005326:	4699      	mov	r9, r3
 8005328:	dc36      	bgt.n	8005398 <_printf_float+0x364>
 800532a:	f04f 0b00 	mov.w	fp, #0
 800532e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005332:	f104 021a 	add.w	r2, r4, #26
 8005336:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005338:	930a      	str	r3, [sp, #40]	@ 0x28
 800533a:	eba3 0309 	sub.w	r3, r3, r9
 800533e:	455b      	cmp	r3, fp
 8005340:	dc31      	bgt.n	80053a6 <_printf_float+0x372>
 8005342:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005344:	459a      	cmp	sl, r3
 8005346:	dc3a      	bgt.n	80053be <_printf_float+0x38a>
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	07da      	lsls	r2, r3, #31
 800534c:	d437      	bmi.n	80053be <_printf_float+0x38a>
 800534e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005350:	ebaa 0903 	sub.w	r9, sl, r3
 8005354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005356:	ebaa 0303 	sub.w	r3, sl, r3
 800535a:	4599      	cmp	r9, r3
 800535c:	bfa8      	it	ge
 800535e:	4699      	movge	r9, r3
 8005360:	f1b9 0f00 	cmp.w	r9, #0
 8005364:	dc33      	bgt.n	80053ce <_printf_float+0x39a>
 8005366:	f04f 0800 	mov.w	r8, #0
 800536a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800536e:	f104 0b1a 	add.w	fp, r4, #26
 8005372:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005374:	ebaa 0303 	sub.w	r3, sl, r3
 8005378:	eba3 0309 	sub.w	r3, r3, r9
 800537c:	4543      	cmp	r3, r8
 800537e:	f77f af7a 	ble.w	8005276 <_printf_float+0x242>
 8005382:	2301      	movs	r3, #1
 8005384:	465a      	mov	r2, fp
 8005386:	4631      	mov	r1, r6
 8005388:	4628      	mov	r0, r5
 800538a:	47b8      	blx	r7
 800538c:	3001      	adds	r0, #1
 800538e:	f43f aeac 	beq.w	80050ea <_printf_float+0xb6>
 8005392:	f108 0801 	add.w	r8, r8, #1
 8005396:	e7ec      	b.n	8005372 <_printf_float+0x33e>
 8005398:	4642      	mov	r2, r8
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	d1c2      	bne.n	800532a <_printf_float+0x2f6>
 80053a4:	e6a1      	b.n	80050ea <_printf_float+0xb6>
 80053a6:	2301      	movs	r3, #1
 80053a8:	4631      	mov	r1, r6
 80053aa:	4628      	mov	r0, r5
 80053ac:	920a      	str	r2, [sp, #40]	@ 0x28
 80053ae:	47b8      	blx	r7
 80053b0:	3001      	adds	r0, #1
 80053b2:	f43f ae9a 	beq.w	80050ea <_printf_float+0xb6>
 80053b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053b8:	f10b 0b01 	add.w	fp, fp, #1
 80053bc:	e7bb      	b.n	8005336 <_printf_float+0x302>
 80053be:	4631      	mov	r1, r6
 80053c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80053c4:	4628      	mov	r0, r5
 80053c6:	47b8      	blx	r7
 80053c8:	3001      	adds	r0, #1
 80053ca:	d1c0      	bne.n	800534e <_printf_float+0x31a>
 80053cc:	e68d      	b.n	80050ea <_printf_float+0xb6>
 80053ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053d0:	464b      	mov	r3, r9
 80053d2:	4631      	mov	r1, r6
 80053d4:	4628      	mov	r0, r5
 80053d6:	4442      	add	r2, r8
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	d1c3      	bne.n	8005366 <_printf_float+0x332>
 80053de:	e684      	b.n	80050ea <_printf_float+0xb6>
 80053e0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80053e4:	f1ba 0f01 	cmp.w	sl, #1
 80053e8:	dc01      	bgt.n	80053ee <_printf_float+0x3ba>
 80053ea:	07db      	lsls	r3, r3, #31
 80053ec:	d536      	bpl.n	800545c <_printf_float+0x428>
 80053ee:	2301      	movs	r3, #1
 80053f0:	4642      	mov	r2, r8
 80053f2:	4631      	mov	r1, r6
 80053f4:	4628      	mov	r0, r5
 80053f6:	47b8      	blx	r7
 80053f8:	3001      	adds	r0, #1
 80053fa:	f43f ae76 	beq.w	80050ea <_printf_float+0xb6>
 80053fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005402:	4631      	mov	r1, r6
 8005404:	4628      	mov	r0, r5
 8005406:	47b8      	blx	r7
 8005408:	3001      	adds	r0, #1
 800540a:	f43f ae6e 	beq.w	80050ea <_printf_float+0xb6>
 800540e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005412:	2200      	movs	r2, #0
 8005414:	2300      	movs	r3, #0
 8005416:	f10a 3aff 	add.w	sl, sl, #4294967295
 800541a:	f7fb fac5 	bl	80009a8 <__aeabi_dcmpeq>
 800541e:	b9c0      	cbnz	r0, 8005452 <_printf_float+0x41e>
 8005420:	4653      	mov	r3, sl
 8005422:	f108 0201 	add.w	r2, r8, #1
 8005426:	4631      	mov	r1, r6
 8005428:	4628      	mov	r0, r5
 800542a:	47b8      	blx	r7
 800542c:	3001      	adds	r0, #1
 800542e:	d10c      	bne.n	800544a <_printf_float+0x416>
 8005430:	e65b      	b.n	80050ea <_printf_float+0xb6>
 8005432:	2301      	movs	r3, #1
 8005434:	465a      	mov	r2, fp
 8005436:	4631      	mov	r1, r6
 8005438:	4628      	mov	r0, r5
 800543a:	47b8      	blx	r7
 800543c:	3001      	adds	r0, #1
 800543e:	f43f ae54 	beq.w	80050ea <_printf_float+0xb6>
 8005442:	f108 0801 	add.w	r8, r8, #1
 8005446:	45d0      	cmp	r8, sl
 8005448:	dbf3      	blt.n	8005432 <_printf_float+0x3fe>
 800544a:	464b      	mov	r3, r9
 800544c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005450:	e6e0      	b.n	8005214 <_printf_float+0x1e0>
 8005452:	f04f 0800 	mov.w	r8, #0
 8005456:	f104 0b1a 	add.w	fp, r4, #26
 800545a:	e7f4      	b.n	8005446 <_printf_float+0x412>
 800545c:	2301      	movs	r3, #1
 800545e:	4642      	mov	r2, r8
 8005460:	e7e1      	b.n	8005426 <_printf_float+0x3f2>
 8005462:	2301      	movs	r3, #1
 8005464:	464a      	mov	r2, r9
 8005466:	4631      	mov	r1, r6
 8005468:	4628      	mov	r0, r5
 800546a:	47b8      	blx	r7
 800546c:	3001      	adds	r0, #1
 800546e:	f43f ae3c 	beq.w	80050ea <_printf_float+0xb6>
 8005472:	f108 0801 	add.w	r8, r8, #1
 8005476:	68e3      	ldr	r3, [r4, #12]
 8005478:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800547a:	1a5b      	subs	r3, r3, r1
 800547c:	4543      	cmp	r3, r8
 800547e:	dcf0      	bgt.n	8005462 <_printf_float+0x42e>
 8005480:	e6fd      	b.n	800527e <_printf_float+0x24a>
 8005482:	f04f 0800 	mov.w	r8, #0
 8005486:	f104 0919 	add.w	r9, r4, #25
 800548a:	e7f4      	b.n	8005476 <_printf_float+0x442>

0800548c <_printf_common>:
 800548c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005490:	4616      	mov	r6, r2
 8005492:	4698      	mov	r8, r3
 8005494:	688a      	ldr	r2, [r1, #8]
 8005496:	690b      	ldr	r3, [r1, #16]
 8005498:	4607      	mov	r7, r0
 800549a:	4293      	cmp	r3, r2
 800549c:	bfb8      	it	lt
 800549e:	4613      	movlt	r3, r2
 80054a0:	6033      	str	r3, [r6, #0]
 80054a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054a6:	460c      	mov	r4, r1
 80054a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054ac:	b10a      	cbz	r2, 80054b2 <_printf_common+0x26>
 80054ae:	3301      	adds	r3, #1
 80054b0:	6033      	str	r3, [r6, #0]
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	0699      	lsls	r1, r3, #26
 80054b6:	bf42      	ittt	mi
 80054b8:	6833      	ldrmi	r3, [r6, #0]
 80054ba:	3302      	addmi	r3, #2
 80054bc:	6033      	strmi	r3, [r6, #0]
 80054be:	6825      	ldr	r5, [r4, #0]
 80054c0:	f015 0506 	ands.w	r5, r5, #6
 80054c4:	d106      	bne.n	80054d4 <_printf_common+0x48>
 80054c6:	f104 0a19 	add.w	sl, r4, #25
 80054ca:	68e3      	ldr	r3, [r4, #12]
 80054cc:	6832      	ldr	r2, [r6, #0]
 80054ce:	1a9b      	subs	r3, r3, r2
 80054d0:	42ab      	cmp	r3, r5
 80054d2:	dc2b      	bgt.n	800552c <_printf_common+0xa0>
 80054d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80054d8:	6822      	ldr	r2, [r4, #0]
 80054da:	3b00      	subs	r3, #0
 80054dc:	bf18      	it	ne
 80054de:	2301      	movne	r3, #1
 80054e0:	0692      	lsls	r2, r2, #26
 80054e2:	d430      	bmi.n	8005546 <_printf_common+0xba>
 80054e4:	4641      	mov	r1, r8
 80054e6:	4638      	mov	r0, r7
 80054e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054ec:	47c8      	blx	r9
 80054ee:	3001      	adds	r0, #1
 80054f0:	d023      	beq.n	800553a <_printf_common+0xae>
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	6922      	ldr	r2, [r4, #16]
 80054f6:	f003 0306 	and.w	r3, r3, #6
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	bf14      	ite	ne
 80054fe:	2500      	movne	r5, #0
 8005500:	6833      	ldreq	r3, [r6, #0]
 8005502:	f04f 0600 	mov.w	r6, #0
 8005506:	bf08      	it	eq
 8005508:	68e5      	ldreq	r5, [r4, #12]
 800550a:	f104 041a 	add.w	r4, r4, #26
 800550e:	bf08      	it	eq
 8005510:	1aed      	subeq	r5, r5, r3
 8005512:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005516:	bf08      	it	eq
 8005518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800551c:	4293      	cmp	r3, r2
 800551e:	bfc4      	itt	gt
 8005520:	1a9b      	subgt	r3, r3, r2
 8005522:	18ed      	addgt	r5, r5, r3
 8005524:	42b5      	cmp	r5, r6
 8005526:	d11a      	bne.n	800555e <_printf_common+0xd2>
 8005528:	2000      	movs	r0, #0
 800552a:	e008      	b.n	800553e <_printf_common+0xb2>
 800552c:	2301      	movs	r3, #1
 800552e:	4652      	mov	r2, sl
 8005530:	4641      	mov	r1, r8
 8005532:	4638      	mov	r0, r7
 8005534:	47c8      	blx	r9
 8005536:	3001      	adds	r0, #1
 8005538:	d103      	bne.n	8005542 <_printf_common+0xb6>
 800553a:	f04f 30ff 	mov.w	r0, #4294967295
 800553e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005542:	3501      	adds	r5, #1
 8005544:	e7c1      	b.n	80054ca <_printf_common+0x3e>
 8005546:	2030      	movs	r0, #48	@ 0x30
 8005548:	18e1      	adds	r1, r4, r3
 800554a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800554e:	1c5a      	adds	r2, r3, #1
 8005550:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005554:	4422      	add	r2, r4
 8005556:	3302      	adds	r3, #2
 8005558:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800555c:	e7c2      	b.n	80054e4 <_printf_common+0x58>
 800555e:	2301      	movs	r3, #1
 8005560:	4622      	mov	r2, r4
 8005562:	4641      	mov	r1, r8
 8005564:	4638      	mov	r0, r7
 8005566:	47c8      	blx	r9
 8005568:	3001      	adds	r0, #1
 800556a:	d0e6      	beq.n	800553a <_printf_common+0xae>
 800556c:	3601      	adds	r6, #1
 800556e:	e7d9      	b.n	8005524 <_printf_common+0x98>

08005570 <_printf_i>:
 8005570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005574:	7e0f      	ldrb	r7, [r1, #24]
 8005576:	4691      	mov	r9, r2
 8005578:	2f78      	cmp	r7, #120	@ 0x78
 800557a:	4680      	mov	r8, r0
 800557c:	460c      	mov	r4, r1
 800557e:	469a      	mov	sl, r3
 8005580:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005582:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005586:	d807      	bhi.n	8005598 <_printf_i+0x28>
 8005588:	2f62      	cmp	r7, #98	@ 0x62
 800558a:	d80a      	bhi.n	80055a2 <_printf_i+0x32>
 800558c:	2f00      	cmp	r7, #0
 800558e:	f000 80d1 	beq.w	8005734 <_printf_i+0x1c4>
 8005592:	2f58      	cmp	r7, #88	@ 0x58
 8005594:	f000 80b8 	beq.w	8005708 <_printf_i+0x198>
 8005598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800559c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055a0:	e03a      	b.n	8005618 <_printf_i+0xa8>
 80055a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055a6:	2b15      	cmp	r3, #21
 80055a8:	d8f6      	bhi.n	8005598 <_printf_i+0x28>
 80055aa:	a101      	add	r1, pc, #4	@ (adr r1, 80055b0 <_printf_i+0x40>)
 80055ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055b0:	08005609 	.word	0x08005609
 80055b4:	0800561d 	.word	0x0800561d
 80055b8:	08005599 	.word	0x08005599
 80055bc:	08005599 	.word	0x08005599
 80055c0:	08005599 	.word	0x08005599
 80055c4:	08005599 	.word	0x08005599
 80055c8:	0800561d 	.word	0x0800561d
 80055cc:	08005599 	.word	0x08005599
 80055d0:	08005599 	.word	0x08005599
 80055d4:	08005599 	.word	0x08005599
 80055d8:	08005599 	.word	0x08005599
 80055dc:	0800571b 	.word	0x0800571b
 80055e0:	08005647 	.word	0x08005647
 80055e4:	080056d5 	.word	0x080056d5
 80055e8:	08005599 	.word	0x08005599
 80055ec:	08005599 	.word	0x08005599
 80055f0:	0800573d 	.word	0x0800573d
 80055f4:	08005599 	.word	0x08005599
 80055f8:	08005647 	.word	0x08005647
 80055fc:	08005599 	.word	0x08005599
 8005600:	08005599 	.word	0x08005599
 8005604:	080056dd 	.word	0x080056dd
 8005608:	6833      	ldr	r3, [r6, #0]
 800560a:	1d1a      	adds	r2, r3, #4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	6032      	str	r2, [r6, #0]
 8005610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005614:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005618:	2301      	movs	r3, #1
 800561a:	e09c      	b.n	8005756 <_printf_i+0x1e6>
 800561c:	6833      	ldr	r3, [r6, #0]
 800561e:	6820      	ldr	r0, [r4, #0]
 8005620:	1d19      	adds	r1, r3, #4
 8005622:	6031      	str	r1, [r6, #0]
 8005624:	0606      	lsls	r6, r0, #24
 8005626:	d501      	bpl.n	800562c <_printf_i+0xbc>
 8005628:	681d      	ldr	r5, [r3, #0]
 800562a:	e003      	b.n	8005634 <_printf_i+0xc4>
 800562c:	0645      	lsls	r5, r0, #25
 800562e:	d5fb      	bpl.n	8005628 <_printf_i+0xb8>
 8005630:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005634:	2d00      	cmp	r5, #0
 8005636:	da03      	bge.n	8005640 <_printf_i+0xd0>
 8005638:	232d      	movs	r3, #45	@ 0x2d
 800563a:	426d      	negs	r5, r5
 800563c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005640:	230a      	movs	r3, #10
 8005642:	4858      	ldr	r0, [pc, #352]	@ (80057a4 <_printf_i+0x234>)
 8005644:	e011      	b.n	800566a <_printf_i+0xfa>
 8005646:	6821      	ldr	r1, [r4, #0]
 8005648:	6833      	ldr	r3, [r6, #0]
 800564a:	0608      	lsls	r0, r1, #24
 800564c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005650:	d402      	bmi.n	8005658 <_printf_i+0xe8>
 8005652:	0649      	lsls	r1, r1, #25
 8005654:	bf48      	it	mi
 8005656:	b2ad      	uxthmi	r5, r5
 8005658:	2f6f      	cmp	r7, #111	@ 0x6f
 800565a:	6033      	str	r3, [r6, #0]
 800565c:	bf14      	ite	ne
 800565e:	230a      	movne	r3, #10
 8005660:	2308      	moveq	r3, #8
 8005662:	4850      	ldr	r0, [pc, #320]	@ (80057a4 <_printf_i+0x234>)
 8005664:	2100      	movs	r1, #0
 8005666:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800566a:	6866      	ldr	r6, [r4, #4]
 800566c:	2e00      	cmp	r6, #0
 800566e:	60a6      	str	r6, [r4, #8]
 8005670:	db05      	blt.n	800567e <_printf_i+0x10e>
 8005672:	6821      	ldr	r1, [r4, #0]
 8005674:	432e      	orrs	r6, r5
 8005676:	f021 0104 	bic.w	r1, r1, #4
 800567a:	6021      	str	r1, [r4, #0]
 800567c:	d04b      	beq.n	8005716 <_printf_i+0x1a6>
 800567e:	4616      	mov	r6, r2
 8005680:	fbb5 f1f3 	udiv	r1, r5, r3
 8005684:	fb03 5711 	mls	r7, r3, r1, r5
 8005688:	5dc7      	ldrb	r7, [r0, r7]
 800568a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800568e:	462f      	mov	r7, r5
 8005690:	42bb      	cmp	r3, r7
 8005692:	460d      	mov	r5, r1
 8005694:	d9f4      	bls.n	8005680 <_printf_i+0x110>
 8005696:	2b08      	cmp	r3, #8
 8005698:	d10b      	bne.n	80056b2 <_printf_i+0x142>
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	07df      	lsls	r7, r3, #31
 800569e:	d508      	bpl.n	80056b2 <_printf_i+0x142>
 80056a0:	6923      	ldr	r3, [r4, #16]
 80056a2:	6861      	ldr	r1, [r4, #4]
 80056a4:	4299      	cmp	r1, r3
 80056a6:	bfde      	ittt	le
 80056a8:	2330      	movle	r3, #48	@ 0x30
 80056aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056b2:	1b92      	subs	r2, r2, r6
 80056b4:	6122      	str	r2, [r4, #16]
 80056b6:	464b      	mov	r3, r9
 80056b8:	4621      	mov	r1, r4
 80056ba:	4640      	mov	r0, r8
 80056bc:	f8cd a000 	str.w	sl, [sp]
 80056c0:	aa03      	add	r2, sp, #12
 80056c2:	f7ff fee3 	bl	800548c <_printf_common>
 80056c6:	3001      	adds	r0, #1
 80056c8:	d14a      	bne.n	8005760 <_printf_i+0x1f0>
 80056ca:	f04f 30ff 	mov.w	r0, #4294967295
 80056ce:	b004      	add	sp, #16
 80056d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	f043 0320 	orr.w	r3, r3, #32
 80056da:	6023      	str	r3, [r4, #0]
 80056dc:	2778      	movs	r7, #120	@ 0x78
 80056de:	4832      	ldr	r0, [pc, #200]	@ (80057a8 <_printf_i+0x238>)
 80056e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	6831      	ldr	r1, [r6, #0]
 80056e8:	061f      	lsls	r7, r3, #24
 80056ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80056ee:	d402      	bmi.n	80056f6 <_printf_i+0x186>
 80056f0:	065f      	lsls	r7, r3, #25
 80056f2:	bf48      	it	mi
 80056f4:	b2ad      	uxthmi	r5, r5
 80056f6:	6031      	str	r1, [r6, #0]
 80056f8:	07d9      	lsls	r1, r3, #31
 80056fa:	bf44      	itt	mi
 80056fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005700:	6023      	strmi	r3, [r4, #0]
 8005702:	b11d      	cbz	r5, 800570c <_printf_i+0x19c>
 8005704:	2310      	movs	r3, #16
 8005706:	e7ad      	b.n	8005664 <_printf_i+0xf4>
 8005708:	4826      	ldr	r0, [pc, #152]	@ (80057a4 <_printf_i+0x234>)
 800570a:	e7e9      	b.n	80056e0 <_printf_i+0x170>
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	f023 0320 	bic.w	r3, r3, #32
 8005712:	6023      	str	r3, [r4, #0]
 8005714:	e7f6      	b.n	8005704 <_printf_i+0x194>
 8005716:	4616      	mov	r6, r2
 8005718:	e7bd      	b.n	8005696 <_printf_i+0x126>
 800571a:	6833      	ldr	r3, [r6, #0]
 800571c:	6825      	ldr	r5, [r4, #0]
 800571e:	1d18      	adds	r0, r3, #4
 8005720:	6961      	ldr	r1, [r4, #20]
 8005722:	6030      	str	r0, [r6, #0]
 8005724:	062e      	lsls	r6, r5, #24
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	d501      	bpl.n	800572e <_printf_i+0x1be>
 800572a:	6019      	str	r1, [r3, #0]
 800572c:	e002      	b.n	8005734 <_printf_i+0x1c4>
 800572e:	0668      	lsls	r0, r5, #25
 8005730:	d5fb      	bpl.n	800572a <_printf_i+0x1ba>
 8005732:	8019      	strh	r1, [r3, #0]
 8005734:	2300      	movs	r3, #0
 8005736:	4616      	mov	r6, r2
 8005738:	6123      	str	r3, [r4, #16]
 800573a:	e7bc      	b.n	80056b6 <_printf_i+0x146>
 800573c:	6833      	ldr	r3, [r6, #0]
 800573e:	2100      	movs	r1, #0
 8005740:	1d1a      	adds	r2, r3, #4
 8005742:	6032      	str	r2, [r6, #0]
 8005744:	681e      	ldr	r6, [r3, #0]
 8005746:	6862      	ldr	r2, [r4, #4]
 8005748:	4630      	mov	r0, r6
 800574a:	f000 f9d6 	bl	8005afa <memchr>
 800574e:	b108      	cbz	r0, 8005754 <_printf_i+0x1e4>
 8005750:	1b80      	subs	r0, r0, r6
 8005752:	6060      	str	r0, [r4, #4]
 8005754:	6863      	ldr	r3, [r4, #4]
 8005756:	6123      	str	r3, [r4, #16]
 8005758:	2300      	movs	r3, #0
 800575a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800575e:	e7aa      	b.n	80056b6 <_printf_i+0x146>
 8005760:	4632      	mov	r2, r6
 8005762:	4649      	mov	r1, r9
 8005764:	4640      	mov	r0, r8
 8005766:	6923      	ldr	r3, [r4, #16]
 8005768:	47d0      	blx	sl
 800576a:	3001      	adds	r0, #1
 800576c:	d0ad      	beq.n	80056ca <_printf_i+0x15a>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	079b      	lsls	r3, r3, #30
 8005772:	d413      	bmi.n	800579c <_printf_i+0x22c>
 8005774:	68e0      	ldr	r0, [r4, #12]
 8005776:	9b03      	ldr	r3, [sp, #12]
 8005778:	4298      	cmp	r0, r3
 800577a:	bfb8      	it	lt
 800577c:	4618      	movlt	r0, r3
 800577e:	e7a6      	b.n	80056ce <_printf_i+0x15e>
 8005780:	2301      	movs	r3, #1
 8005782:	4632      	mov	r2, r6
 8005784:	4649      	mov	r1, r9
 8005786:	4640      	mov	r0, r8
 8005788:	47d0      	blx	sl
 800578a:	3001      	adds	r0, #1
 800578c:	d09d      	beq.n	80056ca <_printf_i+0x15a>
 800578e:	3501      	adds	r5, #1
 8005790:	68e3      	ldr	r3, [r4, #12]
 8005792:	9903      	ldr	r1, [sp, #12]
 8005794:	1a5b      	subs	r3, r3, r1
 8005796:	42ab      	cmp	r3, r5
 8005798:	dcf2      	bgt.n	8005780 <_printf_i+0x210>
 800579a:	e7eb      	b.n	8005774 <_printf_i+0x204>
 800579c:	2500      	movs	r5, #0
 800579e:	f104 0619 	add.w	r6, r4, #25
 80057a2:	e7f5      	b.n	8005790 <_printf_i+0x220>
 80057a4:	08007c20 	.word	0x08007c20
 80057a8:	08007c31 	.word	0x08007c31

080057ac <std>:
 80057ac:	2300      	movs	r3, #0
 80057ae:	b510      	push	{r4, lr}
 80057b0:	4604      	mov	r4, r0
 80057b2:	e9c0 3300 	strd	r3, r3, [r0]
 80057b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057ba:	6083      	str	r3, [r0, #8]
 80057bc:	8181      	strh	r1, [r0, #12]
 80057be:	6643      	str	r3, [r0, #100]	@ 0x64
 80057c0:	81c2      	strh	r2, [r0, #14]
 80057c2:	6183      	str	r3, [r0, #24]
 80057c4:	4619      	mov	r1, r3
 80057c6:	2208      	movs	r2, #8
 80057c8:	305c      	adds	r0, #92	@ 0x5c
 80057ca:	f000 f916 	bl	80059fa <memset>
 80057ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005804 <std+0x58>)
 80057d0:	6224      	str	r4, [r4, #32]
 80057d2:	6263      	str	r3, [r4, #36]	@ 0x24
 80057d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005808 <std+0x5c>)
 80057d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80057d8:	4b0c      	ldr	r3, [pc, #48]	@ (800580c <std+0x60>)
 80057da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80057dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005810 <std+0x64>)
 80057de:	6323      	str	r3, [r4, #48]	@ 0x30
 80057e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005814 <std+0x68>)
 80057e2:	429c      	cmp	r4, r3
 80057e4:	d006      	beq.n	80057f4 <std+0x48>
 80057e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80057ea:	4294      	cmp	r4, r2
 80057ec:	d002      	beq.n	80057f4 <std+0x48>
 80057ee:	33d0      	adds	r3, #208	@ 0xd0
 80057f0:	429c      	cmp	r4, r3
 80057f2:	d105      	bne.n	8005800 <std+0x54>
 80057f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80057f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057fc:	f000 b97a 	b.w	8005af4 <__retarget_lock_init_recursive>
 8005800:	bd10      	pop	{r4, pc}
 8005802:	bf00      	nop
 8005804:	08005975 	.word	0x08005975
 8005808:	08005997 	.word	0x08005997
 800580c:	080059cf 	.word	0x080059cf
 8005810:	080059f3 	.word	0x080059f3
 8005814:	20000390 	.word	0x20000390

08005818 <stdio_exit_handler>:
 8005818:	4a02      	ldr	r2, [pc, #8]	@ (8005824 <stdio_exit_handler+0xc>)
 800581a:	4903      	ldr	r1, [pc, #12]	@ (8005828 <stdio_exit_handler+0x10>)
 800581c:	4803      	ldr	r0, [pc, #12]	@ (800582c <stdio_exit_handler+0x14>)
 800581e:	f000 b869 	b.w	80058f4 <_fwalk_sglue>
 8005822:	bf00      	nop
 8005824:	20000014 	.word	0x20000014
 8005828:	08007491 	.word	0x08007491
 800582c:	20000024 	.word	0x20000024

08005830 <cleanup_stdio>:
 8005830:	6841      	ldr	r1, [r0, #4]
 8005832:	4b0c      	ldr	r3, [pc, #48]	@ (8005864 <cleanup_stdio+0x34>)
 8005834:	b510      	push	{r4, lr}
 8005836:	4299      	cmp	r1, r3
 8005838:	4604      	mov	r4, r0
 800583a:	d001      	beq.n	8005840 <cleanup_stdio+0x10>
 800583c:	f001 fe28 	bl	8007490 <_fflush_r>
 8005840:	68a1      	ldr	r1, [r4, #8]
 8005842:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <cleanup_stdio+0x38>)
 8005844:	4299      	cmp	r1, r3
 8005846:	d002      	beq.n	800584e <cleanup_stdio+0x1e>
 8005848:	4620      	mov	r0, r4
 800584a:	f001 fe21 	bl	8007490 <_fflush_r>
 800584e:	68e1      	ldr	r1, [r4, #12]
 8005850:	4b06      	ldr	r3, [pc, #24]	@ (800586c <cleanup_stdio+0x3c>)
 8005852:	4299      	cmp	r1, r3
 8005854:	d004      	beq.n	8005860 <cleanup_stdio+0x30>
 8005856:	4620      	mov	r0, r4
 8005858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800585c:	f001 be18 	b.w	8007490 <_fflush_r>
 8005860:	bd10      	pop	{r4, pc}
 8005862:	bf00      	nop
 8005864:	20000390 	.word	0x20000390
 8005868:	200003f8 	.word	0x200003f8
 800586c:	20000460 	.word	0x20000460

08005870 <global_stdio_init.part.0>:
 8005870:	b510      	push	{r4, lr}
 8005872:	4b0b      	ldr	r3, [pc, #44]	@ (80058a0 <global_stdio_init.part.0+0x30>)
 8005874:	4c0b      	ldr	r4, [pc, #44]	@ (80058a4 <global_stdio_init.part.0+0x34>)
 8005876:	4a0c      	ldr	r2, [pc, #48]	@ (80058a8 <global_stdio_init.part.0+0x38>)
 8005878:	4620      	mov	r0, r4
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	2104      	movs	r1, #4
 800587e:	2200      	movs	r2, #0
 8005880:	f7ff ff94 	bl	80057ac <std>
 8005884:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005888:	2201      	movs	r2, #1
 800588a:	2109      	movs	r1, #9
 800588c:	f7ff ff8e 	bl	80057ac <std>
 8005890:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005894:	2202      	movs	r2, #2
 8005896:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800589a:	2112      	movs	r1, #18
 800589c:	f7ff bf86 	b.w	80057ac <std>
 80058a0:	200004c8 	.word	0x200004c8
 80058a4:	20000390 	.word	0x20000390
 80058a8:	08005819 	.word	0x08005819

080058ac <__sfp_lock_acquire>:
 80058ac:	4801      	ldr	r0, [pc, #4]	@ (80058b4 <__sfp_lock_acquire+0x8>)
 80058ae:	f000 b922 	b.w	8005af6 <__retarget_lock_acquire_recursive>
 80058b2:	bf00      	nop
 80058b4:	200004d1 	.word	0x200004d1

080058b8 <__sfp_lock_release>:
 80058b8:	4801      	ldr	r0, [pc, #4]	@ (80058c0 <__sfp_lock_release+0x8>)
 80058ba:	f000 b91d 	b.w	8005af8 <__retarget_lock_release_recursive>
 80058be:	bf00      	nop
 80058c0:	200004d1 	.word	0x200004d1

080058c4 <__sinit>:
 80058c4:	b510      	push	{r4, lr}
 80058c6:	4604      	mov	r4, r0
 80058c8:	f7ff fff0 	bl	80058ac <__sfp_lock_acquire>
 80058cc:	6a23      	ldr	r3, [r4, #32]
 80058ce:	b11b      	cbz	r3, 80058d8 <__sinit+0x14>
 80058d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d4:	f7ff bff0 	b.w	80058b8 <__sfp_lock_release>
 80058d8:	4b04      	ldr	r3, [pc, #16]	@ (80058ec <__sinit+0x28>)
 80058da:	6223      	str	r3, [r4, #32]
 80058dc:	4b04      	ldr	r3, [pc, #16]	@ (80058f0 <__sinit+0x2c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1f5      	bne.n	80058d0 <__sinit+0xc>
 80058e4:	f7ff ffc4 	bl	8005870 <global_stdio_init.part.0>
 80058e8:	e7f2      	b.n	80058d0 <__sinit+0xc>
 80058ea:	bf00      	nop
 80058ec:	08005831 	.word	0x08005831
 80058f0:	200004c8 	.word	0x200004c8

080058f4 <_fwalk_sglue>:
 80058f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058f8:	4607      	mov	r7, r0
 80058fa:	4688      	mov	r8, r1
 80058fc:	4614      	mov	r4, r2
 80058fe:	2600      	movs	r6, #0
 8005900:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005904:	f1b9 0901 	subs.w	r9, r9, #1
 8005908:	d505      	bpl.n	8005916 <_fwalk_sglue+0x22>
 800590a:	6824      	ldr	r4, [r4, #0]
 800590c:	2c00      	cmp	r4, #0
 800590e:	d1f7      	bne.n	8005900 <_fwalk_sglue+0xc>
 8005910:	4630      	mov	r0, r6
 8005912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005916:	89ab      	ldrh	r3, [r5, #12]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d907      	bls.n	800592c <_fwalk_sglue+0x38>
 800591c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005920:	3301      	adds	r3, #1
 8005922:	d003      	beq.n	800592c <_fwalk_sglue+0x38>
 8005924:	4629      	mov	r1, r5
 8005926:	4638      	mov	r0, r7
 8005928:	47c0      	blx	r8
 800592a:	4306      	orrs	r6, r0
 800592c:	3568      	adds	r5, #104	@ 0x68
 800592e:	e7e9      	b.n	8005904 <_fwalk_sglue+0x10>

08005930 <siprintf>:
 8005930:	b40e      	push	{r1, r2, r3}
 8005932:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005936:	b510      	push	{r4, lr}
 8005938:	2400      	movs	r4, #0
 800593a:	b09d      	sub	sp, #116	@ 0x74
 800593c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800593e:	9002      	str	r0, [sp, #8]
 8005940:	9006      	str	r0, [sp, #24]
 8005942:	9107      	str	r1, [sp, #28]
 8005944:	9104      	str	r1, [sp, #16]
 8005946:	4809      	ldr	r0, [pc, #36]	@ (800596c <siprintf+0x3c>)
 8005948:	4909      	ldr	r1, [pc, #36]	@ (8005970 <siprintf+0x40>)
 800594a:	f853 2b04 	ldr.w	r2, [r3], #4
 800594e:	9105      	str	r1, [sp, #20]
 8005950:	6800      	ldr	r0, [r0, #0]
 8005952:	a902      	add	r1, sp, #8
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005958:	f001 fc1e 	bl	8007198 <_svfiprintf_r>
 800595c:	9b02      	ldr	r3, [sp, #8]
 800595e:	701c      	strb	r4, [r3, #0]
 8005960:	b01d      	add	sp, #116	@ 0x74
 8005962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005966:	b003      	add	sp, #12
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	20000020 	.word	0x20000020
 8005970:	ffff0208 	.word	0xffff0208

08005974 <__sread>:
 8005974:	b510      	push	{r4, lr}
 8005976:	460c      	mov	r4, r1
 8005978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800597c:	f000 f86c 	bl	8005a58 <_read_r>
 8005980:	2800      	cmp	r0, #0
 8005982:	bfab      	itete	ge
 8005984:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005986:	89a3      	ldrhlt	r3, [r4, #12]
 8005988:	181b      	addge	r3, r3, r0
 800598a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800598e:	bfac      	ite	ge
 8005990:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005992:	81a3      	strhlt	r3, [r4, #12]
 8005994:	bd10      	pop	{r4, pc}

08005996 <__swrite>:
 8005996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800599a:	461f      	mov	r7, r3
 800599c:	898b      	ldrh	r3, [r1, #12]
 800599e:	4605      	mov	r5, r0
 80059a0:	05db      	lsls	r3, r3, #23
 80059a2:	460c      	mov	r4, r1
 80059a4:	4616      	mov	r6, r2
 80059a6:	d505      	bpl.n	80059b4 <__swrite+0x1e>
 80059a8:	2302      	movs	r3, #2
 80059aa:	2200      	movs	r2, #0
 80059ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b0:	f000 f840 	bl	8005a34 <_lseek_r>
 80059b4:	89a3      	ldrh	r3, [r4, #12]
 80059b6:	4632      	mov	r2, r6
 80059b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059bc:	81a3      	strh	r3, [r4, #12]
 80059be:	4628      	mov	r0, r5
 80059c0:	463b      	mov	r3, r7
 80059c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ca:	f000 b857 	b.w	8005a7c <_write_r>

080059ce <__sseek>:
 80059ce:	b510      	push	{r4, lr}
 80059d0:	460c      	mov	r4, r1
 80059d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059d6:	f000 f82d 	bl	8005a34 <_lseek_r>
 80059da:	1c43      	adds	r3, r0, #1
 80059dc:	89a3      	ldrh	r3, [r4, #12]
 80059de:	bf15      	itete	ne
 80059e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80059e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80059e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80059ea:	81a3      	strheq	r3, [r4, #12]
 80059ec:	bf18      	it	ne
 80059ee:	81a3      	strhne	r3, [r4, #12]
 80059f0:	bd10      	pop	{r4, pc}

080059f2 <__sclose>:
 80059f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059f6:	f000 b80d 	b.w	8005a14 <_close_r>

080059fa <memset>:
 80059fa:	4603      	mov	r3, r0
 80059fc:	4402      	add	r2, r0
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d100      	bne.n	8005a04 <memset+0xa>
 8005a02:	4770      	bx	lr
 8005a04:	f803 1b01 	strb.w	r1, [r3], #1
 8005a08:	e7f9      	b.n	80059fe <memset+0x4>
	...

08005a0c <_localeconv_r>:
 8005a0c:	4800      	ldr	r0, [pc, #0]	@ (8005a10 <_localeconv_r+0x4>)
 8005a0e:	4770      	bx	lr
 8005a10:	20000160 	.word	0x20000160

08005a14 <_close_r>:
 8005a14:	b538      	push	{r3, r4, r5, lr}
 8005a16:	2300      	movs	r3, #0
 8005a18:	4d05      	ldr	r5, [pc, #20]	@ (8005a30 <_close_r+0x1c>)
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	4608      	mov	r0, r1
 8005a1e:	602b      	str	r3, [r5, #0]
 8005a20:	f7fc fced 	bl	80023fe <_close>
 8005a24:	1c43      	adds	r3, r0, #1
 8005a26:	d102      	bne.n	8005a2e <_close_r+0x1a>
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	b103      	cbz	r3, 8005a2e <_close_r+0x1a>
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	bd38      	pop	{r3, r4, r5, pc}
 8005a30:	200004cc 	.word	0x200004cc

08005a34 <_lseek_r>:
 8005a34:	b538      	push	{r3, r4, r5, lr}
 8005a36:	4604      	mov	r4, r0
 8005a38:	4608      	mov	r0, r1
 8005a3a:	4611      	mov	r1, r2
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	4d05      	ldr	r5, [pc, #20]	@ (8005a54 <_lseek_r+0x20>)
 8005a40:	602a      	str	r2, [r5, #0]
 8005a42:	461a      	mov	r2, r3
 8005a44:	f7fc fcff 	bl	8002446 <_lseek>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	d102      	bne.n	8005a52 <_lseek_r+0x1e>
 8005a4c:	682b      	ldr	r3, [r5, #0]
 8005a4e:	b103      	cbz	r3, 8005a52 <_lseek_r+0x1e>
 8005a50:	6023      	str	r3, [r4, #0]
 8005a52:	bd38      	pop	{r3, r4, r5, pc}
 8005a54:	200004cc 	.word	0x200004cc

08005a58 <_read_r>:
 8005a58:	b538      	push	{r3, r4, r5, lr}
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	4608      	mov	r0, r1
 8005a5e:	4611      	mov	r1, r2
 8005a60:	2200      	movs	r2, #0
 8005a62:	4d05      	ldr	r5, [pc, #20]	@ (8005a78 <_read_r+0x20>)
 8005a64:	602a      	str	r2, [r5, #0]
 8005a66:	461a      	mov	r2, r3
 8005a68:	f7fc fc90 	bl	800238c <_read>
 8005a6c:	1c43      	adds	r3, r0, #1
 8005a6e:	d102      	bne.n	8005a76 <_read_r+0x1e>
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	b103      	cbz	r3, 8005a76 <_read_r+0x1e>
 8005a74:	6023      	str	r3, [r4, #0]
 8005a76:	bd38      	pop	{r3, r4, r5, pc}
 8005a78:	200004cc 	.word	0x200004cc

08005a7c <_write_r>:
 8005a7c:	b538      	push	{r3, r4, r5, lr}
 8005a7e:	4604      	mov	r4, r0
 8005a80:	4608      	mov	r0, r1
 8005a82:	4611      	mov	r1, r2
 8005a84:	2200      	movs	r2, #0
 8005a86:	4d05      	ldr	r5, [pc, #20]	@ (8005a9c <_write_r+0x20>)
 8005a88:	602a      	str	r2, [r5, #0]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	f7fc fc9b 	bl	80023c6 <_write>
 8005a90:	1c43      	adds	r3, r0, #1
 8005a92:	d102      	bne.n	8005a9a <_write_r+0x1e>
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	b103      	cbz	r3, 8005a9a <_write_r+0x1e>
 8005a98:	6023      	str	r3, [r4, #0]
 8005a9a:	bd38      	pop	{r3, r4, r5, pc}
 8005a9c:	200004cc 	.word	0x200004cc

08005aa0 <__errno>:
 8005aa0:	4b01      	ldr	r3, [pc, #4]	@ (8005aa8 <__errno+0x8>)
 8005aa2:	6818      	ldr	r0, [r3, #0]
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	20000020 	.word	0x20000020

08005aac <__libc_init_array>:
 8005aac:	b570      	push	{r4, r5, r6, lr}
 8005aae:	2600      	movs	r6, #0
 8005ab0:	4d0c      	ldr	r5, [pc, #48]	@ (8005ae4 <__libc_init_array+0x38>)
 8005ab2:	4c0d      	ldr	r4, [pc, #52]	@ (8005ae8 <__libc_init_array+0x3c>)
 8005ab4:	1b64      	subs	r4, r4, r5
 8005ab6:	10a4      	asrs	r4, r4, #2
 8005ab8:	42a6      	cmp	r6, r4
 8005aba:	d109      	bne.n	8005ad0 <__libc_init_array+0x24>
 8005abc:	f002 f876 	bl	8007bac <_init>
 8005ac0:	2600      	movs	r6, #0
 8005ac2:	4d0a      	ldr	r5, [pc, #40]	@ (8005aec <__libc_init_array+0x40>)
 8005ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8005af0 <__libc_init_array+0x44>)
 8005ac6:	1b64      	subs	r4, r4, r5
 8005ac8:	10a4      	asrs	r4, r4, #2
 8005aca:	42a6      	cmp	r6, r4
 8005acc:	d105      	bne.n	8005ada <__libc_init_array+0x2e>
 8005ace:	bd70      	pop	{r4, r5, r6, pc}
 8005ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ad4:	4798      	blx	r3
 8005ad6:	3601      	adds	r6, #1
 8005ad8:	e7ee      	b.n	8005ab8 <__libc_init_array+0xc>
 8005ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ade:	4798      	blx	r3
 8005ae0:	3601      	adds	r6, #1
 8005ae2:	e7f2      	b.n	8005aca <__libc_init_array+0x1e>
 8005ae4:	08007f8c 	.word	0x08007f8c
 8005ae8:	08007f8c 	.word	0x08007f8c
 8005aec:	08007f8c 	.word	0x08007f8c
 8005af0:	08007f90 	.word	0x08007f90

08005af4 <__retarget_lock_init_recursive>:
 8005af4:	4770      	bx	lr

08005af6 <__retarget_lock_acquire_recursive>:
 8005af6:	4770      	bx	lr

08005af8 <__retarget_lock_release_recursive>:
 8005af8:	4770      	bx	lr

08005afa <memchr>:
 8005afa:	4603      	mov	r3, r0
 8005afc:	b510      	push	{r4, lr}
 8005afe:	b2c9      	uxtb	r1, r1
 8005b00:	4402      	add	r2, r0
 8005b02:	4293      	cmp	r3, r2
 8005b04:	4618      	mov	r0, r3
 8005b06:	d101      	bne.n	8005b0c <memchr+0x12>
 8005b08:	2000      	movs	r0, #0
 8005b0a:	e003      	b.n	8005b14 <memchr+0x1a>
 8005b0c:	7804      	ldrb	r4, [r0, #0]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	428c      	cmp	r4, r1
 8005b12:	d1f6      	bne.n	8005b02 <memchr+0x8>
 8005b14:	bd10      	pop	{r4, pc}

08005b16 <memcpy>:
 8005b16:	440a      	add	r2, r1
 8005b18:	4291      	cmp	r1, r2
 8005b1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b1e:	d100      	bne.n	8005b22 <memcpy+0xc>
 8005b20:	4770      	bx	lr
 8005b22:	b510      	push	{r4, lr}
 8005b24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b28:	4291      	cmp	r1, r2
 8005b2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b2e:	d1f9      	bne.n	8005b24 <memcpy+0xe>
 8005b30:	bd10      	pop	{r4, pc}

08005b32 <quorem>:
 8005b32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b36:	6903      	ldr	r3, [r0, #16]
 8005b38:	690c      	ldr	r4, [r1, #16]
 8005b3a:	4607      	mov	r7, r0
 8005b3c:	42a3      	cmp	r3, r4
 8005b3e:	db7e      	blt.n	8005c3e <quorem+0x10c>
 8005b40:	3c01      	subs	r4, #1
 8005b42:	00a3      	lsls	r3, r4, #2
 8005b44:	f100 0514 	add.w	r5, r0, #20
 8005b48:	f101 0814 	add.w	r8, r1, #20
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b52:	9301      	str	r3, [sp, #4]
 8005b54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b68:	d32e      	bcc.n	8005bc8 <quorem+0x96>
 8005b6a:	f04f 0a00 	mov.w	sl, #0
 8005b6e:	46c4      	mov	ip, r8
 8005b70:	46ae      	mov	lr, r5
 8005b72:	46d3      	mov	fp, sl
 8005b74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005b78:	b298      	uxth	r0, r3
 8005b7a:	fb06 a000 	mla	r0, r6, r0, sl
 8005b7e:	0c1b      	lsrs	r3, r3, #16
 8005b80:	0c02      	lsrs	r2, r0, #16
 8005b82:	fb06 2303 	mla	r3, r6, r3, r2
 8005b86:	f8de 2000 	ldr.w	r2, [lr]
 8005b8a:	b280      	uxth	r0, r0
 8005b8c:	b292      	uxth	r2, r2
 8005b8e:	1a12      	subs	r2, r2, r0
 8005b90:	445a      	add	r2, fp
 8005b92:	f8de 0000 	ldr.w	r0, [lr]
 8005b96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ba0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005ba4:	b292      	uxth	r2, r2
 8005ba6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005baa:	45e1      	cmp	r9, ip
 8005bac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005bb0:	f84e 2b04 	str.w	r2, [lr], #4
 8005bb4:	d2de      	bcs.n	8005b74 <quorem+0x42>
 8005bb6:	9b00      	ldr	r3, [sp, #0]
 8005bb8:	58eb      	ldr	r3, [r5, r3]
 8005bba:	b92b      	cbnz	r3, 8005bc8 <quorem+0x96>
 8005bbc:	9b01      	ldr	r3, [sp, #4]
 8005bbe:	3b04      	subs	r3, #4
 8005bc0:	429d      	cmp	r5, r3
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	d32f      	bcc.n	8005c26 <quorem+0xf4>
 8005bc6:	613c      	str	r4, [r7, #16]
 8005bc8:	4638      	mov	r0, r7
 8005bca:	f001 f981 	bl	8006ed0 <__mcmp>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	db25      	blt.n	8005c1e <quorem+0xec>
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	f858 2b04 	ldr.w	r2, [r8], #4
 8005bda:	f8d1 c000 	ldr.w	ip, [r1]
 8005bde:	fa1f fe82 	uxth.w	lr, r2
 8005be2:	fa1f f38c 	uxth.w	r3, ip
 8005be6:	eba3 030e 	sub.w	r3, r3, lr
 8005bea:	4403      	add	r3, r0
 8005bec:	0c12      	lsrs	r2, r2, #16
 8005bee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005bf2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bfc:	45c1      	cmp	r9, r8
 8005bfe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c02:	f841 3b04 	str.w	r3, [r1], #4
 8005c06:	d2e6      	bcs.n	8005bd6 <quorem+0xa4>
 8005c08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c10:	b922      	cbnz	r2, 8005c1c <quorem+0xea>
 8005c12:	3b04      	subs	r3, #4
 8005c14:	429d      	cmp	r5, r3
 8005c16:	461a      	mov	r2, r3
 8005c18:	d30b      	bcc.n	8005c32 <quorem+0x100>
 8005c1a:	613c      	str	r4, [r7, #16]
 8005c1c:	3601      	adds	r6, #1
 8005c1e:	4630      	mov	r0, r6
 8005c20:	b003      	add	sp, #12
 8005c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	3b04      	subs	r3, #4
 8005c2a:	2a00      	cmp	r2, #0
 8005c2c:	d1cb      	bne.n	8005bc6 <quorem+0x94>
 8005c2e:	3c01      	subs	r4, #1
 8005c30:	e7c6      	b.n	8005bc0 <quorem+0x8e>
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	3b04      	subs	r3, #4
 8005c36:	2a00      	cmp	r2, #0
 8005c38:	d1ef      	bne.n	8005c1a <quorem+0xe8>
 8005c3a:	3c01      	subs	r4, #1
 8005c3c:	e7ea      	b.n	8005c14 <quorem+0xe2>
 8005c3e:	2000      	movs	r0, #0
 8005c40:	e7ee      	b.n	8005c20 <quorem+0xee>
 8005c42:	0000      	movs	r0, r0
 8005c44:	0000      	movs	r0, r0
	...

08005c48 <_dtoa_r>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	4614      	mov	r4, r2
 8005c4e:	461d      	mov	r5, r3
 8005c50:	69c7      	ldr	r7, [r0, #28]
 8005c52:	b097      	sub	sp, #92	@ 0x5c
 8005c54:	4681      	mov	r9, r0
 8005c56:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005c5a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005c5c:	b97f      	cbnz	r7, 8005c7e <_dtoa_r+0x36>
 8005c5e:	2010      	movs	r0, #16
 8005c60:	f000 fe0e 	bl	8006880 <malloc>
 8005c64:	4602      	mov	r2, r0
 8005c66:	f8c9 001c 	str.w	r0, [r9, #28]
 8005c6a:	b920      	cbnz	r0, 8005c76 <_dtoa_r+0x2e>
 8005c6c:	21ef      	movs	r1, #239	@ 0xef
 8005c6e:	4bac      	ldr	r3, [pc, #688]	@ (8005f20 <_dtoa_r+0x2d8>)
 8005c70:	48ac      	ldr	r0, [pc, #688]	@ (8005f24 <_dtoa_r+0x2dc>)
 8005c72:	f001 fc5f 	bl	8007534 <__assert_func>
 8005c76:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005c7a:	6007      	str	r7, [r0, #0]
 8005c7c:	60c7      	str	r7, [r0, #12]
 8005c7e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c82:	6819      	ldr	r1, [r3, #0]
 8005c84:	b159      	cbz	r1, 8005c9e <_dtoa_r+0x56>
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4093      	lsls	r3, r2
 8005c8c:	604a      	str	r2, [r1, #4]
 8005c8e:	608b      	str	r3, [r1, #8]
 8005c90:	4648      	mov	r0, r9
 8005c92:	f000 feeb 	bl	8006a6c <_Bfree>
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c9c:	601a      	str	r2, [r3, #0]
 8005c9e:	1e2b      	subs	r3, r5, #0
 8005ca0:	bfaf      	iteee	ge
 8005ca2:	2300      	movge	r3, #0
 8005ca4:	2201      	movlt	r2, #1
 8005ca6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005caa:	9307      	strlt	r3, [sp, #28]
 8005cac:	bfa8      	it	ge
 8005cae:	6033      	strge	r3, [r6, #0]
 8005cb0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005cb4:	4b9c      	ldr	r3, [pc, #624]	@ (8005f28 <_dtoa_r+0x2e0>)
 8005cb6:	bfb8      	it	lt
 8005cb8:	6032      	strlt	r2, [r6, #0]
 8005cba:	ea33 0308 	bics.w	r3, r3, r8
 8005cbe:	d112      	bne.n	8005ce6 <_dtoa_r+0x9e>
 8005cc0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005cc4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005cc6:	6013      	str	r3, [r2, #0]
 8005cc8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ccc:	4323      	orrs	r3, r4
 8005cce:	f000 855e 	beq.w	800678e <_dtoa_r+0xb46>
 8005cd2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005cd4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005f2c <_dtoa_r+0x2e4>
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 8560 	beq.w	800679e <_dtoa_r+0xb56>
 8005cde:	f10a 0303 	add.w	r3, sl, #3
 8005ce2:	f000 bd5a 	b.w	800679a <_dtoa_r+0xb52>
 8005ce6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005cea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005cee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	f7fa fe57 	bl	80009a8 <__aeabi_dcmpeq>
 8005cfa:	4607      	mov	r7, r0
 8005cfc:	b158      	cbz	r0, 8005d16 <_dtoa_r+0xce>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d02:	6013      	str	r3, [r2, #0]
 8005d04:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d06:	b113      	cbz	r3, 8005d0e <_dtoa_r+0xc6>
 8005d08:	4b89      	ldr	r3, [pc, #548]	@ (8005f30 <_dtoa_r+0x2e8>)
 8005d0a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d0c:	6013      	str	r3, [r2, #0]
 8005d0e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005f34 <_dtoa_r+0x2ec>
 8005d12:	f000 bd44 	b.w	800679e <_dtoa_r+0xb56>
 8005d16:	ab14      	add	r3, sp, #80	@ 0x50
 8005d18:	9301      	str	r3, [sp, #4]
 8005d1a:	ab15      	add	r3, sp, #84	@ 0x54
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	4648      	mov	r0, r9
 8005d20:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005d24:	f001 f984 	bl	8007030 <__d2b>
 8005d28:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005d2c:	9003      	str	r0, [sp, #12]
 8005d2e:	2e00      	cmp	r6, #0
 8005d30:	d078      	beq.n	8005e24 <_dtoa_r+0x1dc>
 8005d32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d38:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d40:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005d44:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005d48:	9712      	str	r7, [sp, #72]	@ 0x48
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	4b7a      	ldr	r3, [pc, #488]	@ (8005f38 <_dtoa_r+0x2f0>)
 8005d50:	f7fa fa0a 	bl	8000168 <__aeabi_dsub>
 8005d54:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f08 <_dtoa_r+0x2c0>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f7fa fbbd 	bl	80004d8 <__aeabi_dmul>
 8005d5e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f10 <_dtoa_r+0x2c8>)
 8005d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d64:	f7fa fa02 	bl	800016c <__adddf3>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	460d      	mov	r5, r1
 8005d6e:	f7fa fb49 	bl	8000404 <__aeabi_i2d>
 8005d72:	a369      	add	r3, pc, #420	@ (adr r3, 8005f18 <_dtoa_r+0x2d0>)
 8005d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d78:	f7fa fbae 	bl	80004d8 <__aeabi_dmul>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4620      	mov	r0, r4
 8005d82:	4629      	mov	r1, r5
 8005d84:	f7fa f9f2 	bl	800016c <__adddf3>
 8005d88:	4604      	mov	r4, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	f7fa fe54 	bl	8000a38 <__aeabi_d2iz>
 8005d90:	2200      	movs	r2, #0
 8005d92:	4607      	mov	r7, r0
 8005d94:	2300      	movs	r3, #0
 8005d96:	4620      	mov	r0, r4
 8005d98:	4629      	mov	r1, r5
 8005d9a:	f7fa fe0f 	bl	80009bc <__aeabi_dcmplt>
 8005d9e:	b140      	cbz	r0, 8005db2 <_dtoa_r+0x16a>
 8005da0:	4638      	mov	r0, r7
 8005da2:	f7fa fb2f 	bl	8000404 <__aeabi_i2d>
 8005da6:	4622      	mov	r2, r4
 8005da8:	462b      	mov	r3, r5
 8005daa:	f7fa fdfd 	bl	80009a8 <__aeabi_dcmpeq>
 8005dae:	b900      	cbnz	r0, 8005db2 <_dtoa_r+0x16a>
 8005db0:	3f01      	subs	r7, #1
 8005db2:	2f16      	cmp	r7, #22
 8005db4:	d854      	bhi.n	8005e60 <_dtoa_r+0x218>
 8005db6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dba:	4b60      	ldr	r3, [pc, #384]	@ (8005f3c <_dtoa_r+0x2f4>)
 8005dbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc4:	f7fa fdfa 	bl	80009bc <__aeabi_dcmplt>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d04b      	beq.n	8005e64 <_dtoa_r+0x21c>
 8005dcc:	2300      	movs	r3, #0
 8005dce:	3f01      	subs	r7, #1
 8005dd0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005dd2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005dd4:	1b9b      	subs	r3, r3, r6
 8005dd6:	1e5a      	subs	r2, r3, #1
 8005dd8:	bf49      	itett	mi
 8005dda:	f1c3 0301 	rsbmi	r3, r3, #1
 8005dde:	2300      	movpl	r3, #0
 8005de0:	9304      	strmi	r3, [sp, #16]
 8005de2:	2300      	movmi	r3, #0
 8005de4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005de6:	bf54      	ite	pl
 8005de8:	9304      	strpl	r3, [sp, #16]
 8005dea:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005dec:	2f00      	cmp	r7, #0
 8005dee:	db3b      	blt.n	8005e68 <_dtoa_r+0x220>
 8005df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005df4:	443b      	add	r3, r7
 8005df6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005df8:	2300      	movs	r3, #0
 8005dfa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dfc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005dfe:	2b09      	cmp	r3, #9
 8005e00:	d865      	bhi.n	8005ece <_dtoa_r+0x286>
 8005e02:	2b05      	cmp	r3, #5
 8005e04:	bfc4      	itt	gt
 8005e06:	3b04      	subgt	r3, #4
 8005e08:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005e0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e0c:	bfc8      	it	gt
 8005e0e:	2400      	movgt	r4, #0
 8005e10:	f1a3 0302 	sub.w	r3, r3, #2
 8005e14:	bfd8      	it	le
 8005e16:	2401      	movle	r4, #1
 8005e18:	2b03      	cmp	r3, #3
 8005e1a:	d864      	bhi.n	8005ee6 <_dtoa_r+0x29e>
 8005e1c:	e8df f003 	tbb	[pc, r3]
 8005e20:	2c385553 	.word	0x2c385553
 8005e24:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005e28:	441e      	add	r6, r3
 8005e2a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005e2e:	2b20      	cmp	r3, #32
 8005e30:	bfc1      	itttt	gt
 8005e32:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005e36:	fa08 f803 	lslgt.w	r8, r8, r3
 8005e3a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005e3e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005e42:	bfd6      	itet	le
 8005e44:	f1c3 0320 	rsble	r3, r3, #32
 8005e48:	ea48 0003 	orrgt.w	r0, r8, r3
 8005e4c:	fa04 f003 	lslle.w	r0, r4, r3
 8005e50:	f7fa fac8 	bl	80003e4 <__aeabi_ui2d>
 8005e54:	2201      	movs	r2, #1
 8005e56:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005e5a:	3e01      	subs	r6, #1
 8005e5c:	9212      	str	r2, [sp, #72]	@ 0x48
 8005e5e:	e774      	b.n	8005d4a <_dtoa_r+0x102>
 8005e60:	2301      	movs	r3, #1
 8005e62:	e7b5      	b.n	8005dd0 <_dtoa_r+0x188>
 8005e64:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005e66:	e7b4      	b.n	8005dd2 <_dtoa_r+0x18a>
 8005e68:	9b04      	ldr	r3, [sp, #16]
 8005e6a:	1bdb      	subs	r3, r3, r7
 8005e6c:	9304      	str	r3, [sp, #16]
 8005e6e:	427b      	negs	r3, r7
 8005e70:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e72:	2300      	movs	r3, #0
 8005e74:	930e      	str	r3, [sp, #56]	@ 0x38
 8005e76:	e7c1      	b.n	8005dfc <_dtoa_r+0x1b4>
 8005e78:	2301      	movs	r3, #1
 8005e7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e7e:	eb07 0b03 	add.w	fp, r7, r3
 8005e82:	f10b 0301 	add.w	r3, fp, #1
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	9308      	str	r3, [sp, #32]
 8005e8a:	bfb8      	it	lt
 8005e8c:	2301      	movlt	r3, #1
 8005e8e:	e006      	b.n	8005e9e <_dtoa_r+0x256>
 8005e90:	2301      	movs	r3, #1
 8005e92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	dd28      	ble.n	8005eec <_dtoa_r+0x2a4>
 8005e9a:	469b      	mov	fp, r3
 8005e9c:	9308      	str	r3, [sp, #32]
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	2204      	movs	r2, #4
 8005ea2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005ea6:	f102 0514 	add.w	r5, r2, #20
 8005eaa:	429d      	cmp	r5, r3
 8005eac:	d926      	bls.n	8005efc <_dtoa_r+0x2b4>
 8005eae:	6041      	str	r1, [r0, #4]
 8005eb0:	4648      	mov	r0, r9
 8005eb2:	f000 fd9b 	bl	80069ec <_Balloc>
 8005eb6:	4682      	mov	sl, r0
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d143      	bne.n	8005f44 <_dtoa_r+0x2fc>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	f240 11af 	movw	r1, #431	@ 0x1af
 8005ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8005f40 <_dtoa_r+0x2f8>)
 8005ec4:	e6d4      	b.n	8005c70 <_dtoa_r+0x28>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e7e3      	b.n	8005e92 <_dtoa_r+0x24a>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e7d5      	b.n	8005e7a <_dtoa_r+0x232>
 8005ece:	2401      	movs	r4, #1
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ed4:	9320      	str	r3, [sp, #128]	@ 0x80
 8005ed6:	f04f 3bff 	mov.w	fp, #4294967295
 8005eda:	2200      	movs	r2, #0
 8005edc:	2312      	movs	r3, #18
 8005ede:	f8cd b020 	str.w	fp, [sp, #32]
 8005ee2:	9221      	str	r2, [sp, #132]	@ 0x84
 8005ee4:	e7db      	b.n	8005e9e <_dtoa_r+0x256>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eea:	e7f4      	b.n	8005ed6 <_dtoa_r+0x28e>
 8005eec:	f04f 0b01 	mov.w	fp, #1
 8005ef0:	465b      	mov	r3, fp
 8005ef2:	f8cd b020 	str.w	fp, [sp, #32]
 8005ef6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005efa:	e7d0      	b.n	8005e9e <_dtoa_r+0x256>
 8005efc:	3101      	adds	r1, #1
 8005efe:	0052      	lsls	r2, r2, #1
 8005f00:	e7d1      	b.n	8005ea6 <_dtoa_r+0x25e>
 8005f02:	bf00      	nop
 8005f04:	f3af 8000 	nop.w
 8005f08:	636f4361 	.word	0x636f4361
 8005f0c:	3fd287a7 	.word	0x3fd287a7
 8005f10:	8b60c8b3 	.word	0x8b60c8b3
 8005f14:	3fc68a28 	.word	0x3fc68a28
 8005f18:	509f79fb 	.word	0x509f79fb
 8005f1c:	3fd34413 	.word	0x3fd34413
 8005f20:	08007c4f 	.word	0x08007c4f
 8005f24:	08007c66 	.word	0x08007c66
 8005f28:	7ff00000 	.word	0x7ff00000
 8005f2c:	08007c4b 	.word	0x08007c4b
 8005f30:	08007c1f 	.word	0x08007c1f
 8005f34:	08007c1e 	.word	0x08007c1e
 8005f38:	3ff80000 	.word	0x3ff80000
 8005f3c:	08007db8 	.word	0x08007db8
 8005f40:	08007cbe 	.word	0x08007cbe
 8005f44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f48:	6018      	str	r0, [r3, #0]
 8005f4a:	9b08      	ldr	r3, [sp, #32]
 8005f4c:	2b0e      	cmp	r3, #14
 8005f4e:	f200 80a1 	bhi.w	8006094 <_dtoa_r+0x44c>
 8005f52:	2c00      	cmp	r4, #0
 8005f54:	f000 809e 	beq.w	8006094 <_dtoa_r+0x44c>
 8005f58:	2f00      	cmp	r7, #0
 8005f5a:	dd33      	ble.n	8005fc4 <_dtoa_r+0x37c>
 8005f5c:	4b9c      	ldr	r3, [pc, #624]	@ (80061d0 <_dtoa_r+0x588>)
 8005f5e:	f007 020f 	and.w	r2, r7, #15
 8005f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f66:	05f8      	lsls	r0, r7, #23
 8005f68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f6c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005f70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005f74:	d516      	bpl.n	8005fa4 <_dtoa_r+0x35c>
 8005f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f7a:	4b96      	ldr	r3, [pc, #600]	@ (80061d4 <_dtoa_r+0x58c>)
 8005f7c:	2603      	movs	r6, #3
 8005f7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f82:	f7fa fbd3 	bl	800072c <__aeabi_ddiv>
 8005f86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f8a:	f004 040f 	and.w	r4, r4, #15
 8005f8e:	4d91      	ldr	r5, [pc, #580]	@ (80061d4 <_dtoa_r+0x58c>)
 8005f90:	b954      	cbnz	r4, 8005fa8 <_dtoa_r+0x360>
 8005f92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005f96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f9a:	f7fa fbc7 	bl	800072c <__aeabi_ddiv>
 8005f9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005fa2:	e028      	b.n	8005ff6 <_dtoa_r+0x3ae>
 8005fa4:	2602      	movs	r6, #2
 8005fa6:	e7f2      	b.n	8005f8e <_dtoa_r+0x346>
 8005fa8:	07e1      	lsls	r1, r4, #31
 8005faa:	d508      	bpl.n	8005fbe <_dtoa_r+0x376>
 8005fac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005fb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005fb4:	f7fa fa90 	bl	80004d8 <__aeabi_dmul>
 8005fb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005fbc:	3601      	adds	r6, #1
 8005fbe:	1064      	asrs	r4, r4, #1
 8005fc0:	3508      	adds	r5, #8
 8005fc2:	e7e5      	b.n	8005f90 <_dtoa_r+0x348>
 8005fc4:	f000 80af 	beq.w	8006126 <_dtoa_r+0x4de>
 8005fc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fcc:	427c      	negs	r4, r7
 8005fce:	4b80      	ldr	r3, [pc, #512]	@ (80061d0 <_dtoa_r+0x588>)
 8005fd0:	f004 020f 	and.w	r2, r4, #15
 8005fd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fdc:	f7fa fa7c 	bl	80004d8 <__aeabi_dmul>
 8005fe0:	2602      	movs	r6, #2
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005fe8:	4d7a      	ldr	r5, [pc, #488]	@ (80061d4 <_dtoa_r+0x58c>)
 8005fea:	1124      	asrs	r4, r4, #4
 8005fec:	2c00      	cmp	r4, #0
 8005fee:	f040 808f 	bne.w	8006110 <_dtoa_r+0x4c8>
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1d3      	bne.n	8005f9e <_dtoa_r+0x356>
 8005ff6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005ffa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 8094 	beq.w	800612a <_dtoa_r+0x4e2>
 8006002:	2200      	movs	r2, #0
 8006004:	4620      	mov	r0, r4
 8006006:	4629      	mov	r1, r5
 8006008:	4b73      	ldr	r3, [pc, #460]	@ (80061d8 <_dtoa_r+0x590>)
 800600a:	f7fa fcd7 	bl	80009bc <__aeabi_dcmplt>
 800600e:	2800      	cmp	r0, #0
 8006010:	f000 808b 	beq.w	800612a <_dtoa_r+0x4e2>
 8006014:	9b08      	ldr	r3, [sp, #32]
 8006016:	2b00      	cmp	r3, #0
 8006018:	f000 8087 	beq.w	800612a <_dtoa_r+0x4e2>
 800601c:	f1bb 0f00 	cmp.w	fp, #0
 8006020:	dd34      	ble.n	800608c <_dtoa_r+0x444>
 8006022:	4620      	mov	r0, r4
 8006024:	2200      	movs	r2, #0
 8006026:	4629      	mov	r1, r5
 8006028:	4b6c      	ldr	r3, [pc, #432]	@ (80061dc <_dtoa_r+0x594>)
 800602a:	f7fa fa55 	bl	80004d8 <__aeabi_dmul>
 800602e:	465c      	mov	r4, fp
 8006030:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006034:	f107 38ff 	add.w	r8, r7, #4294967295
 8006038:	3601      	adds	r6, #1
 800603a:	4630      	mov	r0, r6
 800603c:	f7fa f9e2 	bl	8000404 <__aeabi_i2d>
 8006040:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006044:	f7fa fa48 	bl	80004d8 <__aeabi_dmul>
 8006048:	2200      	movs	r2, #0
 800604a:	4b65      	ldr	r3, [pc, #404]	@ (80061e0 <_dtoa_r+0x598>)
 800604c:	f7fa f88e 	bl	800016c <__adddf3>
 8006050:	4605      	mov	r5, r0
 8006052:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006056:	2c00      	cmp	r4, #0
 8006058:	d16a      	bne.n	8006130 <_dtoa_r+0x4e8>
 800605a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800605e:	2200      	movs	r2, #0
 8006060:	4b60      	ldr	r3, [pc, #384]	@ (80061e4 <_dtoa_r+0x59c>)
 8006062:	f7fa f881 	bl	8000168 <__aeabi_dsub>
 8006066:	4602      	mov	r2, r0
 8006068:	460b      	mov	r3, r1
 800606a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800606e:	462a      	mov	r2, r5
 8006070:	4633      	mov	r3, r6
 8006072:	f7fa fcc1 	bl	80009f8 <__aeabi_dcmpgt>
 8006076:	2800      	cmp	r0, #0
 8006078:	f040 8298 	bne.w	80065ac <_dtoa_r+0x964>
 800607c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006080:	462a      	mov	r2, r5
 8006082:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006086:	f7fa fc99 	bl	80009bc <__aeabi_dcmplt>
 800608a:	bb38      	cbnz	r0, 80060dc <_dtoa_r+0x494>
 800608c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006090:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006094:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006096:	2b00      	cmp	r3, #0
 8006098:	f2c0 8157 	blt.w	800634a <_dtoa_r+0x702>
 800609c:	2f0e      	cmp	r7, #14
 800609e:	f300 8154 	bgt.w	800634a <_dtoa_r+0x702>
 80060a2:	4b4b      	ldr	r3, [pc, #300]	@ (80061d0 <_dtoa_r+0x588>)
 80060a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060ac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80060b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f280 80e5 	bge.w	8006282 <_dtoa_r+0x63a>
 80060b8:	9b08      	ldr	r3, [sp, #32]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f300 80e1 	bgt.w	8006282 <_dtoa_r+0x63a>
 80060c0:	d10c      	bne.n	80060dc <_dtoa_r+0x494>
 80060c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060c6:	2200      	movs	r2, #0
 80060c8:	4b46      	ldr	r3, [pc, #280]	@ (80061e4 <_dtoa_r+0x59c>)
 80060ca:	f7fa fa05 	bl	80004d8 <__aeabi_dmul>
 80060ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060d2:	f7fa fc87 	bl	80009e4 <__aeabi_dcmpge>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	f000 8266 	beq.w	80065a8 <_dtoa_r+0x960>
 80060dc:	2400      	movs	r4, #0
 80060de:	4625      	mov	r5, r4
 80060e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060e2:	4656      	mov	r6, sl
 80060e4:	ea6f 0803 	mvn.w	r8, r3
 80060e8:	2700      	movs	r7, #0
 80060ea:	4621      	mov	r1, r4
 80060ec:	4648      	mov	r0, r9
 80060ee:	f000 fcbd 	bl	8006a6c <_Bfree>
 80060f2:	2d00      	cmp	r5, #0
 80060f4:	f000 80bd 	beq.w	8006272 <_dtoa_r+0x62a>
 80060f8:	b12f      	cbz	r7, 8006106 <_dtoa_r+0x4be>
 80060fa:	42af      	cmp	r7, r5
 80060fc:	d003      	beq.n	8006106 <_dtoa_r+0x4be>
 80060fe:	4639      	mov	r1, r7
 8006100:	4648      	mov	r0, r9
 8006102:	f000 fcb3 	bl	8006a6c <_Bfree>
 8006106:	4629      	mov	r1, r5
 8006108:	4648      	mov	r0, r9
 800610a:	f000 fcaf 	bl	8006a6c <_Bfree>
 800610e:	e0b0      	b.n	8006272 <_dtoa_r+0x62a>
 8006110:	07e2      	lsls	r2, r4, #31
 8006112:	d505      	bpl.n	8006120 <_dtoa_r+0x4d8>
 8006114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006118:	f7fa f9de 	bl	80004d8 <__aeabi_dmul>
 800611c:	2301      	movs	r3, #1
 800611e:	3601      	adds	r6, #1
 8006120:	1064      	asrs	r4, r4, #1
 8006122:	3508      	adds	r5, #8
 8006124:	e762      	b.n	8005fec <_dtoa_r+0x3a4>
 8006126:	2602      	movs	r6, #2
 8006128:	e765      	b.n	8005ff6 <_dtoa_r+0x3ae>
 800612a:	46b8      	mov	r8, r7
 800612c:	9c08      	ldr	r4, [sp, #32]
 800612e:	e784      	b.n	800603a <_dtoa_r+0x3f2>
 8006130:	4b27      	ldr	r3, [pc, #156]	@ (80061d0 <_dtoa_r+0x588>)
 8006132:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006134:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006138:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800613c:	4454      	add	r4, sl
 800613e:	2900      	cmp	r1, #0
 8006140:	d054      	beq.n	80061ec <_dtoa_r+0x5a4>
 8006142:	2000      	movs	r0, #0
 8006144:	4928      	ldr	r1, [pc, #160]	@ (80061e8 <_dtoa_r+0x5a0>)
 8006146:	f7fa faf1 	bl	800072c <__aeabi_ddiv>
 800614a:	4633      	mov	r3, r6
 800614c:	462a      	mov	r2, r5
 800614e:	f7fa f80b 	bl	8000168 <__aeabi_dsub>
 8006152:	4656      	mov	r6, sl
 8006154:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006158:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800615c:	f7fa fc6c 	bl	8000a38 <__aeabi_d2iz>
 8006160:	4605      	mov	r5, r0
 8006162:	f7fa f94f 	bl	8000404 <__aeabi_i2d>
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800616e:	f7f9 fffb 	bl	8000168 <__aeabi_dsub>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	3530      	adds	r5, #48	@ 0x30
 8006178:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800617c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006180:	f806 5b01 	strb.w	r5, [r6], #1
 8006184:	f7fa fc1a 	bl	80009bc <__aeabi_dcmplt>
 8006188:	2800      	cmp	r0, #0
 800618a:	d172      	bne.n	8006272 <_dtoa_r+0x62a>
 800618c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006190:	2000      	movs	r0, #0
 8006192:	4911      	ldr	r1, [pc, #68]	@ (80061d8 <_dtoa_r+0x590>)
 8006194:	f7f9 ffe8 	bl	8000168 <__aeabi_dsub>
 8006198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800619c:	f7fa fc0e 	bl	80009bc <__aeabi_dcmplt>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	f040 80b4 	bne.w	800630e <_dtoa_r+0x6c6>
 80061a6:	42a6      	cmp	r6, r4
 80061a8:	f43f af70 	beq.w	800608c <_dtoa_r+0x444>
 80061ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80061b0:	2200      	movs	r2, #0
 80061b2:	4b0a      	ldr	r3, [pc, #40]	@ (80061dc <_dtoa_r+0x594>)
 80061b4:	f7fa f990 	bl	80004d8 <__aeabi_dmul>
 80061b8:	2200      	movs	r2, #0
 80061ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061c2:	4b06      	ldr	r3, [pc, #24]	@ (80061dc <_dtoa_r+0x594>)
 80061c4:	f7fa f988 	bl	80004d8 <__aeabi_dmul>
 80061c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061cc:	e7c4      	b.n	8006158 <_dtoa_r+0x510>
 80061ce:	bf00      	nop
 80061d0:	08007db8 	.word	0x08007db8
 80061d4:	08007d90 	.word	0x08007d90
 80061d8:	3ff00000 	.word	0x3ff00000
 80061dc:	40240000 	.word	0x40240000
 80061e0:	401c0000 	.word	0x401c0000
 80061e4:	40140000 	.word	0x40140000
 80061e8:	3fe00000 	.word	0x3fe00000
 80061ec:	4631      	mov	r1, r6
 80061ee:	4628      	mov	r0, r5
 80061f0:	f7fa f972 	bl	80004d8 <__aeabi_dmul>
 80061f4:	4656      	mov	r6, sl
 80061f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061fa:	9413      	str	r4, [sp, #76]	@ 0x4c
 80061fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006200:	f7fa fc1a 	bl	8000a38 <__aeabi_d2iz>
 8006204:	4605      	mov	r5, r0
 8006206:	f7fa f8fd 	bl	8000404 <__aeabi_i2d>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006212:	f7f9 ffa9 	bl	8000168 <__aeabi_dsub>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	3530      	adds	r5, #48	@ 0x30
 800621c:	f806 5b01 	strb.w	r5, [r6], #1
 8006220:	42a6      	cmp	r6, r4
 8006222:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	d124      	bne.n	8006276 <_dtoa_r+0x62e>
 800622c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006230:	4bae      	ldr	r3, [pc, #696]	@ (80064ec <_dtoa_r+0x8a4>)
 8006232:	f7f9 ff9b 	bl	800016c <__adddf3>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800623e:	f7fa fbdb 	bl	80009f8 <__aeabi_dcmpgt>
 8006242:	2800      	cmp	r0, #0
 8006244:	d163      	bne.n	800630e <_dtoa_r+0x6c6>
 8006246:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800624a:	2000      	movs	r0, #0
 800624c:	49a7      	ldr	r1, [pc, #668]	@ (80064ec <_dtoa_r+0x8a4>)
 800624e:	f7f9 ff8b 	bl	8000168 <__aeabi_dsub>
 8006252:	4602      	mov	r2, r0
 8006254:	460b      	mov	r3, r1
 8006256:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800625a:	f7fa fbaf 	bl	80009bc <__aeabi_dcmplt>
 800625e:	2800      	cmp	r0, #0
 8006260:	f43f af14 	beq.w	800608c <_dtoa_r+0x444>
 8006264:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006266:	1e73      	subs	r3, r6, #1
 8006268:	9313      	str	r3, [sp, #76]	@ 0x4c
 800626a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800626e:	2b30      	cmp	r3, #48	@ 0x30
 8006270:	d0f8      	beq.n	8006264 <_dtoa_r+0x61c>
 8006272:	4647      	mov	r7, r8
 8006274:	e03b      	b.n	80062ee <_dtoa_r+0x6a6>
 8006276:	4b9e      	ldr	r3, [pc, #632]	@ (80064f0 <_dtoa_r+0x8a8>)
 8006278:	f7fa f92e 	bl	80004d8 <__aeabi_dmul>
 800627c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006280:	e7bc      	b.n	80061fc <_dtoa_r+0x5b4>
 8006282:	4656      	mov	r6, sl
 8006284:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800628c:	4620      	mov	r0, r4
 800628e:	4629      	mov	r1, r5
 8006290:	f7fa fa4c 	bl	800072c <__aeabi_ddiv>
 8006294:	f7fa fbd0 	bl	8000a38 <__aeabi_d2iz>
 8006298:	4680      	mov	r8, r0
 800629a:	f7fa f8b3 	bl	8000404 <__aeabi_i2d>
 800629e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062a2:	f7fa f919 	bl	80004d8 <__aeabi_dmul>
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	4620      	mov	r0, r4
 80062ac:	4629      	mov	r1, r5
 80062ae:	f7f9 ff5b 	bl	8000168 <__aeabi_dsub>
 80062b2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80062b6:	9d08      	ldr	r5, [sp, #32]
 80062b8:	f806 4b01 	strb.w	r4, [r6], #1
 80062bc:	eba6 040a 	sub.w	r4, r6, sl
 80062c0:	42a5      	cmp	r5, r4
 80062c2:	4602      	mov	r2, r0
 80062c4:	460b      	mov	r3, r1
 80062c6:	d133      	bne.n	8006330 <_dtoa_r+0x6e8>
 80062c8:	f7f9 ff50 	bl	800016c <__adddf3>
 80062cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062d0:	4604      	mov	r4, r0
 80062d2:	460d      	mov	r5, r1
 80062d4:	f7fa fb90 	bl	80009f8 <__aeabi_dcmpgt>
 80062d8:	b9c0      	cbnz	r0, 800630c <_dtoa_r+0x6c4>
 80062da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062de:	4620      	mov	r0, r4
 80062e0:	4629      	mov	r1, r5
 80062e2:	f7fa fb61 	bl	80009a8 <__aeabi_dcmpeq>
 80062e6:	b110      	cbz	r0, 80062ee <_dtoa_r+0x6a6>
 80062e8:	f018 0f01 	tst.w	r8, #1
 80062ec:	d10e      	bne.n	800630c <_dtoa_r+0x6c4>
 80062ee:	4648      	mov	r0, r9
 80062f0:	9903      	ldr	r1, [sp, #12]
 80062f2:	f000 fbbb 	bl	8006a6c <_Bfree>
 80062f6:	2300      	movs	r3, #0
 80062f8:	7033      	strb	r3, [r6, #0]
 80062fa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80062fc:	3701      	adds	r7, #1
 80062fe:	601f      	str	r7, [r3, #0]
 8006300:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 824b 	beq.w	800679e <_dtoa_r+0xb56>
 8006308:	601e      	str	r6, [r3, #0]
 800630a:	e248      	b.n	800679e <_dtoa_r+0xb56>
 800630c:	46b8      	mov	r8, r7
 800630e:	4633      	mov	r3, r6
 8006310:	461e      	mov	r6, r3
 8006312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006316:	2a39      	cmp	r2, #57	@ 0x39
 8006318:	d106      	bne.n	8006328 <_dtoa_r+0x6e0>
 800631a:	459a      	cmp	sl, r3
 800631c:	d1f8      	bne.n	8006310 <_dtoa_r+0x6c8>
 800631e:	2230      	movs	r2, #48	@ 0x30
 8006320:	f108 0801 	add.w	r8, r8, #1
 8006324:	f88a 2000 	strb.w	r2, [sl]
 8006328:	781a      	ldrb	r2, [r3, #0]
 800632a:	3201      	adds	r2, #1
 800632c:	701a      	strb	r2, [r3, #0]
 800632e:	e7a0      	b.n	8006272 <_dtoa_r+0x62a>
 8006330:	2200      	movs	r2, #0
 8006332:	4b6f      	ldr	r3, [pc, #444]	@ (80064f0 <_dtoa_r+0x8a8>)
 8006334:	f7fa f8d0 	bl	80004d8 <__aeabi_dmul>
 8006338:	2200      	movs	r2, #0
 800633a:	2300      	movs	r3, #0
 800633c:	4604      	mov	r4, r0
 800633e:	460d      	mov	r5, r1
 8006340:	f7fa fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8006344:	2800      	cmp	r0, #0
 8006346:	d09f      	beq.n	8006288 <_dtoa_r+0x640>
 8006348:	e7d1      	b.n	80062ee <_dtoa_r+0x6a6>
 800634a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800634c:	2a00      	cmp	r2, #0
 800634e:	f000 80ea 	beq.w	8006526 <_dtoa_r+0x8de>
 8006352:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006354:	2a01      	cmp	r2, #1
 8006356:	f300 80cd 	bgt.w	80064f4 <_dtoa_r+0x8ac>
 800635a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800635c:	2a00      	cmp	r2, #0
 800635e:	f000 80c1 	beq.w	80064e4 <_dtoa_r+0x89c>
 8006362:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006366:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006368:	9e04      	ldr	r6, [sp, #16]
 800636a:	9a04      	ldr	r2, [sp, #16]
 800636c:	2101      	movs	r1, #1
 800636e:	441a      	add	r2, r3
 8006370:	9204      	str	r2, [sp, #16]
 8006372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006374:	4648      	mov	r0, r9
 8006376:	441a      	add	r2, r3
 8006378:	9209      	str	r2, [sp, #36]	@ 0x24
 800637a:	f000 fc2b 	bl	8006bd4 <__i2b>
 800637e:	4605      	mov	r5, r0
 8006380:	b166      	cbz	r6, 800639c <_dtoa_r+0x754>
 8006382:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006384:	2b00      	cmp	r3, #0
 8006386:	dd09      	ble.n	800639c <_dtoa_r+0x754>
 8006388:	42b3      	cmp	r3, r6
 800638a:	bfa8      	it	ge
 800638c:	4633      	movge	r3, r6
 800638e:	9a04      	ldr	r2, [sp, #16]
 8006390:	1af6      	subs	r6, r6, r3
 8006392:	1ad2      	subs	r2, r2, r3
 8006394:	9204      	str	r2, [sp, #16]
 8006396:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	9309      	str	r3, [sp, #36]	@ 0x24
 800639c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800639e:	b30b      	cbz	r3, 80063e4 <_dtoa_r+0x79c>
 80063a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 80c6 	beq.w	8006534 <_dtoa_r+0x8ec>
 80063a8:	2c00      	cmp	r4, #0
 80063aa:	f000 80c0 	beq.w	800652e <_dtoa_r+0x8e6>
 80063ae:	4629      	mov	r1, r5
 80063b0:	4622      	mov	r2, r4
 80063b2:	4648      	mov	r0, r9
 80063b4:	f000 fcc6 	bl	8006d44 <__pow5mult>
 80063b8:	9a03      	ldr	r2, [sp, #12]
 80063ba:	4601      	mov	r1, r0
 80063bc:	4605      	mov	r5, r0
 80063be:	4648      	mov	r0, r9
 80063c0:	f000 fc1e 	bl	8006c00 <__multiply>
 80063c4:	9903      	ldr	r1, [sp, #12]
 80063c6:	4680      	mov	r8, r0
 80063c8:	4648      	mov	r0, r9
 80063ca:	f000 fb4f 	bl	8006a6c <_Bfree>
 80063ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063d0:	1b1b      	subs	r3, r3, r4
 80063d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80063d4:	f000 80b1 	beq.w	800653a <_dtoa_r+0x8f2>
 80063d8:	4641      	mov	r1, r8
 80063da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80063dc:	4648      	mov	r0, r9
 80063de:	f000 fcb1 	bl	8006d44 <__pow5mult>
 80063e2:	9003      	str	r0, [sp, #12]
 80063e4:	2101      	movs	r1, #1
 80063e6:	4648      	mov	r0, r9
 80063e8:	f000 fbf4 	bl	8006bd4 <__i2b>
 80063ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063ee:	4604      	mov	r4, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 81d8 	beq.w	80067a6 <_dtoa_r+0xb5e>
 80063f6:	461a      	mov	r2, r3
 80063f8:	4601      	mov	r1, r0
 80063fa:	4648      	mov	r0, r9
 80063fc:	f000 fca2 	bl	8006d44 <__pow5mult>
 8006400:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006402:	4604      	mov	r4, r0
 8006404:	2b01      	cmp	r3, #1
 8006406:	f300 809f 	bgt.w	8006548 <_dtoa_r+0x900>
 800640a:	9b06      	ldr	r3, [sp, #24]
 800640c:	2b00      	cmp	r3, #0
 800640e:	f040 8097 	bne.w	8006540 <_dtoa_r+0x8f8>
 8006412:	9b07      	ldr	r3, [sp, #28]
 8006414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006418:	2b00      	cmp	r3, #0
 800641a:	f040 8093 	bne.w	8006544 <_dtoa_r+0x8fc>
 800641e:	9b07      	ldr	r3, [sp, #28]
 8006420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006424:	0d1b      	lsrs	r3, r3, #20
 8006426:	051b      	lsls	r3, r3, #20
 8006428:	b133      	cbz	r3, 8006438 <_dtoa_r+0x7f0>
 800642a:	9b04      	ldr	r3, [sp, #16]
 800642c:	3301      	adds	r3, #1
 800642e:	9304      	str	r3, [sp, #16]
 8006430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006432:	3301      	adds	r3, #1
 8006434:	9309      	str	r3, [sp, #36]	@ 0x24
 8006436:	2301      	movs	r3, #1
 8006438:	930a      	str	r3, [sp, #40]	@ 0x28
 800643a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800643c:	2b00      	cmp	r3, #0
 800643e:	f000 81b8 	beq.w	80067b2 <_dtoa_r+0xb6a>
 8006442:	6923      	ldr	r3, [r4, #16]
 8006444:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006448:	6918      	ldr	r0, [r3, #16]
 800644a:	f000 fb77 	bl	8006b3c <__hi0bits>
 800644e:	f1c0 0020 	rsb	r0, r0, #32
 8006452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006454:	4418      	add	r0, r3
 8006456:	f010 001f 	ands.w	r0, r0, #31
 800645a:	f000 8082 	beq.w	8006562 <_dtoa_r+0x91a>
 800645e:	f1c0 0320 	rsb	r3, r0, #32
 8006462:	2b04      	cmp	r3, #4
 8006464:	dd73      	ble.n	800654e <_dtoa_r+0x906>
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	f1c0 001c 	rsb	r0, r0, #28
 800646c:	4403      	add	r3, r0
 800646e:	9304      	str	r3, [sp, #16]
 8006470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006472:	4406      	add	r6, r0
 8006474:	4403      	add	r3, r0
 8006476:	9309      	str	r3, [sp, #36]	@ 0x24
 8006478:	9b04      	ldr	r3, [sp, #16]
 800647a:	2b00      	cmp	r3, #0
 800647c:	dd05      	ble.n	800648a <_dtoa_r+0x842>
 800647e:	461a      	mov	r2, r3
 8006480:	4648      	mov	r0, r9
 8006482:	9903      	ldr	r1, [sp, #12]
 8006484:	f000 fcb8 	bl	8006df8 <__lshift>
 8006488:	9003      	str	r0, [sp, #12]
 800648a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800648c:	2b00      	cmp	r3, #0
 800648e:	dd05      	ble.n	800649c <_dtoa_r+0x854>
 8006490:	4621      	mov	r1, r4
 8006492:	461a      	mov	r2, r3
 8006494:	4648      	mov	r0, r9
 8006496:	f000 fcaf 	bl	8006df8 <__lshift>
 800649a:	4604      	mov	r4, r0
 800649c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d061      	beq.n	8006566 <_dtoa_r+0x91e>
 80064a2:	4621      	mov	r1, r4
 80064a4:	9803      	ldr	r0, [sp, #12]
 80064a6:	f000 fd13 	bl	8006ed0 <__mcmp>
 80064aa:	2800      	cmp	r0, #0
 80064ac:	da5b      	bge.n	8006566 <_dtoa_r+0x91e>
 80064ae:	2300      	movs	r3, #0
 80064b0:	220a      	movs	r2, #10
 80064b2:	4648      	mov	r0, r9
 80064b4:	9903      	ldr	r1, [sp, #12]
 80064b6:	f000 fafb 	bl	8006ab0 <__multadd>
 80064ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80064c0:	9003      	str	r0, [sp, #12]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f000 8177 	beq.w	80067b6 <_dtoa_r+0xb6e>
 80064c8:	4629      	mov	r1, r5
 80064ca:	2300      	movs	r3, #0
 80064cc:	220a      	movs	r2, #10
 80064ce:	4648      	mov	r0, r9
 80064d0:	f000 faee 	bl	8006ab0 <__multadd>
 80064d4:	f1bb 0f00 	cmp.w	fp, #0
 80064d8:	4605      	mov	r5, r0
 80064da:	dc6f      	bgt.n	80065bc <_dtoa_r+0x974>
 80064dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064de:	2b02      	cmp	r3, #2
 80064e0:	dc49      	bgt.n	8006576 <_dtoa_r+0x92e>
 80064e2:	e06b      	b.n	80065bc <_dtoa_r+0x974>
 80064e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80064e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80064ea:	e73c      	b.n	8006366 <_dtoa_r+0x71e>
 80064ec:	3fe00000 	.word	0x3fe00000
 80064f0:	40240000 	.word	0x40240000
 80064f4:	9b08      	ldr	r3, [sp, #32]
 80064f6:	1e5c      	subs	r4, r3, #1
 80064f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064fa:	42a3      	cmp	r3, r4
 80064fc:	db09      	blt.n	8006512 <_dtoa_r+0x8ca>
 80064fe:	1b1c      	subs	r4, r3, r4
 8006500:	9b08      	ldr	r3, [sp, #32]
 8006502:	2b00      	cmp	r3, #0
 8006504:	f6bf af30 	bge.w	8006368 <_dtoa_r+0x720>
 8006508:	9b04      	ldr	r3, [sp, #16]
 800650a:	9a08      	ldr	r2, [sp, #32]
 800650c:	1a9e      	subs	r6, r3, r2
 800650e:	2300      	movs	r3, #0
 8006510:	e72b      	b.n	800636a <_dtoa_r+0x722>
 8006512:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006514:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006516:	1ae3      	subs	r3, r4, r3
 8006518:	441a      	add	r2, r3
 800651a:	940a      	str	r4, [sp, #40]	@ 0x28
 800651c:	9e04      	ldr	r6, [sp, #16]
 800651e:	2400      	movs	r4, #0
 8006520:	9b08      	ldr	r3, [sp, #32]
 8006522:	920e      	str	r2, [sp, #56]	@ 0x38
 8006524:	e721      	b.n	800636a <_dtoa_r+0x722>
 8006526:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006528:	9e04      	ldr	r6, [sp, #16]
 800652a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800652c:	e728      	b.n	8006380 <_dtoa_r+0x738>
 800652e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006532:	e751      	b.n	80063d8 <_dtoa_r+0x790>
 8006534:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006536:	9903      	ldr	r1, [sp, #12]
 8006538:	e750      	b.n	80063dc <_dtoa_r+0x794>
 800653a:	f8cd 800c 	str.w	r8, [sp, #12]
 800653e:	e751      	b.n	80063e4 <_dtoa_r+0x79c>
 8006540:	2300      	movs	r3, #0
 8006542:	e779      	b.n	8006438 <_dtoa_r+0x7f0>
 8006544:	9b06      	ldr	r3, [sp, #24]
 8006546:	e777      	b.n	8006438 <_dtoa_r+0x7f0>
 8006548:	2300      	movs	r3, #0
 800654a:	930a      	str	r3, [sp, #40]	@ 0x28
 800654c:	e779      	b.n	8006442 <_dtoa_r+0x7fa>
 800654e:	d093      	beq.n	8006478 <_dtoa_r+0x830>
 8006550:	9a04      	ldr	r2, [sp, #16]
 8006552:	331c      	adds	r3, #28
 8006554:	441a      	add	r2, r3
 8006556:	9204      	str	r2, [sp, #16]
 8006558:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800655a:	441e      	add	r6, r3
 800655c:	441a      	add	r2, r3
 800655e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006560:	e78a      	b.n	8006478 <_dtoa_r+0x830>
 8006562:	4603      	mov	r3, r0
 8006564:	e7f4      	b.n	8006550 <_dtoa_r+0x908>
 8006566:	9b08      	ldr	r3, [sp, #32]
 8006568:	46b8      	mov	r8, r7
 800656a:	2b00      	cmp	r3, #0
 800656c:	dc20      	bgt.n	80065b0 <_dtoa_r+0x968>
 800656e:	469b      	mov	fp, r3
 8006570:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006572:	2b02      	cmp	r3, #2
 8006574:	dd1e      	ble.n	80065b4 <_dtoa_r+0x96c>
 8006576:	f1bb 0f00 	cmp.w	fp, #0
 800657a:	f47f adb1 	bne.w	80060e0 <_dtoa_r+0x498>
 800657e:	4621      	mov	r1, r4
 8006580:	465b      	mov	r3, fp
 8006582:	2205      	movs	r2, #5
 8006584:	4648      	mov	r0, r9
 8006586:	f000 fa93 	bl	8006ab0 <__multadd>
 800658a:	4601      	mov	r1, r0
 800658c:	4604      	mov	r4, r0
 800658e:	9803      	ldr	r0, [sp, #12]
 8006590:	f000 fc9e 	bl	8006ed0 <__mcmp>
 8006594:	2800      	cmp	r0, #0
 8006596:	f77f ada3 	ble.w	80060e0 <_dtoa_r+0x498>
 800659a:	4656      	mov	r6, sl
 800659c:	2331      	movs	r3, #49	@ 0x31
 800659e:	f108 0801 	add.w	r8, r8, #1
 80065a2:	f806 3b01 	strb.w	r3, [r6], #1
 80065a6:	e59f      	b.n	80060e8 <_dtoa_r+0x4a0>
 80065a8:	46b8      	mov	r8, r7
 80065aa:	9c08      	ldr	r4, [sp, #32]
 80065ac:	4625      	mov	r5, r4
 80065ae:	e7f4      	b.n	800659a <_dtoa_r+0x952>
 80065b0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80065b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f000 8101 	beq.w	80067be <_dtoa_r+0xb76>
 80065bc:	2e00      	cmp	r6, #0
 80065be:	dd05      	ble.n	80065cc <_dtoa_r+0x984>
 80065c0:	4629      	mov	r1, r5
 80065c2:	4632      	mov	r2, r6
 80065c4:	4648      	mov	r0, r9
 80065c6:	f000 fc17 	bl	8006df8 <__lshift>
 80065ca:	4605      	mov	r5, r0
 80065cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d05c      	beq.n	800668c <_dtoa_r+0xa44>
 80065d2:	4648      	mov	r0, r9
 80065d4:	6869      	ldr	r1, [r5, #4]
 80065d6:	f000 fa09 	bl	80069ec <_Balloc>
 80065da:	4606      	mov	r6, r0
 80065dc:	b928      	cbnz	r0, 80065ea <_dtoa_r+0x9a2>
 80065de:	4602      	mov	r2, r0
 80065e0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80065e4:	4b80      	ldr	r3, [pc, #512]	@ (80067e8 <_dtoa_r+0xba0>)
 80065e6:	f7ff bb43 	b.w	8005c70 <_dtoa_r+0x28>
 80065ea:	692a      	ldr	r2, [r5, #16]
 80065ec:	f105 010c 	add.w	r1, r5, #12
 80065f0:	3202      	adds	r2, #2
 80065f2:	0092      	lsls	r2, r2, #2
 80065f4:	300c      	adds	r0, #12
 80065f6:	f7ff fa8e 	bl	8005b16 <memcpy>
 80065fa:	2201      	movs	r2, #1
 80065fc:	4631      	mov	r1, r6
 80065fe:	4648      	mov	r0, r9
 8006600:	f000 fbfa 	bl	8006df8 <__lshift>
 8006604:	462f      	mov	r7, r5
 8006606:	4605      	mov	r5, r0
 8006608:	f10a 0301 	add.w	r3, sl, #1
 800660c:	9304      	str	r3, [sp, #16]
 800660e:	eb0a 030b 	add.w	r3, sl, fp
 8006612:	930a      	str	r3, [sp, #40]	@ 0x28
 8006614:	9b06      	ldr	r3, [sp, #24]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	9309      	str	r3, [sp, #36]	@ 0x24
 800661c:	9b04      	ldr	r3, [sp, #16]
 800661e:	4621      	mov	r1, r4
 8006620:	9803      	ldr	r0, [sp, #12]
 8006622:	f103 3bff 	add.w	fp, r3, #4294967295
 8006626:	f7ff fa84 	bl	8005b32 <quorem>
 800662a:	4603      	mov	r3, r0
 800662c:	4639      	mov	r1, r7
 800662e:	3330      	adds	r3, #48	@ 0x30
 8006630:	9006      	str	r0, [sp, #24]
 8006632:	9803      	ldr	r0, [sp, #12]
 8006634:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006636:	f000 fc4b 	bl	8006ed0 <__mcmp>
 800663a:	462a      	mov	r2, r5
 800663c:	9008      	str	r0, [sp, #32]
 800663e:	4621      	mov	r1, r4
 8006640:	4648      	mov	r0, r9
 8006642:	f000 fc61 	bl	8006f08 <__mdiff>
 8006646:	68c2      	ldr	r2, [r0, #12]
 8006648:	4606      	mov	r6, r0
 800664a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800664c:	bb02      	cbnz	r2, 8006690 <_dtoa_r+0xa48>
 800664e:	4601      	mov	r1, r0
 8006650:	9803      	ldr	r0, [sp, #12]
 8006652:	f000 fc3d 	bl	8006ed0 <__mcmp>
 8006656:	4602      	mov	r2, r0
 8006658:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800665a:	4631      	mov	r1, r6
 800665c:	4648      	mov	r0, r9
 800665e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006662:	f000 fa03 	bl	8006a6c <_Bfree>
 8006666:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006668:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800666a:	9e04      	ldr	r6, [sp, #16]
 800666c:	ea42 0103 	orr.w	r1, r2, r3
 8006670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006672:	4319      	orrs	r1, r3
 8006674:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006676:	d10d      	bne.n	8006694 <_dtoa_r+0xa4c>
 8006678:	2b39      	cmp	r3, #57	@ 0x39
 800667a:	d027      	beq.n	80066cc <_dtoa_r+0xa84>
 800667c:	9a08      	ldr	r2, [sp, #32]
 800667e:	2a00      	cmp	r2, #0
 8006680:	dd01      	ble.n	8006686 <_dtoa_r+0xa3e>
 8006682:	9b06      	ldr	r3, [sp, #24]
 8006684:	3331      	adds	r3, #49	@ 0x31
 8006686:	f88b 3000 	strb.w	r3, [fp]
 800668a:	e52e      	b.n	80060ea <_dtoa_r+0x4a2>
 800668c:	4628      	mov	r0, r5
 800668e:	e7b9      	b.n	8006604 <_dtoa_r+0x9bc>
 8006690:	2201      	movs	r2, #1
 8006692:	e7e2      	b.n	800665a <_dtoa_r+0xa12>
 8006694:	9908      	ldr	r1, [sp, #32]
 8006696:	2900      	cmp	r1, #0
 8006698:	db04      	blt.n	80066a4 <_dtoa_r+0xa5c>
 800669a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800669c:	4301      	orrs	r1, r0
 800669e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066a0:	4301      	orrs	r1, r0
 80066a2:	d120      	bne.n	80066e6 <_dtoa_r+0xa9e>
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	ddee      	ble.n	8006686 <_dtoa_r+0xa3e>
 80066a8:	2201      	movs	r2, #1
 80066aa:	9903      	ldr	r1, [sp, #12]
 80066ac:	4648      	mov	r0, r9
 80066ae:	9304      	str	r3, [sp, #16]
 80066b0:	f000 fba2 	bl	8006df8 <__lshift>
 80066b4:	4621      	mov	r1, r4
 80066b6:	9003      	str	r0, [sp, #12]
 80066b8:	f000 fc0a 	bl	8006ed0 <__mcmp>
 80066bc:	2800      	cmp	r0, #0
 80066be:	9b04      	ldr	r3, [sp, #16]
 80066c0:	dc02      	bgt.n	80066c8 <_dtoa_r+0xa80>
 80066c2:	d1e0      	bne.n	8006686 <_dtoa_r+0xa3e>
 80066c4:	07da      	lsls	r2, r3, #31
 80066c6:	d5de      	bpl.n	8006686 <_dtoa_r+0xa3e>
 80066c8:	2b39      	cmp	r3, #57	@ 0x39
 80066ca:	d1da      	bne.n	8006682 <_dtoa_r+0xa3a>
 80066cc:	2339      	movs	r3, #57	@ 0x39
 80066ce:	f88b 3000 	strb.w	r3, [fp]
 80066d2:	4633      	mov	r3, r6
 80066d4:	461e      	mov	r6, r3
 80066d6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80066da:	3b01      	subs	r3, #1
 80066dc:	2a39      	cmp	r2, #57	@ 0x39
 80066de:	d04e      	beq.n	800677e <_dtoa_r+0xb36>
 80066e0:	3201      	adds	r2, #1
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	e501      	b.n	80060ea <_dtoa_r+0x4a2>
 80066e6:	2a00      	cmp	r2, #0
 80066e8:	dd03      	ble.n	80066f2 <_dtoa_r+0xaaa>
 80066ea:	2b39      	cmp	r3, #57	@ 0x39
 80066ec:	d0ee      	beq.n	80066cc <_dtoa_r+0xa84>
 80066ee:	3301      	adds	r3, #1
 80066f0:	e7c9      	b.n	8006686 <_dtoa_r+0xa3e>
 80066f2:	9a04      	ldr	r2, [sp, #16]
 80066f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80066fa:	428a      	cmp	r2, r1
 80066fc:	d028      	beq.n	8006750 <_dtoa_r+0xb08>
 80066fe:	2300      	movs	r3, #0
 8006700:	220a      	movs	r2, #10
 8006702:	9903      	ldr	r1, [sp, #12]
 8006704:	4648      	mov	r0, r9
 8006706:	f000 f9d3 	bl	8006ab0 <__multadd>
 800670a:	42af      	cmp	r7, r5
 800670c:	9003      	str	r0, [sp, #12]
 800670e:	f04f 0300 	mov.w	r3, #0
 8006712:	f04f 020a 	mov.w	r2, #10
 8006716:	4639      	mov	r1, r7
 8006718:	4648      	mov	r0, r9
 800671a:	d107      	bne.n	800672c <_dtoa_r+0xae4>
 800671c:	f000 f9c8 	bl	8006ab0 <__multadd>
 8006720:	4607      	mov	r7, r0
 8006722:	4605      	mov	r5, r0
 8006724:	9b04      	ldr	r3, [sp, #16]
 8006726:	3301      	adds	r3, #1
 8006728:	9304      	str	r3, [sp, #16]
 800672a:	e777      	b.n	800661c <_dtoa_r+0x9d4>
 800672c:	f000 f9c0 	bl	8006ab0 <__multadd>
 8006730:	4629      	mov	r1, r5
 8006732:	4607      	mov	r7, r0
 8006734:	2300      	movs	r3, #0
 8006736:	220a      	movs	r2, #10
 8006738:	4648      	mov	r0, r9
 800673a:	f000 f9b9 	bl	8006ab0 <__multadd>
 800673e:	4605      	mov	r5, r0
 8006740:	e7f0      	b.n	8006724 <_dtoa_r+0xadc>
 8006742:	f1bb 0f00 	cmp.w	fp, #0
 8006746:	bfcc      	ite	gt
 8006748:	465e      	movgt	r6, fp
 800674a:	2601      	movle	r6, #1
 800674c:	2700      	movs	r7, #0
 800674e:	4456      	add	r6, sl
 8006750:	2201      	movs	r2, #1
 8006752:	9903      	ldr	r1, [sp, #12]
 8006754:	4648      	mov	r0, r9
 8006756:	9304      	str	r3, [sp, #16]
 8006758:	f000 fb4e 	bl	8006df8 <__lshift>
 800675c:	4621      	mov	r1, r4
 800675e:	9003      	str	r0, [sp, #12]
 8006760:	f000 fbb6 	bl	8006ed0 <__mcmp>
 8006764:	2800      	cmp	r0, #0
 8006766:	dcb4      	bgt.n	80066d2 <_dtoa_r+0xa8a>
 8006768:	d102      	bne.n	8006770 <_dtoa_r+0xb28>
 800676a:	9b04      	ldr	r3, [sp, #16]
 800676c:	07db      	lsls	r3, r3, #31
 800676e:	d4b0      	bmi.n	80066d2 <_dtoa_r+0xa8a>
 8006770:	4633      	mov	r3, r6
 8006772:	461e      	mov	r6, r3
 8006774:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006778:	2a30      	cmp	r2, #48	@ 0x30
 800677a:	d0fa      	beq.n	8006772 <_dtoa_r+0xb2a>
 800677c:	e4b5      	b.n	80060ea <_dtoa_r+0x4a2>
 800677e:	459a      	cmp	sl, r3
 8006780:	d1a8      	bne.n	80066d4 <_dtoa_r+0xa8c>
 8006782:	2331      	movs	r3, #49	@ 0x31
 8006784:	f108 0801 	add.w	r8, r8, #1
 8006788:	f88a 3000 	strb.w	r3, [sl]
 800678c:	e4ad      	b.n	80060ea <_dtoa_r+0x4a2>
 800678e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006790:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80067ec <_dtoa_r+0xba4>
 8006794:	b11b      	cbz	r3, 800679e <_dtoa_r+0xb56>
 8006796:	f10a 0308 	add.w	r3, sl, #8
 800679a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	4650      	mov	r0, sl
 80067a0:	b017      	add	sp, #92	@ 0x5c
 80067a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	f77f ae2e 	ble.w	800640a <_dtoa_r+0x7c2>
 80067ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80067b2:	2001      	movs	r0, #1
 80067b4:	e64d      	b.n	8006452 <_dtoa_r+0x80a>
 80067b6:	f1bb 0f00 	cmp.w	fp, #0
 80067ba:	f77f aed9 	ble.w	8006570 <_dtoa_r+0x928>
 80067be:	4656      	mov	r6, sl
 80067c0:	4621      	mov	r1, r4
 80067c2:	9803      	ldr	r0, [sp, #12]
 80067c4:	f7ff f9b5 	bl	8005b32 <quorem>
 80067c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80067cc:	f806 3b01 	strb.w	r3, [r6], #1
 80067d0:	eba6 020a 	sub.w	r2, r6, sl
 80067d4:	4593      	cmp	fp, r2
 80067d6:	ddb4      	ble.n	8006742 <_dtoa_r+0xafa>
 80067d8:	2300      	movs	r3, #0
 80067da:	220a      	movs	r2, #10
 80067dc:	4648      	mov	r0, r9
 80067de:	9903      	ldr	r1, [sp, #12]
 80067e0:	f000 f966 	bl	8006ab0 <__multadd>
 80067e4:	9003      	str	r0, [sp, #12]
 80067e6:	e7eb      	b.n	80067c0 <_dtoa_r+0xb78>
 80067e8:	08007cbe 	.word	0x08007cbe
 80067ec:	08007c42 	.word	0x08007c42

080067f0 <_free_r>:
 80067f0:	b538      	push	{r3, r4, r5, lr}
 80067f2:	4605      	mov	r5, r0
 80067f4:	2900      	cmp	r1, #0
 80067f6:	d040      	beq.n	800687a <_free_r+0x8a>
 80067f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067fc:	1f0c      	subs	r4, r1, #4
 80067fe:	2b00      	cmp	r3, #0
 8006800:	bfb8      	it	lt
 8006802:	18e4      	addlt	r4, r4, r3
 8006804:	f000 f8e6 	bl	80069d4 <__malloc_lock>
 8006808:	4a1c      	ldr	r2, [pc, #112]	@ (800687c <_free_r+0x8c>)
 800680a:	6813      	ldr	r3, [r2, #0]
 800680c:	b933      	cbnz	r3, 800681c <_free_r+0x2c>
 800680e:	6063      	str	r3, [r4, #4]
 8006810:	6014      	str	r4, [r2, #0]
 8006812:	4628      	mov	r0, r5
 8006814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006818:	f000 b8e2 	b.w	80069e0 <__malloc_unlock>
 800681c:	42a3      	cmp	r3, r4
 800681e:	d908      	bls.n	8006832 <_free_r+0x42>
 8006820:	6820      	ldr	r0, [r4, #0]
 8006822:	1821      	adds	r1, r4, r0
 8006824:	428b      	cmp	r3, r1
 8006826:	bf01      	itttt	eq
 8006828:	6819      	ldreq	r1, [r3, #0]
 800682a:	685b      	ldreq	r3, [r3, #4]
 800682c:	1809      	addeq	r1, r1, r0
 800682e:	6021      	streq	r1, [r4, #0]
 8006830:	e7ed      	b.n	800680e <_free_r+0x1e>
 8006832:	461a      	mov	r2, r3
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	b10b      	cbz	r3, 800683c <_free_r+0x4c>
 8006838:	42a3      	cmp	r3, r4
 800683a:	d9fa      	bls.n	8006832 <_free_r+0x42>
 800683c:	6811      	ldr	r1, [r2, #0]
 800683e:	1850      	adds	r0, r2, r1
 8006840:	42a0      	cmp	r0, r4
 8006842:	d10b      	bne.n	800685c <_free_r+0x6c>
 8006844:	6820      	ldr	r0, [r4, #0]
 8006846:	4401      	add	r1, r0
 8006848:	1850      	adds	r0, r2, r1
 800684a:	4283      	cmp	r3, r0
 800684c:	6011      	str	r1, [r2, #0]
 800684e:	d1e0      	bne.n	8006812 <_free_r+0x22>
 8006850:	6818      	ldr	r0, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	4408      	add	r0, r1
 8006856:	6010      	str	r0, [r2, #0]
 8006858:	6053      	str	r3, [r2, #4]
 800685a:	e7da      	b.n	8006812 <_free_r+0x22>
 800685c:	d902      	bls.n	8006864 <_free_r+0x74>
 800685e:	230c      	movs	r3, #12
 8006860:	602b      	str	r3, [r5, #0]
 8006862:	e7d6      	b.n	8006812 <_free_r+0x22>
 8006864:	6820      	ldr	r0, [r4, #0]
 8006866:	1821      	adds	r1, r4, r0
 8006868:	428b      	cmp	r3, r1
 800686a:	bf01      	itttt	eq
 800686c:	6819      	ldreq	r1, [r3, #0]
 800686e:	685b      	ldreq	r3, [r3, #4]
 8006870:	1809      	addeq	r1, r1, r0
 8006872:	6021      	streq	r1, [r4, #0]
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	6054      	str	r4, [r2, #4]
 8006878:	e7cb      	b.n	8006812 <_free_r+0x22>
 800687a:	bd38      	pop	{r3, r4, r5, pc}
 800687c:	200004d8 	.word	0x200004d8

08006880 <malloc>:
 8006880:	4b02      	ldr	r3, [pc, #8]	@ (800688c <malloc+0xc>)
 8006882:	4601      	mov	r1, r0
 8006884:	6818      	ldr	r0, [r3, #0]
 8006886:	f000 b825 	b.w	80068d4 <_malloc_r>
 800688a:	bf00      	nop
 800688c:	20000020 	.word	0x20000020

08006890 <sbrk_aligned>:
 8006890:	b570      	push	{r4, r5, r6, lr}
 8006892:	4e0f      	ldr	r6, [pc, #60]	@ (80068d0 <sbrk_aligned+0x40>)
 8006894:	460c      	mov	r4, r1
 8006896:	6831      	ldr	r1, [r6, #0]
 8006898:	4605      	mov	r5, r0
 800689a:	b911      	cbnz	r1, 80068a2 <sbrk_aligned+0x12>
 800689c:	f000 fe3a 	bl	8007514 <_sbrk_r>
 80068a0:	6030      	str	r0, [r6, #0]
 80068a2:	4621      	mov	r1, r4
 80068a4:	4628      	mov	r0, r5
 80068a6:	f000 fe35 	bl	8007514 <_sbrk_r>
 80068aa:	1c43      	adds	r3, r0, #1
 80068ac:	d103      	bne.n	80068b6 <sbrk_aligned+0x26>
 80068ae:	f04f 34ff 	mov.w	r4, #4294967295
 80068b2:	4620      	mov	r0, r4
 80068b4:	bd70      	pop	{r4, r5, r6, pc}
 80068b6:	1cc4      	adds	r4, r0, #3
 80068b8:	f024 0403 	bic.w	r4, r4, #3
 80068bc:	42a0      	cmp	r0, r4
 80068be:	d0f8      	beq.n	80068b2 <sbrk_aligned+0x22>
 80068c0:	1a21      	subs	r1, r4, r0
 80068c2:	4628      	mov	r0, r5
 80068c4:	f000 fe26 	bl	8007514 <_sbrk_r>
 80068c8:	3001      	adds	r0, #1
 80068ca:	d1f2      	bne.n	80068b2 <sbrk_aligned+0x22>
 80068cc:	e7ef      	b.n	80068ae <sbrk_aligned+0x1e>
 80068ce:	bf00      	nop
 80068d0:	200004d4 	.word	0x200004d4

080068d4 <_malloc_r>:
 80068d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068d8:	1ccd      	adds	r5, r1, #3
 80068da:	f025 0503 	bic.w	r5, r5, #3
 80068de:	3508      	adds	r5, #8
 80068e0:	2d0c      	cmp	r5, #12
 80068e2:	bf38      	it	cc
 80068e4:	250c      	movcc	r5, #12
 80068e6:	2d00      	cmp	r5, #0
 80068e8:	4606      	mov	r6, r0
 80068ea:	db01      	blt.n	80068f0 <_malloc_r+0x1c>
 80068ec:	42a9      	cmp	r1, r5
 80068ee:	d904      	bls.n	80068fa <_malloc_r+0x26>
 80068f0:	230c      	movs	r3, #12
 80068f2:	6033      	str	r3, [r6, #0]
 80068f4:	2000      	movs	r0, #0
 80068f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069d0 <_malloc_r+0xfc>
 80068fe:	f000 f869 	bl	80069d4 <__malloc_lock>
 8006902:	f8d8 3000 	ldr.w	r3, [r8]
 8006906:	461c      	mov	r4, r3
 8006908:	bb44      	cbnz	r4, 800695c <_malloc_r+0x88>
 800690a:	4629      	mov	r1, r5
 800690c:	4630      	mov	r0, r6
 800690e:	f7ff ffbf 	bl	8006890 <sbrk_aligned>
 8006912:	1c43      	adds	r3, r0, #1
 8006914:	4604      	mov	r4, r0
 8006916:	d158      	bne.n	80069ca <_malloc_r+0xf6>
 8006918:	f8d8 4000 	ldr.w	r4, [r8]
 800691c:	4627      	mov	r7, r4
 800691e:	2f00      	cmp	r7, #0
 8006920:	d143      	bne.n	80069aa <_malloc_r+0xd6>
 8006922:	2c00      	cmp	r4, #0
 8006924:	d04b      	beq.n	80069be <_malloc_r+0xea>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	4639      	mov	r1, r7
 800692a:	4630      	mov	r0, r6
 800692c:	eb04 0903 	add.w	r9, r4, r3
 8006930:	f000 fdf0 	bl	8007514 <_sbrk_r>
 8006934:	4581      	cmp	r9, r0
 8006936:	d142      	bne.n	80069be <_malloc_r+0xea>
 8006938:	6821      	ldr	r1, [r4, #0]
 800693a:	4630      	mov	r0, r6
 800693c:	1a6d      	subs	r5, r5, r1
 800693e:	4629      	mov	r1, r5
 8006940:	f7ff ffa6 	bl	8006890 <sbrk_aligned>
 8006944:	3001      	adds	r0, #1
 8006946:	d03a      	beq.n	80069be <_malloc_r+0xea>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	442b      	add	r3, r5
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	f8d8 3000 	ldr.w	r3, [r8]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	bb62      	cbnz	r2, 80069b0 <_malloc_r+0xdc>
 8006956:	f8c8 7000 	str.w	r7, [r8]
 800695a:	e00f      	b.n	800697c <_malloc_r+0xa8>
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	1b52      	subs	r2, r2, r5
 8006960:	d420      	bmi.n	80069a4 <_malloc_r+0xd0>
 8006962:	2a0b      	cmp	r2, #11
 8006964:	d917      	bls.n	8006996 <_malloc_r+0xc2>
 8006966:	1961      	adds	r1, r4, r5
 8006968:	42a3      	cmp	r3, r4
 800696a:	6025      	str	r5, [r4, #0]
 800696c:	bf18      	it	ne
 800696e:	6059      	strne	r1, [r3, #4]
 8006970:	6863      	ldr	r3, [r4, #4]
 8006972:	bf08      	it	eq
 8006974:	f8c8 1000 	streq.w	r1, [r8]
 8006978:	5162      	str	r2, [r4, r5]
 800697a:	604b      	str	r3, [r1, #4]
 800697c:	4630      	mov	r0, r6
 800697e:	f000 f82f 	bl	80069e0 <__malloc_unlock>
 8006982:	f104 000b 	add.w	r0, r4, #11
 8006986:	1d23      	adds	r3, r4, #4
 8006988:	f020 0007 	bic.w	r0, r0, #7
 800698c:	1ac2      	subs	r2, r0, r3
 800698e:	bf1c      	itt	ne
 8006990:	1a1b      	subne	r3, r3, r0
 8006992:	50a3      	strne	r3, [r4, r2]
 8006994:	e7af      	b.n	80068f6 <_malloc_r+0x22>
 8006996:	6862      	ldr	r2, [r4, #4]
 8006998:	42a3      	cmp	r3, r4
 800699a:	bf0c      	ite	eq
 800699c:	f8c8 2000 	streq.w	r2, [r8]
 80069a0:	605a      	strne	r2, [r3, #4]
 80069a2:	e7eb      	b.n	800697c <_malloc_r+0xa8>
 80069a4:	4623      	mov	r3, r4
 80069a6:	6864      	ldr	r4, [r4, #4]
 80069a8:	e7ae      	b.n	8006908 <_malloc_r+0x34>
 80069aa:	463c      	mov	r4, r7
 80069ac:	687f      	ldr	r7, [r7, #4]
 80069ae:	e7b6      	b.n	800691e <_malloc_r+0x4a>
 80069b0:	461a      	mov	r2, r3
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	42a3      	cmp	r3, r4
 80069b6:	d1fb      	bne.n	80069b0 <_malloc_r+0xdc>
 80069b8:	2300      	movs	r3, #0
 80069ba:	6053      	str	r3, [r2, #4]
 80069bc:	e7de      	b.n	800697c <_malloc_r+0xa8>
 80069be:	230c      	movs	r3, #12
 80069c0:	4630      	mov	r0, r6
 80069c2:	6033      	str	r3, [r6, #0]
 80069c4:	f000 f80c 	bl	80069e0 <__malloc_unlock>
 80069c8:	e794      	b.n	80068f4 <_malloc_r+0x20>
 80069ca:	6005      	str	r5, [r0, #0]
 80069cc:	e7d6      	b.n	800697c <_malloc_r+0xa8>
 80069ce:	bf00      	nop
 80069d0:	200004d8 	.word	0x200004d8

080069d4 <__malloc_lock>:
 80069d4:	4801      	ldr	r0, [pc, #4]	@ (80069dc <__malloc_lock+0x8>)
 80069d6:	f7ff b88e 	b.w	8005af6 <__retarget_lock_acquire_recursive>
 80069da:	bf00      	nop
 80069dc:	200004d0 	.word	0x200004d0

080069e0 <__malloc_unlock>:
 80069e0:	4801      	ldr	r0, [pc, #4]	@ (80069e8 <__malloc_unlock+0x8>)
 80069e2:	f7ff b889 	b.w	8005af8 <__retarget_lock_release_recursive>
 80069e6:	bf00      	nop
 80069e8:	200004d0 	.word	0x200004d0

080069ec <_Balloc>:
 80069ec:	b570      	push	{r4, r5, r6, lr}
 80069ee:	69c6      	ldr	r6, [r0, #28]
 80069f0:	4604      	mov	r4, r0
 80069f2:	460d      	mov	r5, r1
 80069f4:	b976      	cbnz	r6, 8006a14 <_Balloc+0x28>
 80069f6:	2010      	movs	r0, #16
 80069f8:	f7ff ff42 	bl	8006880 <malloc>
 80069fc:	4602      	mov	r2, r0
 80069fe:	61e0      	str	r0, [r4, #28]
 8006a00:	b920      	cbnz	r0, 8006a0c <_Balloc+0x20>
 8006a02:	216b      	movs	r1, #107	@ 0x6b
 8006a04:	4b17      	ldr	r3, [pc, #92]	@ (8006a64 <_Balloc+0x78>)
 8006a06:	4818      	ldr	r0, [pc, #96]	@ (8006a68 <_Balloc+0x7c>)
 8006a08:	f000 fd94 	bl	8007534 <__assert_func>
 8006a0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a10:	6006      	str	r6, [r0, #0]
 8006a12:	60c6      	str	r6, [r0, #12]
 8006a14:	69e6      	ldr	r6, [r4, #28]
 8006a16:	68f3      	ldr	r3, [r6, #12]
 8006a18:	b183      	cbz	r3, 8006a3c <_Balloc+0x50>
 8006a1a:	69e3      	ldr	r3, [r4, #28]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a22:	b9b8      	cbnz	r0, 8006a54 <_Balloc+0x68>
 8006a24:	2101      	movs	r1, #1
 8006a26:	fa01 f605 	lsl.w	r6, r1, r5
 8006a2a:	1d72      	adds	r2, r6, #5
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	0092      	lsls	r2, r2, #2
 8006a30:	f000 fd9e 	bl	8007570 <_calloc_r>
 8006a34:	b160      	cbz	r0, 8006a50 <_Balloc+0x64>
 8006a36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a3a:	e00e      	b.n	8006a5a <_Balloc+0x6e>
 8006a3c:	2221      	movs	r2, #33	@ 0x21
 8006a3e:	2104      	movs	r1, #4
 8006a40:	4620      	mov	r0, r4
 8006a42:	f000 fd95 	bl	8007570 <_calloc_r>
 8006a46:	69e3      	ldr	r3, [r4, #28]
 8006a48:	60f0      	str	r0, [r6, #12]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1e4      	bne.n	8006a1a <_Balloc+0x2e>
 8006a50:	2000      	movs	r0, #0
 8006a52:	bd70      	pop	{r4, r5, r6, pc}
 8006a54:	6802      	ldr	r2, [r0, #0]
 8006a56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a60:	e7f7      	b.n	8006a52 <_Balloc+0x66>
 8006a62:	bf00      	nop
 8006a64:	08007c4f 	.word	0x08007c4f
 8006a68:	08007ccf 	.word	0x08007ccf

08006a6c <_Bfree>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	69c6      	ldr	r6, [r0, #28]
 8006a70:	4605      	mov	r5, r0
 8006a72:	460c      	mov	r4, r1
 8006a74:	b976      	cbnz	r6, 8006a94 <_Bfree+0x28>
 8006a76:	2010      	movs	r0, #16
 8006a78:	f7ff ff02 	bl	8006880 <malloc>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	61e8      	str	r0, [r5, #28]
 8006a80:	b920      	cbnz	r0, 8006a8c <_Bfree+0x20>
 8006a82:	218f      	movs	r1, #143	@ 0x8f
 8006a84:	4b08      	ldr	r3, [pc, #32]	@ (8006aa8 <_Bfree+0x3c>)
 8006a86:	4809      	ldr	r0, [pc, #36]	@ (8006aac <_Bfree+0x40>)
 8006a88:	f000 fd54 	bl	8007534 <__assert_func>
 8006a8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a90:	6006      	str	r6, [r0, #0]
 8006a92:	60c6      	str	r6, [r0, #12]
 8006a94:	b13c      	cbz	r4, 8006aa6 <_Bfree+0x3a>
 8006a96:	69eb      	ldr	r3, [r5, #28]
 8006a98:	6862      	ldr	r2, [r4, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006aa0:	6021      	str	r1, [r4, #0]
 8006aa2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006aa6:	bd70      	pop	{r4, r5, r6, pc}
 8006aa8:	08007c4f 	.word	0x08007c4f
 8006aac:	08007ccf 	.word	0x08007ccf

08006ab0 <__multadd>:
 8006ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab4:	4607      	mov	r7, r0
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	461e      	mov	r6, r3
 8006aba:	2000      	movs	r0, #0
 8006abc:	690d      	ldr	r5, [r1, #16]
 8006abe:	f101 0c14 	add.w	ip, r1, #20
 8006ac2:	f8dc 3000 	ldr.w	r3, [ip]
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	b299      	uxth	r1, r3
 8006aca:	fb02 6101 	mla	r1, r2, r1, r6
 8006ace:	0c1e      	lsrs	r6, r3, #16
 8006ad0:	0c0b      	lsrs	r3, r1, #16
 8006ad2:	fb02 3306 	mla	r3, r2, r6, r3
 8006ad6:	b289      	uxth	r1, r1
 8006ad8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006adc:	4285      	cmp	r5, r0
 8006ade:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ae6:	dcec      	bgt.n	8006ac2 <__multadd+0x12>
 8006ae8:	b30e      	cbz	r6, 8006b2e <__multadd+0x7e>
 8006aea:	68a3      	ldr	r3, [r4, #8]
 8006aec:	42ab      	cmp	r3, r5
 8006aee:	dc19      	bgt.n	8006b24 <__multadd+0x74>
 8006af0:	6861      	ldr	r1, [r4, #4]
 8006af2:	4638      	mov	r0, r7
 8006af4:	3101      	adds	r1, #1
 8006af6:	f7ff ff79 	bl	80069ec <_Balloc>
 8006afa:	4680      	mov	r8, r0
 8006afc:	b928      	cbnz	r0, 8006b0a <__multadd+0x5a>
 8006afe:	4602      	mov	r2, r0
 8006b00:	21ba      	movs	r1, #186	@ 0xba
 8006b02:	4b0c      	ldr	r3, [pc, #48]	@ (8006b34 <__multadd+0x84>)
 8006b04:	480c      	ldr	r0, [pc, #48]	@ (8006b38 <__multadd+0x88>)
 8006b06:	f000 fd15 	bl	8007534 <__assert_func>
 8006b0a:	6922      	ldr	r2, [r4, #16]
 8006b0c:	f104 010c 	add.w	r1, r4, #12
 8006b10:	3202      	adds	r2, #2
 8006b12:	0092      	lsls	r2, r2, #2
 8006b14:	300c      	adds	r0, #12
 8006b16:	f7fe fffe 	bl	8005b16 <memcpy>
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	4638      	mov	r0, r7
 8006b1e:	f7ff ffa5 	bl	8006a6c <_Bfree>
 8006b22:	4644      	mov	r4, r8
 8006b24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b28:	3501      	adds	r5, #1
 8006b2a:	615e      	str	r6, [r3, #20]
 8006b2c:	6125      	str	r5, [r4, #16]
 8006b2e:	4620      	mov	r0, r4
 8006b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b34:	08007cbe 	.word	0x08007cbe
 8006b38:	08007ccf 	.word	0x08007ccf

08006b3c <__hi0bits>:
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006b42:	bf3a      	itte	cc
 8006b44:	0403      	lslcc	r3, r0, #16
 8006b46:	2010      	movcc	r0, #16
 8006b48:	2000      	movcs	r0, #0
 8006b4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b4e:	bf3c      	itt	cc
 8006b50:	021b      	lslcc	r3, r3, #8
 8006b52:	3008      	addcc	r0, #8
 8006b54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b58:	bf3c      	itt	cc
 8006b5a:	011b      	lslcc	r3, r3, #4
 8006b5c:	3004      	addcc	r0, #4
 8006b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b62:	bf3c      	itt	cc
 8006b64:	009b      	lslcc	r3, r3, #2
 8006b66:	3002      	addcc	r0, #2
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db05      	blt.n	8006b78 <__hi0bits+0x3c>
 8006b6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b70:	f100 0001 	add.w	r0, r0, #1
 8006b74:	bf08      	it	eq
 8006b76:	2020      	moveq	r0, #32
 8006b78:	4770      	bx	lr

08006b7a <__lo0bits>:
 8006b7a:	6803      	ldr	r3, [r0, #0]
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	f013 0007 	ands.w	r0, r3, #7
 8006b82:	d00b      	beq.n	8006b9c <__lo0bits+0x22>
 8006b84:	07d9      	lsls	r1, r3, #31
 8006b86:	d421      	bmi.n	8006bcc <__lo0bits+0x52>
 8006b88:	0798      	lsls	r0, r3, #30
 8006b8a:	bf49      	itett	mi
 8006b8c:	085b      	lsrmi	r3, r3, #1
 8006b8e:	089b      	lsrpl	r3, r3, #2
 8006b90:	2001      	movmi	r0, #1
 8006b92:	6013      	strmi	r3, [r2, #0]
 8006b94:	bf5c      	itt	pl
 8006b96:	2002      	movpl	r0, #2
 8006b98:	6013      	strpl	r3, [r2, #0]
 8006b9a:	4770      	bx	lr
 8006b9c:	b299      	uxth	r1, r3
 8006b9e:	b909      	cbnz	r1, 8006ba4 <__lo0bits+0x2a>
 8006ba0:	2010      	movs	r0, #16
 8006ba2:	0c1b      	lsrs	r3, r3, #16
 8006ba4:	b2d9      	uxtb	r1, r3
 8006ba6:	b909      	cbnz	r1, 8006bac <__lo0bits+0x32>
 8006ba8:	3008      	adds	r0, #8
 8006baa:	0a1b      	lsrs	r3, r3, #8
 8006bac:	0719      	lsls	r1, r3, #28
 8006bae:	bf04      	itt	eq
 8006bb0:	091b      	lsreq	r3, r3, #4
 8006bb2:	3004      	addeq	r0, #4
 8006bb4:	0799      	lsls	r1, r3, #30
 8006bb6:	bf04      	itt	eq
 8006bb8:	089b      	lsreq	r3, r3, #2
 8006bba:	3002      	addeq	r0, #2
 8006bbc:	07d9      	lsls	r1, r3, #31
 8006bbe:	d403      	bmi.n	8006bc8 <__lo0bits+0x4e>
 8006bc0:	085b      	lsrs	r3, r3, #1
 8006bc2:	f100 0001 	add.w	r0, r0, #1
 8006bc6:	d003      	beq.n	8006bd0 <__lo0bits+0x56>
 8006bc8:	6013      	str	r3, [r2, #0]
 8006bca:	4770      	bx	lr
 8006bcc:	2000      	movs	r0, #0
 8006bce:	4770      	bx	lr
 8006bd0:	2020      	movs	r0, #32
 8006bd2:	4770      	bx	lr

08006bd4 <__i2b>:
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	2101      	movs	r1, #1
 8006bda:	f7ff ff07 	bl	80069ec <_Balloc>
 8006bde:	4602      	mov	r2, r0
 8006be0:	b928      	cbnz	r0, 8006bee <__i2b+0x1a>
 8006be2:	f240 1145 	movw	r1, #325	@ 0x145
 8006be6:	4b04      	ldr	r3, [pc, #16]	@ (8006bf8 <__i2b+0x24>)
 8006be8:	4804      	ldr	r0, [pc, #16]	@ (8006bfc <__i2b+0x28>)
 8006bea:	f000 fca3 	bl	8007534 <__assert_func>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	6144      	str	r4, [r0, #20]
 8006bf2:	6103      	str	r3, [r0, #16]
 8006bf4:	bd10      	pop	{r4, pc}
 8006bf6:	bf00      	nop
 8006bf8:	08007cbe 	.word	0x08007cbe
 8006bfc:	08007ccf 	.word	0x08007ccf

08006c00 <__multiply>:
 8006c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c04:	4617      	mov	r7, r2
 8006c06:	690a      	ldr	r2, [r1, #16]
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	4689      	mov	r9, r1
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	bfa2      	ittt	ge
 8006c10:	463b      	movge	r3, r7
 8006c12:	460f      	movge	r7, r1
 8006c14:	4699      	movge	r9, r3
 8006c16:	693d      	ldr	r5, [r7, #16]
 8006c18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	6879      	ldr	r1, [r7, #4]
 8006c20:	eb05 060a 	add.w	r6, r5, sl
 8006c24:	42b3      	cmp	r3, r6
 8006c26:	b085      	sub	sp, #20
 8006c28:	bfb8      	it	lt
 8006c2a:	3101      	addlt	r1, #1
 8006c2c:	f7ff fede 	bl	80069ec <_Balloc>
 8006c30:	b930      	cbnz	r0, 8006c40 <__multiply+0x40>
 8006c32:	4602      	mov	r2, r0
 8006c34:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006c38:	4b40      	ldr	r3, [pc, #256]	@ (8006d3c <__multiply+0x13c>)
 8006c3a:	4841      	ldr	r0, [pc, #260]	@ (8006d40 <__multiply+0x140>)
 8006c3c:	f000 fc7a 	bl	8007534 <__assert_func>
 8006c40:	f100 0414 	add.w	r4, r0, #20
 8006c44:	4623      	mov	r3, r4
 8006c46:	2200      	movs	r2, #0
 8006c48:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006c4c:	4573      	cmp	r3, lr
 8006c4e:	d320      	bcc.n	8006c92 <__multiply+0x92>
 8006c50:	f107 0814 	add.w	r8, r7, #20
 8006c54:	f109 0114 	add.w	r1, r9, #20
 8006c58:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006c5c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006c60:	9302      	str	r3, [sp, #8]
 8006c62:	1beb      	subs	r3, r5, r7
 8006c64:	3b15      	subs	r3, #21
 8006c66:	f023 0303 	bic.w	r3, r3, #3
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	3715      	adds	r7, #21
 8006c6e:	42bd      	cmp	r5, r7
 8006c70:	bf38      	it	cc
 8006c72:	2304      	movcc	r3, #4
 8006c74:	9301      	str	r3, [sp, #4]
 8006c76:	9b02      	ldr	r3, [sp, #8]
 8006c78:	9103      	str	r1, [sp, #12]
 8006c7a:	428b      	cmp	r3, r1
 8006c7c:	d80c      	bhi.n	8006c98 <__multiply+0x98>
 8006c7e:	2e00      	cmp	r6, #0
 8006c80:	dd03      	ble.n	8006c8a <__multiply+0x8a>
 8006c82:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d055      	beq.n	8006d36 <__multiply+0x136>
 8006c8a:	6106      	str	r6, [r0, #16]
 8006c8c:	b005      	add	sp, #20
 8006c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c92:	f843 2b04 	str.w	r2, [r3], #4
 8006c96:	e7d9      	b.n	8006c4c <__multiply+0x4c>
 8006c98:	f8b1 a000 	ldrh.w	sl, [r1]
 8006c9c:	f1ba 0f00 	cmp.w	sl, #0
 8006ca0:	d01f      	beq.n	8006ce2 <__multiply+0xe2>
 8006ca2:	46c4      	mov	ip, r8
 8006ca4:	46a1      	mov	r9, r4
 8006ca6:	2700      	movs	r7, #0
 8006ca8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006cac:	f8d9 3000 	ldr.w	r3, [r9]
 8006cb0:	fa1f fb82 	uxth.w	fp, r2
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	fb0a 330b 	mla	r3, sl, fp, r3
 8006cba:	443b      	add	r3, r7
 8006cbc:	f8d9 7000 	ldr.w	r7, [r9]
 8006cc0:	0c12      	lsrs	r2, r2, #16
 8006cc2:	0c3f      	lsrs	r7, r7, #16
 8006cc4:	fb0a 7202 	mla	r2, sl, r2, r7
 8006cc8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cd2:	4565      	cmp	r5, ip
 8006cd4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006cd8:	f849 3b04 	str.w	r3, [r9], #4
 8006cdc:	d8e4      	bhi.n	8006ca8 <__multiply+0xa8>
 8006cde:	9b01      	ldr	r3, [sp, #4]
 8006ce0:	50e7      	str	r7, [r4, r3]
 8006ce2:	9b03      	ldr	r3, [sp, #12]
 8006ce4:	3104      	adds	r1, #4
 8006ce6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006cea:	f1b9 0f00 	cmp.w	r9, #0
 8006cee:	d020      	beq.n	8006d32 <__multiply+0x132>
 8006cf0:	4647      	mov	r7, r8
 8006cf2:	46a4      	mov	ip, r4
 8006cf4:	f04f 0a00 	mov.w	sl, #0
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	f8b7 b000 	ldrh.w	fp, [r7]
 8006cfe:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	fb09 220b 	mla	r2, r9, fp, r2
 8006d08:	4452      	add	r2, sl
 8006d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d0e:	f84c 3b04 	str.w	r3, [ip], #4
 8006d12:	f857 3b04 	ldr.w	r3, [r7], #4
 8006d16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d1a:	f8bc 3000 	ldrh.w	r3, [ip]
 8006d1e:	42bd      	cmp	r5, r7
 8006d20:	fb09 330a 	mla	r3, r9, sl, r3
 8006d24:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006d28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d2c:	d8e5      	bhi.n	8006cfa <__multiply+0xfa>
 8006d2e:	9a01      	ldr	r2, [sp, #4]
 8006d30:	50a3      	str	r3, [r4, r2]
 8006d32:	3404      	adds	r4, #4
 8006d34:	e79f      	b.n	8006c76 <__multiply+0x76>
 8006d36:	3e01      	subs	r6, #1
 8006d38:	e7a1      	b.n	8006c7e <__multiply+0x7e>
 8006d3a:	bf00      	nop
 8006d3c:	08007cbe 	.word	0x08007cbe
 8006d40:	08007ccf 	.word	0x08007ccf

08006d44 <__pow5mult>:
 8006d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d48:	4615      	mov	r5, r2
 8006d4a:	f012 0203 	ands.w	r2, r2, #3
 8006d4e:	4607      	mov	r7, r0
 8006d50:	460e      	mov	r6, r1
 8006d52:	d007      	beq.n	8006d64 <__pow5mult+0x20>
 8006d54:	4c25      	ldr	r4, [pc, #148]	@ (8006dec <__pow5mult+0xa8>)
 8006d56:	3a01      	subs	r2, #1
 8006d58:	2300      	movs	r3, #0
 8006d5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d5e:	f7ff fea7 	bl	8006ab0 <__multadd>
 8006d62:	4606      	mov	r6, r0
 8006d64:	10ad      	asrs	r5, r5, #2
 8006d66:	d03d      	beq.n	8006de4 <__pow5mult+0xa0>
 8006d68:	69fc      	ldr	r4, [r7, #28]
 8006d6a:	b97c      	cbnz	r4, 8006d8c <__pow5mult+0x48>
 8006d6c:	2010      	movs	r0, #16
 8006d6e:	f7ff fd87 	bl	8006880 <malloc>
 8006d72:	4602      	mov	r2, r0
 8006d74:	61f8      	str	r0, [r7, #28]
 8006d76:	b928      	cbnz	r0, 8006d84 <__pow5mult+0x40>
 8006d78:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8006df0 <__pow5mult+0xac>)
 8006d7e:	481d      	ldr	r0, [pc, #116]	@ (8006df4 <__pow5mult+0xb0>)
 8006d80:	f000 fbd8 	bl	8007534 <__assert_func>
 8006d84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d88:	6004      	str	r4, [r0, #0]
 8006d8a:	60c4      	str	r4, [r0, #12]
 8006d8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006d90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d94:	b94c      	cbnz	r4, 8006daa <__pow5mult+0x66>
 8006d96:	f240 2171 	movw	r1, #625	@ 0x271
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	f7ff ff1a 	bl	8006bd4 <__i2b>
 8006da0:	2300      	movs	r3, #0
 8006da2:	4604      	mov	r4, r0
 8006da4:	f8c8 0008 	str.w	r0, [r8, #8]
 8006da8:	6003      	str	r3, [r0, #0]
 8006daa:	f04f 0900 	mov.w	r9, #0
 8006dae:	07eb      	lsls	r3, r5, #31
 8006db0:	d50a      	bpl.n	8006dc8 <__pow5mult+0x84>
 8006db2:	4631      	mov	r1, r6
 8006db4:	4622      	mov	r2, r4
 8006db6:	4638      	mov	r0, r7
 8006db8:	f7ff ff22 	bl	8006c00 <__multiply>
 8006dbc:	4680      	mov	r8, r0
 8006dbe:	4631      	mov	r1, r6
 8006dc0:	4638      	mov	r0, r7
 8006dc2:	f7ff fe53 	bl	8006a6c <_Bfree>
 8006dc6:	4646      	mov	r6, r8
 8006dc8:	106d      	asrs	r5, r5, #1
 8006dca:	d00b      	beq.n	8006de4 <__pow5mult+0xa0>
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	b938      	cbnz	r0, 8006de0 <__pow5mult+0x9c>
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f7ff ff13 	bl	8006c00 <__multiply>
 8006dda:	6020      	str	r0, [r4, #0]
 8006ddc:	f8c0 9000 	str.w	r9, [r0]
 8006de0:	4604      	mov	r4, r0
 8006de2:	e7e4      	b.n	8006dae <__pow5mult+0x6a>
 8006de4:	4630      	mov	r0, r6
 8006de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dea:	bf00      	nop
 8006dec:	08007d80 	.word	0x08007d80
 8006df0:	08007c4f 	.word	0x08007c4f
 8006df4:	08007ccf 	.word	0x08007ccf

08006df8 <__lshift>:
 8006df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dfc:	460c      	mov	r4, r1
 8006dfe:	4607      	mov	r7, r0
 8006e00:	4691      	mov	r9, r2
 8006e02:	6923      	ldr	r3, [r4, #16]
 8006e04:	6849      	ldr	r1, [r1, #4]
 8006e06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e0a:	68a3      	ldr	r3, [r4, #8]
 8006e0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e10:	f108 0601 	add.w	r6, r8, #1
 8006e14:	42b3      	cmp	r3, r6
 8006e16:	db0b      	blt.n	8006e30 <__lshift+0x38>
 8006e18:	4638      	mov	r0, r7
 8006e1a:	f7ff fde7 	bl	80069ec <_Balloc>
 8006e1e:	4605      	mov	r5, r0
 8006e20:	b948      	cbnz	r0, 8006e36 <__lshift+0x3e>
 8006e22:	4602      	mov	r2, r0
 8006e24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006e28:	4b27      	ldr	r3, [pc, #156]	@ (8006ec8 <__lshift+0xd0>)
 8006e2a:	4828      	ldr	r0, [pc, #160]	@ (8006ecc <__lshift+0xd4>)
 8006e2c:	f000 fb82 	bl	8007534 <__assert_func>
 8006e30:	3101      	adds	r1, #1
 8006e32:	005b      	lsls	r3, r3, #1
 8006e34:	e7ee      	b.n	8006e14 <__lshift+0x1c>
 8006e36:	2300      	movs	r3, #0
 8006e38:	f100 0114 	add.w	r1, r0, #20
 8006e3c:	f100 0210 	add.w	r2, r0, #16
 8006e40:	4618      	mov	r0, r3
 8006e42:	4553      	cmp	r3, sl
 8006e44:	db33      	blt.n	8006eae <__lshift+0xb6>
 8006e46:	6920      	ldr	r0, [r4, #16]
 8006e48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e4c:	f104 0314 	add.w	r3, r4, #20
 8006e50:	f019 091f 	ands.w	r9, r9, #31
 8006e54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e5c:	d02b      	beq.n	8006eb6 <__lshift+0xbe>
 8006e5e:	468a      	mov	sl, r1
 8006e60:	2200      	movs	r2, #0
 8006e62:	f1c9 0e20 	rsb	lr, r9, #32
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	fa00 f009 	lsl.w	r0, r0, r9
 8006e6c:	4310      	orrs	r0, r2
 8006e6e:	f84a 0b04 	str.w	r0, [sl], #4
 8006e72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e76:	459c      	cmp	ip, r3
 8006e78:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e7c:	d8f3      	bhi.n	8006e66 <__lshift+0x6e>
 8006e7e:	ebac 0304 	sub.w	r3, ip, r4
 8006e82:	3b15      	subs	r3, #21
 8006e84:	f023 0303 	bic.w	r3, r3, #3
 8006e88:	3304      	adds	r3, #4
 8006e8a:	f104 0015 	add.w	r0, r4, #21
 8006e8e:	4560      	cmp	r0, ip
 8006e90:	bf88      	it	hi
 8006e92:	2304      	movhi	r3, #4
 8006e94:	50ca      	str	r2, [r1, r3]
 8006e96:	b10a      	cbz	r2, 8006e9c <__lshift+0xa4>
 8006e98:	f108 0602 	add.w	r6, r8, #2
 8006e9c:	3e01      	subs	r6, #1
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	612e      	str	r6, [r5, #16]
 8006ea4:	f7ff fde2 	bl	8006a6c <_Bfree>
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eae:	f842 0f04 	str.w	r0, [r2, #4]!
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	e7c5      	b.n	8006e42 <__lshift+0x4a>
 8006eb6:	3904      	subs	r1, #4
 8006eb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ebc:	459c      	cmp	ip, r3
 8006ebe:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ec2:	d8f9      	bhi.n	8006eb8 <__lshift+0xc0>
 8006ec4:	e7ea      	b.n	8006e9c <__lshift+0xa4>
 8006ec6:	bf00      	nop
 8006ec8:	08007cbe 	.word	0x08007cbe
 8006ecc:	08007ccf 	.word	0x08007ccf

08006ed0 <__mcmp>:
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	690a      	ldr	r2, [r1, #16]
 8006ed4:	6900      	ldr	r0, [r0, #16]
 8006ed6:	b530      	push	{r4, r5, lr}
 8006ed8:	1a80      	subs	r0, r0, r2
 8006eda:	d10e      	bne.n	8006efa <__mcmp+0x2a>
 8006edc:	3314      	adds	r3, #20
 8006ede:	3114      	adds	r1, #20
 8006ee0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ee4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ee8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006eec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ef0:	4295      	cmp	r5, r2
 8006ef2:	d003      	beq.n	8006efc <__mcmp+0x2c>
 8006ef4:	d205      	bcs.n	8006f02 <__mcmp+0x32>
 8006ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8006efa:	bd30      	pop	{r4, r5, pc}
 8006efc:	42a3      	cmp	r3, r4
 8006efe:	d3f3      	bcc.n	8006ee8 <__mcmp+0x18>
 8006f00:	e7fb      	b.n	8006efa <__mcmp+0x2a>
 8006f02:	2001      	movs	r0, #1
 8006f04:	e7f9      	b.n	8006efa <__mcmp+0x2a>
	...

08006f08 <__mdiff>:
 8006f08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f0c:	4689      	mov	r9, r1
 8006f0e:	4606      	mov	r6, r0
 8006f10:	4611      	mov	r1, r2
 8006f12:	4648      	mov	r0, r9
 8006f14:	4614      	mov	r4, r2
 8006f16:	f7ff ffdb 	bl	8006ed0 <__mcmp>
 8006f1a:	1e05      	subs	r5, r0, #0
 8006f1c:	d112      	bne.n	8006f44 <__mdiff+0x3c>
 8006f1e:	4629      	mov	r1, r5
 8006f20:	4630      	mov	r0, r6
 8006f22:	f7ff fd63 	bl	80069ec <_Balloc>
 8006f26:	4602      	mov	r2, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__mdiff+0x2e>
 8006f2a:	f240 2137 	movw	r1, #567	@ 0x237
 8006f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8007028 <__mdiff+0x120>)
 8006f30:	483e      	ldr	r0, [pc, #248]	@ (800702c <__mdiff+0x124>)
 8006f32:	f000 faff 	bl	8007534 <__assert_func>
 8006f36:	2301      	movs	r3, #1
 8006f38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	b003      	add	sp, #12
 8006f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	bfbc      	itt	lt
 8006f46:	464b      	movlt	r3, r9
 8006f48:	46a1      	movlt	r9, r4
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006f50:	bfba      	itte	lt
 8006f52:	461c      	movlt	r4, r3
 8006f54:	2501      	movlt	r5, #1
 8006f56:	2500      	movge	r5, #0
 8006f58:	f7ff fd48 	bl	80069ec <_Balloc>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	b918      	cbnz	r0, 8006f68 <__mdiff+0x60>
 8006f60:	f240 2145 	movw	r1, #581	@ 0x245
 8006f64:	4b30      	ldr	r3, [pc, #192]	@ (8007028 <__mdiff+0x120>)
 8006f66:	e7e3      	b.n	8006f30 <__mdiff+0x28>
 8006f68:	f100 0b14 	add.w	fp, r0, #20
 8006f6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006f70:	f109 0310 	add.w	r3, r9, #16
 8006f74:	60c5      	str	r5, [r0, #12]
 8006f76:	f04f 0c00 	mov.w	ip, #0
 8006f7a:	f109 0514 	add.w	r5, r9, #20
 8006f7e:	46d9      	mov	r9, fp
 8006f80:	6926      	ldr	r6, [r4, #16]
 8006f82:	f104 0e14 	add.w	lr, r4, #20
 8006f86:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006f8a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006f8e:	9301      	str	r3, [sp, #4]
 8006f90:	9b01      	ldr	r3, [sp, #4]
 8006f92:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006f96:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006f9a:	b281      	uxth	r1, r0
 8006f9c:	9301      	str	r3, [sp, #4]
 8006f9e:	fa1f f38a 	uxth.w	r3, sl
 8006fa2:	1a5b      	subs	r3, r3, r1
 8006fa4:	0c00      	lsrs	r0, r0, #16
 8006fa6:	4463      	add	r3, ip
 8006fa8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006fac:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006fb6:	4576      	cmp	r6, lr
 8006fb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006fbc:	f849 3b04 	str.w	r3, [r9], #4
 8006fc0:	d8e6      	bhi.n	8006f90 <__mdiff+0x88>
 8006fc2:	1b33      	subs	r3, r6, r4
 8006fc4:	3b15      	subs	r3, #21
 8006fc6:	f023 0303 	bic.w	r3, r3, #3
 8006fca:	3415      	adds	r4, #21
 8006fcc:	3304      	adds	r3, #4
 8006fce:	42a6      	cmp	r6, r4
 8006fd0:	bf38      	it	cc
 8006fd2:	2304      	movcc	r3, #4
 8006fd4:	441d      	add	r5, r3
 8006fd6:	445b      	add	r3, fp
 8006fd8:	461e      	mov	r6, r3
 8006fda:	462c      	mov	r4, r5
 8006fdc:	4544      	cmp	r4, r8
 8006fde:	d30e      	bcc.n	8006ffe <__mdiff+0xf6>
 8006fe0:	f108 0103 	add.w	r1, r8, #3
 8006fe4:	1b49      	subs	r1, r1, r5
 8006fe6:	f021 0103 	bic.w	r1, r1, #3
 8006fea:	3d03      	subs	r5, #3
 8006fec:	45a8      	cmp	r8, r5
 8006fee:	bf38      	it	cc
 8006ff0:	2100      	movcc	r1, #0
 8006ff2:	440b      	add	r3, r1
 8006ff4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ff8:	b199      	cbz	r1, 8007022 <__mdiff+0x11a>
 8006ffa:	6117      	str	r7, [r2, #16]
 8006ffc:	e79e      	b.n	8006f3c <__mdiff+0x34>
 8006ffe:	46e6      	mov	lr, ip
 8007000:	f854 1b04 	ldr.w	r1, [r4], #4
 8007004:	fa1f fc81 	uxth.w	ip, r1
 8007008:	44f4      	add	ip, lr
 800700a:	0c08      	lsrs	r0, r1, #16
 800700c:	4471      	add	r1, lr
 800700e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007012:	b289      	uxth	r1, r1
 8007014:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007018:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800701c:	f846 1b04 	str.w	r1, [r6], #4
 8007020:	e7dc      	b.n	8006fdc <__mdiff+0xd4>
 8007022:	3f01      	subs	r7, #1
 8007024:	e7e6      	b.n	8006ff4 <__mdiff+0xec>
 8007026:	bf00      	nop
 8007028:	08007cbe 	.word	0x08007cbe
 800702c:	08007ccf 	.word	0x08007ccf

08007030 <__d2b>:
 8007030:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007034:	2101      	movs	r1, #1
 8007036:	4690      	mov	r8, r2
 8007038:	4699      	mov	r9, r3
 800703a:	9e08      	ldr	r6, [sp, #32]
 800703c:	f7ff fcd6 	bl	80069ec <_Balloc>
 8007040:	4604      	mov	r4, r0
 8007042:	b930      	cbnz	r0, 8007052 <__d2b+0x22>
 8007044:	4602      	mov	r2, r0
 8007046:	f240 310f 	movw	r1, #783	@ 0x30f
 800704a:	4b23      	ldr	r3, [pc, #140]	@ (80070d8 <__d2b+0xa8>)
 800704c:	4823      	ldr	r0, [pc, #140]	@ (80070dc <__d2b+0xac>)
 800704e:	f000 fa71 	bl	8007534 <__assert_func>
 8007052:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007056:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800705a:	b10d      	cbz	r5, 8007060 <__d2b+0x30>
 800705c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007060:	9301      	str	r3, [sp, #4]
 8007062:	f1b8 0300 	subs.w	r3, r8, #0
 8007066:	d024      	beq.n	80070b2 <__d2b+0x82>
 8007068:	4668      	mov	r0, sp
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	f7ff fd85 	bl	8006b7a <__lo0bits>
 8007070:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007074:	b1d8      	cbz	r0, 80070ae <__d2b+0x7e>
 8007076:	f1c0 0320 	rsb	r3, r0, #32
 800707a:	fa02 f303 	lsl.w	r3, r2, r3
 800707e:	430b      	orrs	r3, r1
 8007080:	40c2      	lsrs	r2, r0
 8007082:	6163      	str	r3, [r4, #20]
 8007084:	9201      	str	r2, [sp, #4]
 8007086:	9b01      	ldr	r3, [sp, #4]
 8007088:	2b00      	cmp	r3, #0
 800708a:	bf0c      	ite	eq
 800708c:	2201      	moveq	r2, #1
 800708e:	2202      	movne	r2, #2
 8007090:	61a3      	str	r3, [r4, #24]
 8007092:	6122      	str	r2, [r4, #16]
 8007094:	b1ad      	cbz	r5, 80070c2 <__d2b+0x92>
 8007096:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800709a:	4405      	add	r5, r0
 800709c:	6035      	str	r5, [r6, #0]
 800709e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80070a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a4:	6018      	str	r0, [r3, #0]
 80070a6:	4620      	mov	r0, r4
 80070a8:	b002      	add	sp, #8
 80070aa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80070ae:	6161      	str	r1, [r4, #20]
 80070b0:	e7e9      	b.n	8007086 <__d2b+0x56>
 80070b2:	a801      	add	r0, sp, #4
 80070b4:	f7ff fd61 	bl	8006b7a <__lo0bits>
 80070b8:	9b01      	ldr	r3, [sp, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	6163      	str	r3, [r4, #20]
 80070be:	3020      	adds	r0, #32
 80070c0:	e7e7      	b.n	8007092 <__d2b+0x62>
 80070c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80070c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80070ca:	6030      	str	r0, [r6, #0]
 80070cc:	6918      	ldr	r0, [r3, #16]
 80070ce:	f7ff fd35 	bl	8006b3c <__hi0bits>
 80070d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80070d6:	e7e4      	b.n	80070a2 <__d2b+0x72>
 80070d8:	08007cbe 	.word	0x08007cbe
 80070dc:	08007ccf 	.word	0x08007ccf

080070e0 <__ssputs_r>:
 80070e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e4:	461f      	mov	r7, r3
 80070e6:	688e      	ldr	r6, [r1, #8]
 80070e8:	4682      	mov	sl, r0
 80070ea:	42be      	cmp	r6, r7
 80070ec:	460c      	mov	r4, r1
 80070ee:	4690      	mov	r8, r2
 80070f0:	680b      	ldr	r3, [r1, #0]
 80070f2:	d82d      	bhi.n	8007150 <__ssputs_r+0x70>
 80070f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070fc:	d026      	beq.n	800714c <__ssputs_r+0x6c>
 80070fe:	6965      	ldr	r5, [r4, #20]
 8007100:	6909      	ldr	r1, [r1, #16]
 8007102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007106:	eba3 0901 	sub.w	r9, r3, r1
 800710a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800710e:	1c7b      	adds	r3, r7, #1
 8007110:	444b      	add	r3, r9
 8007112:	106d      	asrs	r5, r5, #1
 8007114:	429d      	cmp	r5, r3
 8007116:	bf38      	it	cc
 8007118:	461d      	movcc	r5, r3
 800711a:	0553      	lsls	r3, r2, #21
 800711c:	d527      	bpl.n	800716e <__ssputs_r+0x8e>
 800711e:	4629      	mov	r1, r5
 8007120:	f7ff fbd8 	bl	80068d4 <_malloc_r>
 8007124:	4606      	mov	r6, r0
 8007126:	b360      	cbz	r0, 8007182 <__ssputs_r+0xa2>
 8007128:	464a      	mov	r2, r9
 800712a:	6921      	ldr	r1, [r4, #16]
 800712c:	f7fe fcf3 	bl	8005b16 <memcpy>
 8007130:	89a3      	ldrh	r3, [r4, #12]
 8007132:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800713a:	81a3      	strh	r3, [r4, #12]
 800713c:	6126      	str	r6, [r4, #16]
 800713e:	444e      	add	r6, r9
 8007140:	6026      	str	r6, [r4, #0]
 8007142:	463e      	mov	r6, r7
 8007144:	6165      	str	r5, [r4, #20]
 8007146:	eba5 0509 	sub.w	r5, r5, r9
 800714a:	60a5      	str	r5, [r4, #8]
 800714c:	42be      	cmp	r6, r7
 800714e:	d900      	bls.n	8007152 <__ssputs_r+0x72>
 8007150:	463e      	mov	r6, r7
 8007152:	4632      	mov	r2, r6
 8007154:	4641      	mov	r1, r8
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	f000 f9c2 	bl	80074e0 <memmove>
 800715c:	2000      	movs	r0, #0
 800715e:	68a3      	ldr	r3, [r4, #8]
 8007160:	1b9b      	subs	r3, r3, r6
 8007162:	60a3      	str	r3, [r4, #8]
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	4433      	add	r3, r6
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800716e:	462a      	mov	r2, r5
 8007170:	f000 fa24 	bl	80075bc <_realloc_r>
 8007174:	4606      	mov	r6, r0
 8007176:	2800      	cmp	r0, #0
 8007178:	d1e0      	bne.n	800713c <__ssputs_r+0x5c>
 800717a:	4650      	mov	r0, sl
 800717c:	6921      	ldr	r1, [r4, #16]
 800717e:	f7ff fb37 	bl	80067f0 <_free_r>
 8007182:	230c      	movs	r3, #12
 8007184:	f8ca 3000 	str.w	r3, [sl]
 8007188:	89a3      	ldrh	r3, [r4, #12]
 800718a:	f04f 30ff 	mov.w	r0, #4294967295
 800718e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007192:	81a3      	strh	r3, [r4, #12]
 8007194:	e7e9      	b.n	800716a <__ssputs_r+0x8a>
	...

08007198 <_svfiprintf_r>:
 8007198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	4698      	mov	r8, r3
 800719e:	898b      	ldrh	r3, [r1, #12]
 80071a0:	4607      	mov	r7, r0
 80071a2:	061b      	lsls	r3, r3, #24
 80071a4:	460d      	mov	r5, r1
 80071a6:	4614      	mov	r4, r2
 80071a8:	b09d      	sub	sp, #116	@ 0x74
 80071aa:	d510      	bpl.n	80071ce <_svfiprintf_r+0x36>
 80071ac:	690b      	ldr	r3, [r1, #16]
 80071ae:	b973      	cbnz	r3, 80071ce <_svfiprintf_r+0x36>
 80071b0:	2140      	movs	r1, #64	@ 0x40
 80071b2:	f7ff fb8f 	bl	80068d4 <_malloc_r>
 80071b6:	6028      	str	r0, [r5, #0]
 80071b8:	6128      	str	r0, [r5, #16]
 80071ba:	b930      	cbnz	r0, 80071ca <_svfiprintf_r+0x32>
 80071bc:	230c      	movs	r3, #12
 80071be:	603b      	str	r3, [r7, #0]
 80071c0:	f04f 30ff 	mov.w	r0, #4294967295
 80071c4:	b01d      	add	sp, #116	@ 0x74
 80071c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ca:	2340      	movs	r3, #64	@ 0x40
 80071cc:	616b      	str	r3, [r5, #20]
 80071ce:	2300      	movs	r3, #0
 80071d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d2:	2320      	movs	r3, #32
 80071d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071d8:	2330      	movs	r3, #48	@ 0x30
 80071da:	f04f 0901 	mov.w	r9, #1
 80071de:	f8cd 800c 	str.w	r8, [sp, #12]
 80071e2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800737c <_svfiprintf_r+0x1e4>
 80071e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071ea:	4623      	mov	r3, r4
 80071ec:	469a      	mov	sl, r3
 80071ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071f2:	b10a      	cbz	r2, 80071f8 <_svfiprintf_r+0x60>
 80071f4:	2a25      	cmp	r2, #37	@ 0x25
 80071f6:	d1f9      	bne.n	80071ec <_svfiprintf_r+0x54>
 80071f8:	ebba 0b04 	subs.w	fp, sl, r4
 80071fc:	d00b      	beq.n	8007216 <_svfiprintf_r+0x7e>
 80071fe:	465b      	mov	r3, fp
 8007200:	4622      	mov	r2, r4
 8007202:	4629      	mov	r1, r5
 8007204:	4638      	mov	r0, r7
 8007206:	f7ff ff6b 	bl	80070e0 <__ssputs_r>
 800720a:	3001      	adds	r0, #1
 800720c:	f000 80a7 	beq.w	800735e <_svfiprintf_r+0x1c6>
 8007210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007212:	445a      	add	r2, fp
 8007214:	9209      	str	r2, [sp, #36]	@ 0x24
 8007216:	f89a 3000 	ldrb.w	r3, [sl]
 800721a:	2b00      	cmp	r3, #0
 800721c:	f000 809f 	beq.w	800735e <_svfiprintf_r+0x1c6>
 8007220:	2300      	movs	r3, #0
 8007222:	f04f 32ff 	mov.w	r2, #4294967295
 8007226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800722a:	f10a 0a01 	add.w	sl, sl, #1
 800722e:	9304      	str	r3, [sp, #16]
 8007230:	9307      	str	r3, [sp, #28]
 8007232:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007236:	931a      	str	r3, [sp, #104]	@ 0x68
 8007238:	4654      	mov	r4, sl
 800723a:	2205      	movs	r2, #5
 800723c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007240:	484e      	ldr	r0, [pc, #312]	@ (800737c <_svfiprintf_r+0x1e4>)
 8007242:	f7fe fc5a 	bl	8005afa <memchr>
 8007246:	9a04      	ldr	r2, [sp, #16]
 8007248:	b9d8      	cbnz	r0, 8007282 <_svfiprintf_r+0xea>
 800724a:	06d0      	lsls	r0, r2, #27
 800724c:	bf44      	itt	mi
 800724e:	2320      	movmi	r3, #32
 8007250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007254:	0711      	lsls	r1, r2, #28
 8007256:	bf44      	itt	mi
 8007258:	232b      	movmi	r3, #43	@ 0x2b
 800725a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800725e:	f89a 3000 	ldrb.w	r3, [sl]
 8007262:	2b2a      	cmp	r3, #42	@ 0x2a
 8007264:	d015      	beq.n	8007292 <_svfiprintf_r+0xfa>
 8007266:	4654      	mov	r4, sl
 8007268:	2000      	movs	r0, #0
 800726a:	f04f 0c0a 	mov.w	ip, #10
 800726e:	9a07      	ldr	r2, [sp, #28]
 8007270:	4621      	mov	r1, r4
 8007272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007276:	3b30      	subs	r3, #48	@ 0x30
 8007278:	2b09      	cmp	r3, #9
 800727a:	d94b      	bls.n	8007314 <_svfiprintf_r+0x17c>
 800727c:	b1b0      	cbz	r0, 80072ac <_svfiprintf_r+0x114>
 800727e:	9207      	str	r2, [sp, #28]
 8007280:	e014      	b.n	80072ac <_svfiprintf_r+0x114>
 8007282:	eba0 0308 	sub.w	r3, r0, r8
 8007286:	fa09 f303 	lsl.w	r3, r9, r3
 800728a:	4313      	orrs	r3, r2
 800728c:	46a2      	mov	sl, r4
 800728e:	9304      	str	r3, [sp, #16]
 8007290:	e7d2      	b.n	8007238 <_svfiprintf_r+0xa0>
 8007292:	9b03      	ldr	r3, [sp, #12]
 8007294:	1d19      	adds	r1, r3, #4
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	9103      	str	r1, [sp, #12]
 800729a:	2b00      	cmp	r3, #0
 800729c:	bfbb      	ittet	lt
 800729e:	425b      	neglt	r3, r3
 80072a0:	f042 0202 	orrlt.w	r2, r2, #2
 80072a4:	9307      	strge	r3, [sp, #28]
 80072a6:	9307      	strlt	r3, [sp, #28]
 80072a8:	bfb8      	it	lt
 80072aa:	9204      	strlt	r2, [sp, #16]
 80072ac:	7823      	ldrb	r3, [r4, #0]
 80072ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80072b0:	d10a      	bne.n	80072c8 <_svfiprintf_r+0x130>
 80072b2:	7863      	ldrb	r3, [r4, #1]
 80072b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80072b6:	d132      	bne.n	800731e <_svfiprintf_r+0x186>
 80072b8:	9b03      	ldr	r3, [sp, #12]
 80072ba:	3402      	adds	r4, #2
 80072bc:	1d1a      	adds	r2, r3, #4
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	9203      	str	r2, [sp, #12]
 80072c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072c6:	9305      	str	r3, [sp, #20]
 80072c8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007380 <_svfiprintf_r+0x1e8>
 80072cc:	2203      	movs	r2, #3
 80072ce:	4650      	mov	r0, sl
 80072d0:	7821      	ldrb	r1, [r4, #0]
 80072d2:	f7fe fc12 	bl	8005afa <memchr>
 80072d6:	b138      	cbz	r0, 80072e8 <_svfiprintf_r+0x150>
 80072d8:	2240      	movs	r2, #64	@ 0x40
 80072da:	9b04      	ldr	r3, [sp, #16]
 80072dc:	eba0 000a 	sub.w	r0, r0, sl
 80072e0:	4082      	lsls	r2, r0
 80072e2:	4313      	orrs	r3, r2
 80072e4:	3401      	adds	r4, #1
 80072e6:	9304      	str	r3, [sp, #16]
 80072e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ec:	2206      	movs	r2, #6
 80072ee:	4825      	ldr	r0, [pc, #148]	@ (8007384 <_svfiprintf_r+0x1ec>)
 80072f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072f4:	f7fe fc01 	bl	8005afa <memchr>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d036      	beq.n	800736a <_svfiprintf_r+0x1d2>
 80072fc:	4b22      	ldr	r3, [pc, #136]	@ (8007388 <_svfiprintf_r+0x1f0>)
 80072fe:	bb1b      	cbnz	r3, 8007348 <_svfiprintf_r+0x1b0>
 8007300:	9b03      	ldr	r3, [sp, #12]
 8007302:	3307      	adds	r3, #7
 8007304:	f023 0307 	bic.w	r3, r3, #7
 8007308:	3308      	adds	r3, #8
 800730a:	9303      	str	r3, [sp, #12]
 800730c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800730e:	4433      	add	r3, r6
 8007310:	9309      	str	r3, [sp, #36]	@ 0x24
 8007312:	e76a      	b.n	80071ea <_svfiprintf_r+0x52>
 8007314:	460c      	mov	r4, r1
 8007316:	2001      	movs	r0, #1
 8007318:	fb0c 3202 	mla	r2, ip, r2, r3
 800731c:	e7a8      	b.n	8007270 <_svfiprintf_r+0xd8>
 800731e:	2300      	movs	r3, #0
 8007320:	f04f 0c0a 	mov.w	ip, #10
 8007324:	4619      	mov	r1, r3
 8007326:	3401      	adds	r4, #1
 8007328:	9305      	str	r3, [sp, #20]
 800732a:	4620      	mov	r0, r4
 800732c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007330:	3a30      	subs	r2, #48	@ 0x30
 8007332:	2a09      	cmp	r2, #9
 8007334:	d903      	bls.n	800733e <_svfiprintf_r+0x1a6>
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0c6      	beq.n	80072c8 <_svfiprintf_r+0x130>
 800733a:	9105      	str	r1, [sp, #20]
 800733c:	e7c4      	b.n	80072c8 <_svfiprintf_r+0x130>
 800733e:	4604      	mov	r4, r0
 8007340:	2301      	movs	r3, #1
 8007342:	fb0c 2101 	mla	r1, ip, r1, r2
 8007346:	e7f0      	b.n	800732a <_svfiprintf_r+0x192>
 8007348:	ab03      	add	r3, sp, #12
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	462a      	mov	r2, r5
 800734e:	4638      	mov	r0, r7
 8007350:	4b0e      	ldr	r3, [pc, #56]	@ (800738c <_svfiprintf_r+0x1f4>)
 8007352:	a904      	add	r1, sp, #16
 8007354:	f7fd fe6e 	bl	8005034 <_printf_float>
 8007358:	1c42      	adds	r2, r0, #1
 800735a:	4606      	mov	r6, r0
 800735c:	d1d6      	bne.n	800730c <_svfiprintf_r+0x174>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	065b      	lsls	r3, r3, #25
 8007362:	f53f af2d 	bmi.w	80071c0 <_svfiprintf_r+0x28>
 8007366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007368:	e72c      	b.n	80071c4 <_svfiprintf_r+0x2c>
 800736a:	ab03      	add	r3, sp, #12
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	462a      	mov	r2, r5
 8007370:	4638      	mov	r0, r7
 8007372:	4b06      	ldr	r3, [pc, #24]	@ (800738c <_svfiprintf_r+0x1f4>)
 8007374:	a904      	add	r1, sp, #16
 8007376:	f7fe f8fb 	bl	8005570 <_printf_i>
 800737a:	e7ed      	b.n	8007358 <_svfiprintf_r+0x1c0>
 800737c:	08007d28 	.word	0x08007d28
 8007380:	08007d2e 	.word	0x08007d2e
 8007384:	08007d32 	.word	0x08007d32
 8007388:	08005035 	.word	0x08005035
 800738c:	080070e1 	.word	0x080070e1

08007390 <__sflush_r>:
 8007390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	0716      	lsls	r6, r2, #28
 8007398:	4605      	mov	r5, r0
 800739a:	460c      	mov	r4, r1
 800739c:	d454      	bmi.n	8007448 <__sflush_r+0xb8>
 800739e:	684b      	ldr	r3, [r1, #4]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	dc02      	bgt.n	80073aa <__sflush_r+0x1a>
 80073a4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dd48      	ble.n	800743c <__sflush_r+0xac>
 80073aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073ac:	2e00      	cmp	r6, #0
 80073ae:	d045      	beq.n	800743c <__sflush_r+0xac>
 80073b0:	2300      	movs	r3, #0
 80073b2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80073b6:	682f      	ldr	r7, [r5, #0]
 80073b8:	6a21      	ldr	r1, [r4, #32]
 80073ba:	602b      	str	r3, [r5, #0]
 80073bc:	d030      	beq.n	8007420 <__sflush_r+0x90>
 80073be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80073c0:	89a3      	ldrh	r3, [r4, #12]
 80073c2:	0759      	lsls	r1, r3, #29
 80073c4:	d505      	bpl.n	80073d2 <__sflush_r+0x42>
 80073c6:	6863      	ldr	r3, [r4, #4]
 80073c8:	1ad2      	subs	r2, r2, r3
 80073ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80073cc:	b10b      	cbz	r3, 80073d2 <__sflush_r+0x42>
 80073ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80073d0:	1ad2      	subs	r2, r2, r3
 80073d2:	2300      	movs	r3, #0
 80073d4:	4628      	mov	r0, r5
 80073d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073d8:	6a21      	ldr	r1, [r4, #32]
 80073da:	47b0      	blx	r6
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	89a3      	ldrh	r3, [r4, #12]
 80073e0:	d106      	bne.n	80073f0 <__sflush_r+0x60>
 80073e2:	6829      	ldr	r1, [r5, #0]
 80073e4:	291d      	cmp	r1, #29
 80073e6:	d82b      	bhi.n	8007440 <__sflush_r+0xb0>
 80073e8:	4a28      	ldr	r2, [pc, #160]	@ (800748c <__sflush_r+0xfc>)
 80073ea:	40ca      	lsrs	r2, r1
 80073ec:	07d6      	lsls	r6, r2, #31
 80073ee:	d527      	bpl.n	8007440 <__sflush_r+0xb0>
 80073f0:	2200      	movs	r2, #0
 80073f2:	6062      	str	r2, [r4, #4]
 80073f4:	6922      	ldr	r2, [r4, #16]
 80073f6:	04d9      	lsls	r1, r3, #19
 80073f8:	6022      	str	r2, [r4, #0]
 80073fa:	d504      	bpl.n	8007406 <__sflush_r+0x76>
 80073fc:	1c42      	adds	r2, r0, #1
 80073fe:	d101      	bne.n	8007404 <__sflush_r+0x74>
 8007400:	682b      	ldr	r3, [r5, #0]
 8007402:	b903      	cbnz	r3, 8007406 <__sflush_r+0x76>
 8007404:	6560      	str	r0, [r4, #84]	@ 0x54
 8007406:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007408:	602f      	str	r7, [r5, #0]
 800740a:	b1b9      	cbz	r1, 800743c <__sflush_r+0xac>
 800740c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007410:	4299      	cmp	r1, r3
 8007412:	d002      	beq.n	800741a <__sflush_r+0x8a>
 8007414:	4628      	mov	r0, r5
 8007416:	f7ff f9eb 	bl	80067f0 <_free_r>
 800741a:	2300      	movs	r3, #0
 800741c:	6363      	str	r3, [r4, #52]	@ 0x34
 800741e:	e00d      	b.n	800743c <__sflush_r+0xac>
 8007420:	2301      	movs	r3, #1
 8007422:	4628      	mov	r0, r5
 8007424:	47b0      	blx	r6
 8007426:	4602      	mov	r2, r0
 8007428:	1c50      	adds	r0, r2, #1
 800742a:	d1c9      	bne.n	80073c0 <__sflush_r+0x30>
 800742c:	682b      	ldr	r3, [r5, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d0c6      	beq.n	80073c0 <__sflush_r+0x30>
 8007432:	2b1d      	cmp	r3, #29
 8007434:	d001      	beq.n	800743a <__sflush_r+0xaa>
 8007436:	2b16      	cmp	r3, #22
 8007438:	d11d      	bne.n	8007476 <__sflush_r+0xe6>
 800743a:	602f      	str	r7, [r5, #0]
 800743c:	2000      	movs	r0, #0
 800743e:	e021      	b.n	8007484 <__sflush_r+0xf4>
 8007440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007444:	b21b      	sxth	r3, r3
 8007446:	e01a      	b.n	800747e <__sflush_r+0xee>
 8007448:	690f      	ldr	r7, [r1, #16]
 800744a:	2f00      	cmp	r7, #0
 800744c:	d0f6      	beq.n	800743c <__sflush_r+0xac>
 800744e:	0793      	lsls	r3, r2, #30
 8007450:	bf18      	it	ne
 8007452:	2300      	movne	r3, #0
 8007454:	680e      	ldr	r6, [r1, #0]
 8007456:	bf08      	it	eq
 8007458:	694b      	ldreq	r3, [r1, #20]
 800745a:	1bf6      	subs	r6, r6, r7
 800745c:	600f      	str	r7, [r1, #0]
 800745e:	608b      	str	r3, [r1, #8]
 8007460:	2e00      	cmp	r6, #0
 8007462:	ddeb      	ble.n	800743c <__sflush_r+0xac>
 8007464:	4633      	mov	r3, r6
 8007466:	463a      	mov	r2, r7
 8007468:	4628      	mov	r0, r5
 800746a:	6a21      	ldr	r1, [r4, #32]
 800746c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007470:	47e0      	blx	ip
 8007472:	2800      	cmp	r0, #0
 8007474:	dc07      	bgt.n	8007486 <__sflush_r+0xf6>
 8007476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800747a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800747e:	f04f 30ff 	mov.w	r0, #4294967295
 8007482:	81a3      	strh	r3, [r4, #12]
 8007484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007486:	4407      	add	r7, r0
 8007488:	1a36      	subs	r6, r6, r0
 800748a:	e7e9      	b.n	8007460 <__sflush_r+0xd0>
 800748c:	20400001 	.word	0x20400001

08007490 <_fflush_r>:
 8007490:	b538      	push	{r3, r4, r5, lr}
 8007492:	690b      	ldr	r3, [r1, #16]
 8007494:	4605      	mov	r5, r0
 8007496:	460c      	mov	r4, r1
 8007498:	b913      	cbnz	r3, 80074a0 <_fflush_r+0x10>
 800749a:	2500      	movs	r5, #0
 800749c:	4628      	mov	r0, r5
 800749e:	bd38      	pop	{r3, r4, r5, pc}
 80074a0:	b118      	cbz	r0, 80074aa <_fflush_r+0x1a>
 80074a2:	6a03      	ldr	r3, [r0, #32]
 80074a4:	b90b      	cbnz	r3, 80074aa <_fflush_r+0x1a>
 80074a6:	f7fe fa0d 	bl	80058c4 <__sinit>
 80074aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d0f3      	beq.n	800749a <_fflush_r+0xa>
 80074b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80074b4:	07d0      	lsls	r0, r2, #31
 80074b6:	d404      	bmi.n	80074c2 <_fflush_r+0x32>
 80074b8:	0599      	lsls	r1, r3, #22
 80074ba:	d402      	bmi.n	80074c2 <_fflush_r+0x32>
 80074bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074be:	f7fe fb1a 	bl	8005af6 <__retarget_lock_acquire_recursive>
 80074c2:	4628      	mov	r0, r5
 80074c4:	4621      	mov	r1, r4
 80074c6:	f7ff ff63 	bl	8007390 <__sflush_r>
 80074ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80074cc:	4605      	mov	r5, r0
 80074ce:	07da      	lsls	r2, r3, #31
 80074d0:	d4e4      	bmi.n	800749c <_fflush_r+0xc>
 80074d2:	89a3      	ldrh	r3, [r4, #12]
 80074d4:	059b      	lsls	r3, r3, #22
 80074d6:	d4e1      	bmi.n	800749c <_fflush_r+0xc>
 80074d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074da:	f7fe fb0d 	bl	8005af8 <__retarget_lock_release_recursive>
 80074de:	e7dd      	b.n	800749c <_fflush_r+0xc>

080074e0 <memmove>:
 80074e0:	4288      	cmp	r0, r1
 80074e2:	b510      	push	{r4, lr}
 80074e4:	eb01 0402 	add.w	r4, r1, r2
 80074e8:	d902      	bls.n	80074f0 <memmove+0x10>
 80074ea:	4284      	cmp	r4, r0
 80074ec:	4623      	mov	r3, r4
 80074ee:	d807      	bhi.n	8007500 <memmove+0x20>
 80074f0:	1e43      	subs	r3, r0, #1
 80074f2:	42a1      	cmp	r1, r4
 80074f4:	d008      	beq.n	8007508 <memmove+0x28>
 80074f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074fe:	e7f8      	b.n	80074f2 <memmove+0x12>
 8007500:	4601      	mov	r1, r0
 8007502:	4402      	add	r2, r0
 8007504:	428a      	cmp	r2, r1
 8007506:	d100      	bne.n	800750a <memmove+0x2a>
 8007508:	bd10      	pop	{r4, pc}
 800750a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800750e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007512:	e7f7      	b.n	8007504 <memmove+0x24>

08007514 <_sbrk_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	2300      	movs	r3, #0
 8007518:	4d05      	ldr	r5, [pc, #20]	@ (8007530 <_sbrk_r+0x1c>)
 800751a:	4604      	mov	r4, r0
 800751c:	4608      	mov	r0, r1
 800751e:	602b      	str	r3, [r5, #0]
 8007520:	f7fa ff9e 	bl	8002460 <_sbrk>
 8007524:	1c43      	adds	r3, r0, #1
 8007526:	d102      	bne.n	800752e <_sbrk_r+0x1a>
 8007528:	682b      	ldr	r3, [r5, #0]
 800752a:	b103      	cbz	r3, 800752e <_sbrk_r+0x1a>
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	bd38      	pop	{r3, r4, r5, pc}
 8007530:	200004cc 	.word	0x200004cc

08007534 <__assert_func>:
 8007534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007536:	4614      	mov	r4, r2
 8007538:	461a      	mov	r2, r3
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <__assert_func+0x2c>)
 800753c:	4605      	mov	r5, r0
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68d8      	ldr	r0, [r3, #12]
 8007542:	b14c      	cbz	r4, 8007558 <__assert_func+0x24>
 8007544:	4b07      	ldr	r3, [pc, #28]	@ (8007564 <__assert_func+0x30>)
 8007546:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800754a:	9100      	str	r1, [sp, #0]
 800754c:	462b      	mov	r3, r5
 800754e:	4906      	ldr	r1, [pc, #24]	@ (8007568 <__assert_func+0x34>)
 8007550:	f000 f870 	bl	8007634 <fiprintf>
 8007554:	f000 f880 	bl	8007658 <abort>
 8007558:	4b04      	ldr	r3, [pc, #16]	@ (800756c <__assert_func+0x38>)
 800755a:	461c      	mov	r4, r3
 800755c:	e7f3      	b.n	8007546 <__assert_func+0x12>
 800755e:	bf00      	nop
 8007560:	20000020 	.word	0x20000020
 8007564:	08007d43 	.word	0x08007d43
 8007568:	08007d50 	.word	0x08007d50
 800756c:	08007d7e 	.word	0x08007d7e

08007570 <_calloc_r>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	fba1 5402 	umull	r5, r4, r1, r2
 8007576:	b934      	cbnz	r4, 8007586 <_calloc_r+0x16>
 8007578:	4629      	mov	r1, r5
 800757a:	f7ff f9ab 	bl	80068d4 <_malloc_r>
 800757e:	4606      	mov	r6, r0
 8007580:	b928      	cbnz	r0, 800758e <_calloc_r+0x1e>
 8007582:	4630      	mov	r0, r6
 8007584:	bd70      	pop	{r4, r5, r6, pc}
 8007586:	220c      	movs	r2, #12
 8007588:	2600      	movs	r6, #0
 800758a:	6002      	str	r2, [r0, #0]
 800758c:	e7f9      	b.n	8007582 <_calloc_r+0x12>
 800758e:	462a      	mov	r2, r5
 8007590:	4621      	mov	r1, r4
 8007592:	f7fe fa32 	bl	80059fa <memset>
 8007596:	e7f4      	b.n	8007582 <_calloc_r+0x12>

08007598 <__ascii_mbtowc>:
 8007598:	b082      	sub	sp, #8
 800759a:	b901      	cbnz	r1, 800759e <__ascii_mbtowc+0x6>
 800759c:	a901      	add	r1, sp, #4
 800759e:	b142      	cbz	r2, 80075b2 <__ascii_mbtowc+0x1a>
 80075a0:	b14b      	cbz	r3, 80075b6 <__ascii_mbtowc+0x1e>
 80075a2:	7813      	ldrb	r3, [r2, #0]
 80075a4:	600b      	str	r3, [r1, #0]
 80075a6:	7812      	ldrb	r2, [r2, #0]
 80075a8:	1e10      	subs	r0, r2, #0
 80075aa:	bf18      	it	ne
 80075ac:	2001      	movne	r0, #1
 80075ae:	b002      	add	sp, #8
 80075b0:	4770      	bx	lr
 80075b2:	4610      	mov	r0, r2
 80075b4:	e7fb      	b.n	80075ae <__ascii_mbtowc+0x16>
 80075b6:	f06f 0001 	mvn.w	r0, #1
 80075ba:	e7f8      	b.n	80075ae <__ascii_mbtowc+0x16>

080075bc <_realloc_r>:
 80075bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c0:	4607      	mov	r7, r0
 80075c2:	4614      	mov	r4, r2
 80075c4:	460d      	mov	r5, r1
 80075c6:	b921      	cbnz	r1, 80075d2 <_realloc_r+0x16>
 80075c8:	4611      	mov	r1, r2
 80075ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075ce:	f7ff b981 	b.w	80068d4 <_malloc_r>
 80075d2:	b92a      	cbnz	r2, 80075e0 <_realloc_r+0x24>
 80075d4:	f7ff f90c 	bl	80067f0 <_free_r>
 80075d8:	4625      	mov	r5, r4
 80075da:	4628      	mov	r0, r5
 80075dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075e0:	f000 f841 	bl	8007666 <_malloc_usable_size_r>
 80075e4:	4284      	cmp	r4, r0
 80075e6:	4606      	mov	r6, r0
 80075e8:	d802      	bhi.n	80075f0 <_realloc_r+0x34>
 80075ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075ee:	d8f4      	bhi.n	80075da <_realloc_r+0x1e>
 80075f0:	4621      	mov	r1, r4
 80075f2:	4638      	mov	r0, r7
 80075f4:	f7ff f96e 	bl	80068d4 <_malloc_r>
 80075f8:	4680      	mov	r8, r0
 80075fa:	b908      	cbnz	r0, 8007600 <_realloc_r+0x44>
 80075fc:	4645      	mov	r5, r8
 80075fe:	e7ec      	b.n	80075da <_realloc_r+0x1e>
 8007600:	42b4      	cmp	r4, r6
 8007602:	4622      	mov	r2, r4
 8007604:	4629      	mov	r1, r5
 8007606:	bf28      	it	cs
 8007608:	4632      	movcs	r2, r6
 800760a:	f7fe fa84 	bl	8005b16 <memcpy>
 800760e:	4629      	mov	r1, r5
 8007610:	4638      	mov	r0, r7
 8007612:	f7ff f8ed 	bl	80067f0 <_free_r>
 8007616:	e7f1      	b.n	80075fc <_realloc_r+0x40>

08007618 <__ascii_wctomb>:
 8007618:	4603      	mov	r3, r0
 800761a:	4608      	mov	r0, r1
 800761c:	b141      	cbz	r1, 8007630 <__ascii_wctomb+0x18>
 800761e:	2aff      	cmp	r2, #255	@ 0xff
 8007620:	d904      	bls.n	800762c <__ascii_wctomb+0x14>
 8007622:	228a      	movs	r2, #138	@ 0x8a
 8007624:	f04f 30ff 	mov.w	r0, #4294967295
 8007628:	601a      	str	r2, [r3, #0]
 800762a:	4770      	bx	lr
 800762c:	2001      	movs	r0, #1
 800762e:	700a      	strb	r2, [r1, #0]
 8007630:	4770      	bx	lr
	...

08007634 <fiprintf>:
 8007634:	b40e      	push	{r1, r2, r3}
 8007636:	b503      	push	{r0, r1, lr}
 8007638:	4601      	mov	r1, r0
 800763a:	ab03      	add	r3, sp, #12
 800763c:	4805      	ldr	r0, [pc, #20]	@ (8007654 <fiprintf+0x20>)
 800763e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007642:	6800      	ldr	r0, [r0, #0]
 8007644:	9301      	str	r3, [sp, #4]
 8007646:	f000 f83d 	bl	80076c4 <_vfiprintf_r>
 800764a:	b002      	add	sp, #8
 800764c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007650:	b003      	add	sp, #12
 8007652:	4770      	bx	lr
 8007654:	20000020 	.word	0x20000020

08007658 <abort>:
 8007658:	2006      	movs	r0, #6
 800765a:	b508      	push	{r3, lr}
 800765c:	f000 fa06 	bl	8007a6c <raise>
 8007660:	2001      	movs	r0, #1
 8007662:	f7fa fe88 	bl	8002376 <_exit>

08007666 <_malloc_usable_size_r>:
 8007666:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800766a:	1f18      	subs	r0, r3, #4
 800766c:	2b00      	cmp	r3, #0
 800766e:	bfbc      	itt	lt
 8007670:	580b      	ldrlt	r3, [r1, r0]
 8007672:	18c0      	addlt	r0, r0, r3
 8007674:	4770      	bx	lr

08007676 <__sfputc_r>:
 8007676:	6893      	ldr	r3, [r2, #8]
 8007678:	b410      	push	{r4}
 800767a:	3b01      	subs	r3, #1
 800767c:	2b00      	cmp	r3, #0
 800767e:	6093      	str	r3, [r2, #8]
 8007680:	da07      	bge.n	8007692 <__sfputc_r+0x1c>
 8007682:	6994      	ldr	r4, [r2, #24]
 8007684:	42a3      	cmp	r3, r4
 8007686:	db01      	blt.n	800768c <__sfputc_r+0x16>
 8007688:	290a      	cmp	r1, #10
 800768a:	d102      	bne.n	8007692 <__sfputc_r+0x1c>
 800768c:	bc10      	pop	{r4}
 800768e:	f000 b931 	b.w	80078f4 <__swbuf_r>
 8007692:	6813      	ldr	r3, [r2, #0]
 8007694:	1c58      	adds	r0, r3, #1
 8007696:	6010      	str	r0, [r2, #0]
 8007698:	7019      	strb	r1, [r3, #0]
 800769a:	4608      	mov	r0, r1
 800769c:	bc10      	pop	{r4}
 800769e:	4770      	bx	lr

080076a0 <__sfputs_r>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	4606      	mov	r6, r0
 80076a4:	460f      	mov	r7, r1
 80076a6:	4614      	mov	r4, r2
 80076a8:	18d5      	adds	r5, r2, r3
 80076aa:	42ac      	cmp	r4, r5
 80076ac:	d101      	bne.n	80076b2 <__sfputs_r+0x12>
 80076ae:	2000      	movs	r0, #0
 80076b0:	e007      	b.n	80076c2 <__sfputs_r+0x22>
 80076b2:	463a      	mov	r2, r7
 80076b4:	4630      	mov	r0, r6
 80076b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ba:	f7ff ffdc 	bl	8007676 <__sfputc_r>
 80076be:	1c43      	adds	r3, r0, #1
 80076c0:	d1f3      	bne.n	80076aa <__sfputs_r+0xa>
 80076c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080076c4 <_vfiprintf_r>:
 80076c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c8:	460d      	mov	r5, r1
 80076ca:	4614      	mov	r4, r2
 80076cc:	4698      	mov	r8, r3
 80076ce:	4606      	mov	r6, r0
 80076d0:	b09d      	sub	sp, #116	@ 0x74
 80076d2:	b118      	cbz	r0, 80076dc <_vfiprintf_r+0x18>
 80076d4:	6a03      	ldr	r3, [r0, #32]
 80076d6:	b90b      	cbnz	r3, 80076dc <_vfiprintf_r+0x18>
 80076d8:	f7fe f8f4 	bl	80058c4 <__sinit>
 80076dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076de:	07d9      	lsls	r1, r3, #31
 80076e0:	d405      	bmi.n	80076ee <_vfiprintf_r+0x2a>
 80076e2:	89ab      	ldrh	r3, [r5, #12]
 80076e4:	059a      	lsls	r2, r3, #22
 80076e6:	d402      	bmi.n	80076ee <_vfiprintf_r+0x2a>
 80076e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076ea:	f7fe fa04 	bl	8005af6 <__retarget_lock_acquire_recursive>
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	071b      	lsls	r3, r3, #28
 80076f2:	d501      	bpl.n	80076f8 <_vfiprintf_r+0x34>
 80076f4:	692b      	ldr	r3, [r5, #16]
 80076f6:	b99b      	cbnz	r3, 8007720 <_vfiprintf_r+0x5c>
 80076f8:	4629      	mov	r1, r5
 80076fa:	4630      	mov	r0, r6
 80076fc:	f000 f938 	bl	8007970 <__swsetup_r>
 8007700:	b170      	cbz	r0, 8007720 <_vfiprintf_r+0x5c>
 8007702:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007704:	07dc      	lsls	r4, r3, #31
 8007706:	d504      	bpl.n	8007712 <_vfiprintf_r+0x4e>
 8007708:	f04f 30ff 	mov.w	r0, #4294967295
 800770c:	b01d      	add	sp, #116	@ 0x74
 800770e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007712:	89ab      	ldrh	r3, [r5, #12]
 8007714:	0598      	lsls	r0, r3, #22
 8007716:	d4f7      	bmi.n	8007708 <_vfiprintf_r+0x44>
 8007718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800771a:	f7fe f9ed 	bl	8005af8 <__retarget_lock_release_recursive>
 800771e:	e7f3      	b.n	8007708 <_vfiprintf_r+0x44>
 8007720:	2300      	movs	r3, #0
 8007722:	9309      	str	r3, [sp, #36]	@ 0x24
 8007724:	2320      	movs	r3, #32
 8007726:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800772a:	2330      	movs	r3, #48	@ 0x30
 800772c:	f04f 0901 	mov.w	r9, #1
 8007730:	f8cd 800c 	str.w	r8, [sp, #12]
 8007734:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80078e0 <_vfiprintf_r+0x21c>
 8007738:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800773c:	4623      	mov	r3, r4
 800773e:	469a      	mov	sl, r3
 8007740:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007744:	b10a      	cbz	r2, 800774a <_vfiprintf_r+0x86>
 8007746:	2a25      	cmp	r2, #37	@ 0x25
 8007748:	d1f9      	bne.n	800773e <_vfiprintf_r+0x7a>
 800774a:	ebba 0b04 	subs.w	fp, sl, r4
 800774e:	d00b      	beq.n	8007768 <_vfiprintf_r+0xa4>
 8007750:	465b      	mov	r3, fp
 8007752:	4622      	mov	r2, r4
 8007754:	4629      	mov	r1, r5
 8007756:	4630      	mov	r0, r6
 8007758:	f7ff ffa2 	bl	80076a0 <__sfputs_r>
 800775c:	3001      	adds	r0, #1
 800775e:	f000 80a7 	beq.w	80078b0 <_vfiprintf_r+0x1ec>
 8007762:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007764:	445a      	add	r2, fp
 8007766:	9209      	str	r2, [sp, #36]	@ 0x24
 8007768:	f89a 3000 	ldrb.w	r3, [sl]
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 809f 	beq.w	80078b0 <_vfiprintf_r+0x1ec>
 8007772:	2300      	movs	r3, #0
 8007774:	f04f 32ff 	mov.w	r2, #4294967295
 8007778:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800777c:	f10a 0a01 	add.w	sl, sl, #1
 8007780:	9304      	str	r3, [sp, #16]
 8007782:	9307      	str	r3, [sp, #28]
 8007784:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007788:	931a      	str	r3, [sp, #104]	@ 0x68
 800778a:	4654      	mov	r4, sl
 800778c:	2205      	movs	r2, #5
 800778e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007792:	4853      	ldr	r0, [pc, #332]	@ (80078e0 <_vfiprintf_r+0x21c>)
 8007794:	f7fe f9b1 	bl	8005afa <memchr>
 8007798:	9a04      	ldr	r2, [sp, #16]
 800779a:	b9d8      	cbnz	r0, 80077d4 <_vfiprintf_r+0x110>
 800779c:	06d1      	lsls	r1, r2, #27
 800779e:	bf44      	itt	mi
 80077a0:	2320      	movmi	r3, #32
 80077a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077a6:	0713      	lsls	r3, r2, #28
 80077a8:	bf44      	itt	mi
 80077aa:	232b      	movmi	r3, #43	@ 0x2b
 80077ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077b0:	f89a 3000 	ldrb.w	r3, [sl]
 80077b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80077b6:	d015      	beq.n	80077e4 <_vfiprintf_r+0x120>
 80077b8:	4654      	mov	r4, sl
 80077ba:	2000      	movs	r0, #0
 80077bc:	f04f 0c0a 	mov.w	ip, #10
 80077c0:	9a07      	ldr	r2, [sp, #28]
 80077c2:	4621      	mov	r1, r4
 80077c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077c8:	3b30      	subs	r3, #48	@ 0x30
 80077ca:	2b09      	cmp	r3, #9
 80077cc:	d94b      	bls.n	8007866 <_vfiprintf_r+0x1a2>
 80077ce:	b1b0      	cbz	r0, 80077fe <_vfiprintf_r+0x13a>
 80077d0:	9207      	str	r2, [sp, #28]
 80077d2:	e014      	b.n	80077fe <_vfiprintf_r+0x13a>
 80077d4:	eba0 0308 	sub.w	r3, r0, r8
 80077d8:	fa09 f303 	lsl.w	r3, r9, r3
 80077dc:	4313      	orrs	r3, r2
 80077de:	46a2      	mov	sl, r4
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	e7d2      	b.n	800778a <_vfiprintf_r+0xc6>
 80077e4:	9b03      	ldr	r3, [sp, #12]
 80077e6:	1d19      	adds	r1, r3, #4
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	9103      	str	r1, [sp, #12]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	bfbb      	ittet	lt
 80077f0:	425b      	neglt	r3, r3
 80077f2:	f042 0202 	orrlt.w	r2, r2, #2
 80077f6:	9307      	strge	r3, [sp, #28]
 80077f8:	9307      	strlt	r3, [sp, #28]
 80077fa:	bfb8      	it	lt
 80077fc:	9204      	strlt	r2, [sp, #16]
 80077fe:	7823      	ldrb	r3, [r4, #0]
 8007800:	2b2e      	cmp	r3, #46	@ 0x2e
 8007802:	d10a      	bne.n	800781a <_vfiprintf_r+0x156>
 8007804:	7863      	ldrb	r3, [r4, #1]
 8007806:	2b2a      	cmp	r3, #42	@ 0x2a
 8007808:	d132      	bne.n	8007870 <_vfiprintf_r+0x1ac>
 800780a:	9b03      	ldr	r3, [sp, #12]
 800780c:	3402      	adds	r4, #2
 800780e:	1d1a      	adds	r2, r3, #4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	9203      	str	r2, [sp, #12]
 8007814:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007818:	9305      	str	r3, [sp, #20]
 800781a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80078e4 <_vfiprintf_r+0x220>
 800781e:	2203      	movs	r2, #3
 8007820:	4650      	mov	r0, sl
 8007822:	7821      	ldrb	r1, [r4, #0]
 8007824:	f7fe f969 	bl	8005afa <memchr>
 8007828:	b138      	cbz	r0, 800783a <_vfiprintf_r+0x176>
 800782a:	2240      	movs	r2, #64	@ 0x40
 800782c:	9b04      	ldr	r3, [sp, #16]
 800782e:	eba0 000a 	sub.w	r0, r0, sl
 8007832:	4082      	lsls	r2, r0
 8007834:	4313      	orrs	r3, r2
 8007836:	3401      	adds	r4, #1
 8007838:	9304      	str	r3, [sp, #16]
 800783a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800783e:	2206      	movs	r2, #6
 8007840:	4829      	ldr	r0, [pc, #164]	@ (80078e8 <_vfiprintf_r+0x224>)
 8007842:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007846:	f7fe f958 	bl	8005afa <memchr>
 800784a:	2800      	cmp	r0, #0
 800784c:	d03f      	beq.n	80078ce <_vfiprintf_r+0x20a>
 800784e:	4b27      	ldr	r3, [pc, #156]	@ (80078ec <_vfiprintf_r+0x228>)
 8007850:	bb1b      	cbnz	r3, 800789a <_vfiprintf_r+0x1d6>
 8007852:	9b03      	ldr	r3, [sp, #12]
 8007854:	3307      	adds	r3, #7
 8007856:	f023 0307 	bic.w	r3, r3, #7
 800785a:	3308      	adds	r3, #8
 800785c:	9303      	str	r3, [sp, #12]
 800785e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007860:	443b      	add	r3, r7
 8007862:	9309      	str	r3, [sp, #36]	@ 0x24
 8007864:	e76a      	b.n	800773c <_vfiprintf_r+0x78>
 8007866:	460c      	mov	r4, r1
 8007868:	2001      	movs	r0, #1
 800786a:	fb0c 3202 	mla	r2, ip, r2, r3
 800786e:	e7a8      	b.n	80077c2 <_vfiprintf_r+0xfe>
 8007870:	2300      	movs	r3, #0
 8007872:	f04f 0c0a 	mov.w	ip, #10
 8007876:	4619      	mov	r1, r3
 8007878:	3401      	adds	r4, #1
 800787a:	9305      	str	r3, [sp, #20]
 800787c:	4620      	mov	r0, r4
 800787e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007882:	3a30      	subs	r2, #48	@ 0x30
 8007884:	2a09      	cmp	r2, #9
 8007886:	d903      	bls.n	8007890 <_vfiprintf_r+0x1cc>
 8007888:	2b00      	cmp	r3, #0
 800788a:	d0c6      	beq.n	800781a <_vfiprintf_r+0x156>
 800788c:	9105      	str	r1, [sp, #20]
 800788e:	e7c4      	b.n	800781a <_vfiprintf_r+0x156>
 8007890:	4604      	mov	r4, r0
 8007892:	2301      	movs	r3, #1
 8007894:	fb0c 2101 	mla	r1, ip, r1, r2
 8007898:	e7f0      	b.n	800787c <_vfiprintf_r+0x1b8>
 800789a:	ab03      	add	r3, sp, #12
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	462a      	mov	r2, r5
 80078a0:	4630      	mov	r0, r6
 80078a2:	4b13      	ldr	r3, [pc, #76]	@ (80078f0 <_vfiprintf_r+0x22c>)
 80078a4:	a904      	add	r1, sp, #16
 80078a6:	f7fd fbc5 	bl	8005034 <_printf_float>
 80078aa:	4607      	mov	r7, r0
 80078ac:	1c78      	adds	r0, r7, #1
 80078ae:	d1d6      	bne.n	800785e <_vfiprintf_r+0x19a>
 80078b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078b2:	07d9      	lsls	r1, r3, #31
 80078b4:	d405      	bmi.n	80078c2 <_vfiprintf_r+0x1fe>
 80078b6:	89ab      	ldrh	r3, [r5, #12]
 80078b8:	059a      	lsls	r2, r3, #22
 80078ba:	d402      	bmi.n	80078c2 <_vfiprintf_r+0x1fe>
 80078bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078be:	f7fe f91b 	bl	8005af8 <__retarget_lock_release_recursive>
 80078c2:	89ab      	ldrh	r3, [r5, #12]
 80078c4:	065b      	lsls	r3, r3, #25
 80078c6:	f53f af1f 	bmi.w	8007708 <_vfiprintf_r+0x44>
 80078ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078cc:	e71e      	b.n	800770c <_vfiprintf_r+0x48>
 80078ce:	ab03      	add	r3, sp, #12
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	462a      	mov	r2, r5
 80078d4:	4630      	mov	r0, r6
 80078d6:	4b06      	ldr	r3, [pc, #24]	@ (80078f0 <_vfiprintf_r+0x22c>)
 80078d8:	a904      	add	r1, sp, #16
 80078da:	f7fd fe49 	bl	8005570 <_printf_i>
 80078de:	e7e4      	b.n	80078aa <_vfiprintf_r+0x1e6>
 80078e0:	08007d28 	.word	0x08007d28
 80078e4:	08007d2e 	.word	0x08007d2e
 80078e8:	08007d32 	.word	0x08007d32
 80078ec:	08005035 	.word	0x08005035
 80078f0:	080076a1 	.word	0x080076a1

080078f4 <__swbuf_r>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	460e      	mov	r6, r1
 80078f8:	4614      	mov	r4, r2
 80078fa:	4605      	mov	r5, r0
 80078fc:	b118      	cbz	r0, 8007906 <__swbuf_r+0x12>
 80078fe:	6a03      	ldr	r3, [r0, #32]
 8007900:	b90b      	cbnz	r3, 8007906 <__swbuf_r+0x12>
 8007902:	f7fd ffdf 	bl	80058c4 <__sinit>
 8007906:	69a3      	ldr	r3, [r4, #24]
 8007908:	60a3      	str	r3, [r4, #8]
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	071a      	lsls	r2, r3, #28
 800790e:	d501      	bpl.n	8007914 <__swbuf_r+0x20>
 8007910:	6923      	ldr	r3, [r4, #16]
 8007912:	b943      	cbnz	r3, 8007926 <__swbuf_r+0x32>
 8007914:	4621      	mov	r1, r4
 8007916:	4628      	mov	r0, r5
 8007918:	f000 f82a 	bl	8007970 <__swsetup_r>
 800791c:	b118      	cbz	r0, 8007926 <__swbuf_r+0x32>
 800791e:	f04f 37ff 	mov.w	r7, #4294967295
 8007922:	4638      	mov	r0, r7
 8007924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	6922      	ldr	r2, [r4, #16]
 800792a:	b2f6      	uxtb	r6, r6
 800792c:	1a98      	subs	r0, r3, r2
 800792e:	6963      	ldr	r3, [r4, #20]
 8007930:	4637      	mov	r7, r6
 8007932:	4283      	cmp	r3, r0
 8007934:	dc05      	bgt.n	8007942 <__swbuf_r+0x4e>
 8007936:	4621      	mov	r1, r4
 8007938:	4628      	mov	r0, r5
 800793a:	f7ff fda9 	bl	8007490 <_fflush_r>
 800793e:	2800      	cmp	r0, #0
 8007940:	d1ed      	bne.n	800791e <__swbuf_r+0x2a>
 8007942:	68a3      	ldr	r3, [r4, #8]
 8007944:	3b01      	subs	r3, #1
 8007946:	60a3      	str	r3, [r4, #8]
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	1c5a      	adds	r2, r3, #1
 800794c:	6022      	str	r2, [r4, #0]
 800794e:	701e      	strb	r6, [r3, #0]
 8007950:	6962      	ldr	r2, [r4, #20]
 8007952:	1c43      	adds	r3, r0, #1
 8007954:	429a      	cmp	r2, r3
 8007956:	d004      	beq.n	8007962 <__swbuf_r+0x6e>
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	07db      	lsls	r3, r3, #31
 800795c:	d5e1      	bpl.n	8007922 <__swbuf_r+0x2e>
 800795e:	2e0a      	cmp	r6, #10
 8007960:	d1df      	bne.n	8007922 <__swbuf_r+0x2e>
 8007962:	4621      	mov	r1, r4
 8007964:	4628      	mov	r0, r5
 8007966:	f7ff fd93 	bl	8007490 <_fflush_r>
 800796a:	2800      	cmp	r0, #0
 800796c:	d0d9      	beq.n	8007922 <__swbuf_r+0x2e>
 800796e:	e7d6      	b.n	800791e <__swbuf_r+0x2a>

08007970 <__swsetup_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4b29      	ldr	r3, [pc, #164]	@ (8007a18 <__swsetup_r+0xa8>)
 8007974:	4605      	mov	r5, r0
 8007976:	6818      	ldr	r0, [r3, #0]
 8007978:	460c      	mov	r4, r1
 800797a:	b118      	cbz	r0, 8007984 <__swsetup_r+0x14>
 800797c:	6a03      	ldr	r3, [r0, #32]
 800797e:	b90b      	cbnz	r3, 8007984 <__swsetup_r+0x14>
 8007980:	f7fd ffa0 	bl	80058c4 <__sinit>
 8007984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007988:	0719      	lsls	r1, r3, #28
 800798a:	d422      	bmi.n	80079d2 <__swsetup_r+0x62>
 800798c:	06da      	lsls	r2, r3, #27
 800798e:	d407      	bmi.n	80079a0 <__swsetup_r+0x30>
 8007990:	2209      	movs	r2, #9
 8007992:	602a      	str	r2, [r5, #0]
 8007994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007998:	f04f 30ff 	mov.w	r0, #4294967295
 800799c:	81a3      	strh	r3, [r4, #12]
 800799e:	e033      	b.n	8007a08 <__swsetup_r+0x98>
 80079a0:	0758      	lsls	r0, r3, #29
 80079a2:	d512      	bpl.n	80079ca <__swsetup_r+0x5a>
 80079a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079a6:	b141      	cbz	r1, 80079ba <__swsetup_r+0x4a>
 80079a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079ac:	4299      	cmp	r1, r3
 80079ae:	d002      	beq.n	80079b6 <__swsetup_r+0x46>
 80079b0:	4628      	mov	r0, r5
 80079b2:	f7fe ff1d 	bl	80067f0 <_free_r>
 80079b6:	2300      	movs	r3, #0
 80079b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	2300      	movs	r3, #0
 80079c4:	6063      	str	r3, [r4, #4]
 80079c6:	6923      	ldr	r3, [r4, #16]
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	89a3      	ldrh	r3, [r4, #12]
 80079cc:	f043 0308 	orr.w	r3, r3, #8
 80079d0:	81a3      	strh	r3, [r4, #12]
 80079d2:	6923      	ldr	r3, [r4, #16]
 80079d4:	b94b      	cbnz	r3, 80079ea <__swsetup_r+0x7a>
 80079d6:	89a3      	ldrh	r3, [r4, #12]
 80079d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80079dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079e0:	d003      	beq.n	80079ea <__swsetup_r+0x7a>
 80079e2:	4621      	mov	r1, r4
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 f882 	bl	8007aee <__smakebuf_r>
 80079ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079ee:	f013 0201 	ands.w	r2, r3, #1
 80079f2:	d00a      	beq.n	8007a0a <__swsetup_r+0x9a>
 80079f4:	2200      	movs	r2, #0
 80079f6:	60a2      	str	r2, [r4, #8]
 80079f8:	6962      	ldr	r2, [r4, #20]
 80079fa:	4252      	negs	r2, r2
 80079fc:	61a2      	str	r2, [r4, #24]
 80079fe:	6922      	ldr	r2, [r4, #16]
 8007a00:	b942      	cbnz	r2, 8007a14 <__swsetup_r+0xa4>
 8007a02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a06:	d1c5      	bne.n	8007994 <__swsetup_r+0x24>
 8007a08:	bd38      	pop	{r3, r4, r5, pc}
 8007a0a:	0799      	lsls	r1, r3, #30
 8007a0c:	bf58      	it	pl
 8007a0e:	6962      	ldrpl	r2, [r4, #20]
 8007a10:	60a2      	str	r2, [r4, #8]
 8007a12:	e7f4      	b.n	80079fe <__swsetup_r+0x8e>
 8007a14:	2000      	movs	r0, #0
 8007a16:	e7f7      	b.n	8007a08 <__swsetup_r+0x98>
 8007a18:	20000020 	.word	0x20000020

08007a1c <_raise_r>:
 8007a1c:	291f      	cmp	r1, #31
 8007a1e:	b538      	push	{r3, r4, r5, lr}
 8007a20:	4605      	mov	r5, r0
 8007a22:	460c      	mov	r4, r1
 8007a24:	d904      	bls.n	8007a30 <_raise_r+0x14>
 8007a26:	2316      	movs	r3, #22
 8007a28:	6003      	str	r3, [r0, #0]
 8007a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a2e:	bd38      	pop	{r3, r4, r5, pc}
 8007a30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007a32:	b112      	cbz	r2, 8007a3a <_raise_r+0x1e>
 8007a34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a38:	b94b      	cbnz	r3, 8007a4e <_raise_r+0x32>
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f000 f830 	bl	8007aa0 <_getpid_r>
 8007a40:	4622      	mov	r2, r4
 8007a42:	4601      	mov	r1, r0
 8007a44:	4628      	mov	r0, r5
 8007a46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a4a:	f000 b817 	b.w	8007a7c <_kill_r>
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d00a      	beq.n	8007a68 <_raise_r+0x4c>
 8007a52:	1c59      	adds	r1, r3, #1
 8007a54:	d103      	bne.n	8007a5e <_raise_r+0x42>
 8007a56:	2316      	movs	r3, #22
 8007a58:	6003      	str	r3, [r0, #0]
 8007a5a:	2001      	movs	r0, #1
 8007a5c:	e7e7      	b.n	8007a2e <_raise_r+0x12>
 8007a5e:	2100      	movs	r1, #0
 8007a60:	4620      	mov	r0, r4
 8007a62:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007a66:	4798      	blx	r3
 8007a68:	2000      	movs	r0, #0
 8007a6a:	e7e0      	b.n	8007a2e <_raise_r+0x12>

08007a6c <raise>:
 8007a6c:	4b02      	ldr	r3, [pc, #8]	@ (8007a78 <raise+0xc>)
 8007a6e:	4601      	mov	r1, r0
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	f7ff bfd3 	b.w	8007a1c <_raise_r>
 8007a76:	bf00      	nop
 8007a78:	20000020 	.word	0x20000020

08007a7c <_kill_r>:
 8007a7c:	b538      	push	{r3, r4, r5, lr}
 8007a7e:	2300      	movs	r3, #0
 8007a80:	4d06      	ldr	r5, [pc, #24]	@ (8007a9c <_kill_r+0x20>)
 8007a82:	4604      	mov	r4, r0
 8007a84:	4608      	mov	r0, r1
 8007a86:	4611      	mov	r1, r2
 8007a88:	602b      	str	r3, [r5, #0]
 8007a8a:	f7fa fc64 	bl	8002356 <_kill>
 8007a8e:	1c43      	adds	r3, r0, #1
 8007a90:	d102      	bne.n	8007a98 <_kill_r+0x1c>
 8007a92:	682b      	ldr	r3, [r5, #0]
 8007a94:	b103      	cbz	r3, 8007a98 <_kill_r+0x1c>
 8007a96:	6023      	str	r3, [r4, #0]
 8007a98:	bd38      	pop	{r3, r4, r5, pc}
 8007a9a:	bf00      	nop
 8007a9c:	200004cc 	.word	0x200004cc

08007aa0 <_getpid_r>:
 8007aa0:	f7fa bc52 	b.w	8002348 <_getpid>

08007aa4 <__swhatbuf_r>:
 8007aa4:	b570      	push	{r4, r5, r6, lr}
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aac:	4615      	mov	r5, r2
 8007aae:	2900      	cmp	r1, #0
 8007ab0:	461e      	mov	r6, r3
 8007ab2:	b096      	sub	sp, #88	@ 0x58
 8007ab4:	da0c      	bge.n	8007ad0 <__swhatbuf_r+0x2c>
 8007ab6:	89a3      	ldrh	r3, [r4, #12]
 8007ab8:	2100      	movs	r1, #0
 8007aba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007abe:	bf14      	ite	ne
 8007ac0:	2340      	movne	r3, #64	@ 0x40
 8007ac2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	6031      	str	r1, [r6, #0]
 8007aca:	602b      	str	r3, [r5, #0]
 8007acc:	b016      	add	sp, #88	@ 0x58
 8007ace:	bd70      	pop	{r4, r5, r6, pc}
 8007ad0:	466a      	mov	r2, sp
 8007ad2:	f000 f849 	bl	8007b68 <_fstat_r>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	dbed      	blt.n	8007ab6 <__swhatbuf_r+0x12>
 8007ada:	9901      	ldr	r1, [sp, #4]
 8007adc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ae0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ae4:	4259      	negs	r1, r3
 8007ae6:	4159      	adcs	r1, r3
 8007ae8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007aec:	e7eb      	b.n	8007ac6 <__swhatbuf_r+0x22>

08007aee <__smakebuf_r>:
 8007aee:	898b      	ldrh	r3, [r1, #12]
 8007af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007af2:	079d      	lsls	r5, r3, #30
 8007af4:	4606      	mov	r6, r0
 8007af6:	460c      	mov	r4, r1
 8007af8:	d507      	bpl.n	8007b0a <__smakebuf_r+0x1c>
 8007afa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007afe:	6023      	str	r3, [r4, #0]
 8007b00:	6123      	str	r3, [r4, #16]
 8007b02:	2301      	movs	r3, #1
 8007b04:	6163      	str	r3, [r4, #20]
 8007b06:	b003      	add	sp, #12
 8007b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b0a:	466a      	mov	r2, sp
 8007b0c:	ab01      	add	r3, sp, #4
 8007b0e:	f7ff ffc9 	bl	8007aa4 <__swhatbuf_r>
 8007b12:	9f00      	ldr	r7, [sp, #0]
 8007b14:	4605      	mov	r5, r0
 8007b16:	4639      	mov	r1, r7
 8007b18:	4630      	mov	r0, r6
 8007b1a:	f7fe fedb 	bl	80068d4 <_malloc_r>
 8007b1e:	b948      	cbnz	r0, 8007b34 <__smakebuf_r+0x46>
 8007b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b24:	059a      	lsls	r2, r3, #22
 8007b26:	d4ee      	bmi.n	8007b06 <__smakebuf_r+0x18>
 8007b28:	f023 0303 	bic.w	r3, r3, #3
 8007b2c:	f043 0302 	orr.w	r3, r3, #2
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	e7e2      	b.n	8007afa <__smakebuf_r+0xc>
 8007b34:	89a3      	ldrh	r3, [r4, #12]
 8007b36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b3e:	81a3      	strh	r3, [r4, #12]
 8007b40:	9b01      	ldr	r3, [sp, #4]
 8007b42:	6020      	str	r0, [r4, #0]
 8007b44:	b15b      	cbz	r3, 8007b5e <__smakebuf_r+0x70>
 8007b46:	4630      	mov	r0, r6
 8007b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b4c:	f000 f81e 	bl	8007b8c <_isatty_r>
 8007b50:	b128      	cbz	r0, 8007b5e <__smakebuf_r+0x70>
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	f023 0303 	bic.w	r3, r3, #3
 8007b58:	f043 0301 	orr.w	r3, r3, #1
 8007b5c:	81a3      	strh	r3, [r4, #12]
 8007b5e:	89a3      	ldrh	r3, [r4, #12]
 8007b60:	431d      	orrs	r5, r3
 8007b62:	81a5      	strh	r5, [r4, #12]
 8007b64:	e7cf      	b.n	8007b06 <__smakebuf_r+0x18>
	...

08007b68 <_fstat_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	4d06      	ldr	r5, [pc, #24]	@ (8007b88 <_fstat_r+0x20>)
 8007b6e:	4604      	mov	r4, r0
 8007b70:	4608      	mov	r0, r1
 8007b72:	4611      	mov	r1, r2
 8007b74:	602b      	str	r3, [r5, #0]
 8007b76:	f7fa fc4d 	bl	8002414 <_fstat>
 8007b7a:	1c43      	adds	r3, r0, #1
 8007b7c:	d102      	bne.n	8007b84 <_fstat_r+0x1c>
 8007b7e:	682b      	ldr	r3, [r5, #0]
 8007b80:	b103      	cbz	r3, 8007b84 <_fstat_r+0x1c>
 8007b82:	6023      	str	r3, [r4, #0]
 8007b84:	bd38      	pop	{r3, r4, r5, pc}
 8007b86:	bf00      	nop
 8007b88:	200004cc 	.word	0x200004cc

08007b8c <_isatty_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	2300      	movs	r3, #0
 8007b90:	4d05      	ldr	r5, [pc, #20]	@ (8007ba8 <_isatty_r+0x1c>)
 8007b92:	4604      	mov	r4, r0
 8007b94:	4608      	mov	r0, r1
 8007b96:	602b      	str	r3, [r5, #0]
 8007b98:	f7fa fc4b 	bl	8002432 <_isatty>
 8007b9c:	1c43      	adds	r3, r0, #1
 8007b9e:	d102      	bne.n	8007ba6 <_isatty_r+0x1a>
 8007ba0:	682b      	ldr	r3, [r5, #0]
 8007ba2:	b103      	cbz	r3, 8007ba6 <_isatty_r+0x1a>
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	bd38      	pop	{r3, r4, r5, pc}
 8007ba8:	200004cc 	.word	0x200004cc

08007bac <_init>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	bf00      	nop
 8007bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb2:	bc08      	pop	{r3}
 8007bb4:	469e      	mov	lr, r3
 8007bb6:	4770      	bx	lr

08007bb8 <_fini>:
 8007bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bba:	bf00      	nop
 8007bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bbe:	bc08      	pop	{r3}
 8007bc0:	469e      	mov	lr, r3
 8007bc2:	4770      	bx	lr
