
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M200_W12/run.tcl
# read_verilog -sv runs/M200_W12/sum_signed.sv
# read_xdc runs/M200_W12/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2576416
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.168 ; gain = 241.801 ; free physical = 138460 ; free virtual = 209842
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.161; parent = 2372.964; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.250; parent = 3039.172; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3113.137 ; gain = 315.770 ; free physical = 138366 ; free virtual = 209749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.161; parent = 2372.964; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4086.219; parent = 3113.141; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.949 ; gain = 333.582 ; free physical = 138399 ; free virtual = 209782
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.161; parent = 2372.964; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.031; parent = 3130.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3130.949 ; gain = 333.582 ; free physical = 138399 ; free virtual = 209782
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.161; parent = 2372.964; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4104.031; parent = 3130.953; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3130.949 ; gain = 0.000 ; free physical = 138399 ; free virtual = 209782
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.668 ; gain = 0.000 ; free physical = 138415 ; free virtual = 209798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3297.668 ; gain = 0.000 ; free physical = 138416 ; free virtual = 209799
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.668 ; gain = 500.301 ; free physical = 138474 ; free virtual = 209857
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.638; parent = 2383.440; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.734; parent = 3265.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.668 ; gain = 500.301 ; free physical = 138474 ; free virtual = 209857
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.638; parent = 2383.440; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.734; parent = 3265.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.668 ; gain = 500.301 ; free physical = 138474 ; free virtual = 209857
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.638; parent = 2383.440; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.734; parent = 3265.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.668 ; gain = 500.301 ; free physical = 138482 ; free virtual = 209866
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.638; parent = 2383.440; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.734; parent = 3265.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 12    
	   2 Input   15 Bit       Adders := 25    
	   2 Input   14 Bit       Adders := 50    
	   2 Input   13 Bit       Adders := 100   
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 28    
	               14 Bit    Registers := 50    
	               13 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3297.668 ; gain = 500.301 ; free physical = 138500 ; free virtual = 209890
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.638; parent = 2383.440; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.734; parent = 3265.656; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3674.012 ; gain = 876.645 ; free physical = 137999 ; free virtual = 209389
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.294; parent = 2956.128; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4647.094; parent = 3674.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3685.012 ; gain = 887.645 ; free physical = 137988 ; free virtual = 209378
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.735; parent = 2966.569; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.094; parent = 3685.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3704.043 ; gain = 906.676 ; free physical = 137974 ; free virtual = 209364
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.958; parent = 2970.792; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4677.125; parent = 3704.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138020 ; free virtual = 209410
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.692; parent = 2971.526; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138020 ; free virtual = 209410
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.708; parent = 2971.542; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138035 ; free virtual = 209425
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.052; parent = 2972.886; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138035 ; free virtual = 209425
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.114; parent = 2972.948; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138037 ; free virtual = 209427
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.161; parent = 2972.995; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138038 ; free virtual = 209428
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.192; parent = 2973.026; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer8_reg         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer63_reg[14] | 4      | 15    | YES          | NO                 | YES               | 15     | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   410|
|3     |LUT1   |   199|
|4     |LUT2   |  2598|
|5     |SRL16E |    16|
|6     |FDRE   |  2805|
|7     |IBUF   |  2403|
|8     |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3714.949 ; gain = 917.582 ; free physical = 138047 ; free virtual = 209437
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.208; parent = 2973.042; children = 254.197
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.031; parent = 3714.953; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3714.949 ; gain = 750.863 ; free physical = 138083 ; free virtual = 209473
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3714.957 ; gain = 917.582 ; free physical = 138083 ; free virtual = 209473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3728.887 ; gain = 0.000 ; free physical = 138190 ; free virtual = 209580
INFO: [Netlist 29-17] Analyzing 2814 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M200_W12/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.668 ; gain = 0.000 ; free physical = 138224 ; free virtual = 209614
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2403 instances

Synth Design complete, checksum: f5ec9dbd
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3785.668 ; gain = 2081.121 ; free physical = 138418 ; free virtual = 209808
# report_utilization -file runs/M200_W12/util.rpt
# report_timing_summary -file runs/M200_W12/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4532.656 ; gain = 746.988 ; free physical = 137737 ; free virtual = 209123
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:52:38 2025...
