


ARM Macro Assembler    Page 1 


    1 00000000         ;tim2 base add :0x40000000
    2 00000000         
    3 00000000         
    4 00000000 40023800 
                       RCC_BASE
                               EQU              0x40023800
    5 00000000         
    6 00000000 00000030 
                       AHB1ENR_OFFSET
                               EQU              0x30
    7 00000000 40023830 
                       RCC_AHB1ENR
                               EQU              RCC_BASE + AHB1ENR_OFFSET
    8 00000000 40020000 
                       GPIOA_BASE
                               EQU              0x40020000
    9 00000000 00000000 
                       GPIOA_MODER_OFFSET
                               EQU              0x00
   10 00000000 40020000 
                       GPIOA_MODER
                               EQU              GPIOA_BASE + GPIOA_MODER_OFFSET
   11 00000000 00000014 
                       GPIOA_ODR_OFFSET
                               EQU              0x14
   12 00000000 40020014 
                       GPIOA_ODR
                               EQU              GPIOA_BASE + GPIOA_ODR_OFFSET
   13 00000000         
   14 00000000 00000018 
                       GPIOA_BSRR_OFFSET
                               EQU              0x18
   15 00000000 40020018 
                       GPIOA_BSRR
                               EQU              GPIOA_BASE + GPIOA_BSRR_OFFSET
   16 00000000         
   17 00000000 00000020 
                       BSRR_5_SET
                               EQU              1 << 5
   18 00000000 00200000 
                       BSRR_5_RESET
                               EQU              1 << 21
   19 00000000         
   20 00000000 00000040 
                       APB1ENR_OFFSET
                               EQU              0x40
   21 00000000 40023840 
                       RCC_APB1ENR
                               EQU              RCC_BASE  +  APB1ENR_OFFSET
   22 00000000         
   23 00000000         
   24 00000000 40000000 
                       TIM2_BASE
                               EQU              0x40000000
   25 00000000         
   26 00000000 00000028 
                       TIM2_PSC_OFFSET
                               EQU              0x28
   27 00000000 40000028 



ARM Macro Assembler    Page 2 


                       TIM2_PSC
                               EQU              TIM2_BASE + TIM2_PSC_OFFSET
   28 00000000         
   29 00000000 0000002C 
                       TIM2_ARR_OFFSET
                               EQU              0x2C
   30 00000000 4000002C 
                       TIM2_ARR
                               EQU              TIM2_BASE  + TIM2_ARR_OFFSET
   31 00000000         
   32 00000000 00000024 
                       TIM2_CNT_OFFSET
                               EQU              0x24
   33 00000000 40000024 
                       TIM2_CNT
                               EQU              TIM2_BASE  + TIM2_CNT_OFFSET
   34 00000000         
   35 00000000 00000000 
                       TIM2_CR1_OFFSET
                               EQU              0x00
   36 00000000 40000000 
                       TIM2_CR1
                               EQU              TIM2_BASE + TIM2_CR1_OFFSET
   37 00000000         
   38 00000000 00000010 
                       TIM2_SR_OFFSET
                               EQU              0x10
   39 00000000 40000010 
                       TIM2_SR EQU              TIM2_BASE + TIM2_SR_OFFSET
   40 00000000         
   41 00000000         
   42 00000000         
   43 00000000         
   44 00000000         ;PSC  = 16 000 000 / 1600  = 100 000  
   45 00000000         ; 10000 /10000 =1HZ
   46 00000000         
   47 00000000         ; CLCK_SRC /PSC_VAL  = X1
   48 00000000         ; X1/ARR_VAL  =  delay
   49 00000000         
   50 00000000 0000063F 
                       PSC_CNF EQU              1600 -1     ;clock src divided 
                                                            by 1600, new_clck =
                                                             x1
   51 00000000 0000270F 
                       ARR_CNF EQU              10000 -1    ; x1 divided by 100
                                                            00
   52 00000000 00000000 
                       CNT_CNF EQU              0           ;cLEAR TIMER COUNTE
                                                            R
   53 00000000 00000001 
                       CR1_CNF EQU              1           ;enable tim2
   54 00000000         
   55 00000000 00000001 
                       TIM2_SR_FLG
                               EQU              0x01
   56 00000000         
   57 00000000 00000001 
                       TIM2_EN EQU              1<<0
   58 00000000 00000001 



ARM Macro Assembler    Page 3 


                       GPIOA_EN
                               EQU              1<<0
   59 00000000         
   60 00000000 00000400 
                       MODER5_OUT
                               EQU              1<<10
   61 00000000         
   62 00000000         
   63 00000000         
   64 00000000         
   65 00000000         
   66 00000000         
   67 00000000                 AREA             |.text|,CODE,READONLY,ALIGN=2
   68 00000000                 THUMB
   69 00000000                 ENTRY
   70 00000000                 EXPORT           __main
   71 00000000         
   72 00000000         __main
   73 00000000 F000 F804       BL               GPIOA_Init
   74 00000004 F000 F80D       BL               TIM2_Init
   75 00000008 F000 F82D       BL               LED_Blink
   76 0000000C         
   77 0000000C         
   78 0000000C         
   79 0000000C         GPIOA_Init
   80 0000000C 481C            LDR              R0,=RCC_AHB1ENR
   81 0000000E 6801            LDR              R1,[R0]
   82 00000010 F041 0101       ORR              R1,#GPIOA_EN
   83 00000014 6001            STR              R1,[R0]
   84 00000016         
   85 00000016         
   86 00000016 481B            LDR              R0,=GPIOA_MODER
   87 00000018 6801            LDR              R1,[R0]
   88 0000001A F441 6180       ORR              R1,#MODER5_OUT
   89 0000001E 6001            STR              R1,[R0]
   90 00000020 4770            BX               LR
   91 00000022         
   92 00000022         
   93 00000022         TIM2_Init
   94 00000022         
   95 00000022         ;RCC->APB1ENR | =TIM2_EN
   96 00000022 4819            LDR              R0,=RCC_APB1ENR
   97 00000024 6801            LDR              R1,[R0]
   98 00000026 F041 0101       ORR              R1,#TIM2_EN
   99 0000002A 6001            STR              R1,[R0]
  100 0000002C         
  101 0000002C         ;TIM2->PSC =PSC_CNF 
  102 0000002C 4817            LDR              R0,=TIM2_PSC
  103 0000002E F240 613F       MOVW             R1,#PSC_CNF
  104 00000032 6001            STR              R1,[R0]
  105 00000034         
  106 00000034         ;TIM2->ARR =ARR_CNF
  107 00000034 4816            LDR              R0,=TIM2_ARR
  108 00000036 F242 710F       MOVW             R1,#ARR_CNF
  109 0000003A 6001            STR              R1,[R0]
  110 0000003C         
  111 0000003C         ;TIM2->CNT = CNT_CNF
  112 0000003C 4815            LDR              R0,=TIM2_CNT
  113 0000003E F04F 0100       MOV              R1,#CNT_CNF



ARM Macro Assembler    Page 4 


  114 00000042 6001            STR              R1,[R0]
  115 00000044         
  116 00000044         ;TIM2->CR1  = CR1_CNF
  117 00000044 F04F 4080       LDR              R0,=TIM2_CR1
  118 00000048 F04F 0101       MOV              R1,#CR1_CNF
  119 0000004C 6001            STR              R1,[R0]
  120 0000004E         
  121 0000004E 4770            BX               LR
  122 00000050         
  123 00000050         __wait
  124 00000050 4911            LDR              R1,=TIM2_SR
  125 00000052         
  126 00000052         ;while(!(TIM2->SR & TIM2_SR_FLG)){}
  127 00000052 680A    lp1     LDR              R2,[R1]
  128 00000054 F002 0201       AND              R2,#TIM2_SR_FLG
  129 00000058 2A00            CMP              R2,#0x00
  130 0000005A D0FA            BEQ              lp1
  131 0000005C         
  132 0000005C         ;Clear UIF
  133 0000005C         ;TIM2->SR &=~1
  134 0000005C 680B            LDR              R3,[R1]
  135 0000005E F023 0301       BIC              R3,R3,#0x01
  136 00000062 600B            STR              R3,[R1]
  137 00000064 4770            BX               LR
  138 00000066         
  139 00000066         
  140 00000066         LED_Blink
  141 00000066 4C0D            LDR              R4,=GPIOA_BSRR
  142 00000068 F44F 1100       MOV              R1,#BSRR_5_RESET
  143 0000006C 6021            STR              R1,[R4]
  144 0000006E F7FF FFEF       BL               __wait
  145 00000072         
  146 00000072 F04F 0120       MOV              R1,#BSRR_5_SET
  147 00000076 6021            STR              R1,[R4]
  148 00000078 F7FF FFEA       BL               __wait
  149 0000007C         
  150 0000007C F7FF FFF3       BL               LED_Blink
  151 00000080         
  152 00000080                 ALIGN
  153 00000080                 END
              40023830 
              40020000 
              40023840 
              40000028 
              4000002C 
              40000024 
              40000010 
              40020018 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\main.d -o.\objects\main.o -I.\RTE\_STM32 -IC:\Users\I
srael\AppData\Local\Arm\Packs\ARM\CMSIS\5.5.1\CMSIS\Core\Include -IC:\Users\Isr
ael\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.14.0\Drivers\CMSIS\Device\ST\S
TM32F4xx\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SET
A 528" --predefine="_RTE_ SETA 1" --predefine="STM32F411xE SETA 1" --list=.\lis
tings\main.lst main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 67 in file main.s
   Uses
      None
Comment: .text unused
GPIOA_Init 0000000C

Symbol: GPIOA_Init
   Definitions
      At line 79 in file main.s
   Uses
      At line 73 in file main.s
Comment: GPIOA_Init used once
LED_Blink 00000066

Symbol: LED_Blink
   Definitions
      At line 140 in file main.s
   Uses
      At line 75 in file main.s
      At line 150 in file main.s

TIM2_Init 00000022

Symbol: TIM2_Init
   Definitions
      At line 93 in file main.s
   Uses
      At line 74 in file main.s
Comment: TIM2_Init used once
__main 00000000

Symbol: __main
   Definitions
      At line 72 in file main.s
   Uses
      At line 70 in file main.s
Comment: __main used once
__wait 00000050

Symbol: __wait
   Definitions
      At line 123 in file main.s
   Uses
      At line 144 in file main.s
      At line 148 in file main.s

lp1 00000052

Symbol: lp1
   Definitions
      At line 127 in file main.s
   Uses
      At line 130 in file main.s
Comment: lp1 used once
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

AHB1ENR_OFFSET 00000030

Symbol: AHB1ENR_OFFSET
   Definitions
      At line 6 in file main.s
   Uses
      At line 7 in file main.s
Comment: AHB1ENR_OFFSET used once
APB1ENR_OFFSET 00000040

Symbol: APB1ENR_OFFSET
   Definitions
      At line 20 in file main.s
   Uses
      At line 21 in file main.s
Comment: APB1ENR_OFFSET used once
ARR_CNF 0000270F

Symbol: ARR_CNF
   Definitions
      At line 51 in file main.s
   Uses
      At line 108 in file main.s
Comment: ARR_CNF used once
BSRR_5_RESET 00200000

Symbol: BSRR_5_RESET
   Definitions
      At line 18 in file main.s
   Uses
      At line 142 in file main.s
Comment: BSRR_5_RESET used once
BSRR_5_SET 00000020

Symbol: BSRR_5_SET
   Definitions
      At line 17 in file main.s
   Uses
      At line 146 in file main.s
Comment: BSRR_5_SET used once
CNT_CNF 00000000

Symbol: CNT_CNF
   Definitions
      At line 52 in file main.s
   Uses
      At line 113 in file main.s
Comment: CNT_CNF used once
CR1_CNF 00000001

Symbol: CR1_CNF
   Definitions
      At line 53 in file main.s
   Uses
      At line 118 in file main.s
Comment: CR1_CNF used once
GPIOA_BASE 40020000

Symbol: GPIOA_BASE



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 8 in file main.s
   Uses
      At line 10 in file main.s
      At line 12 in file main.s
      At line 15 in file main.s

GPIOA_BSRR 40020018

Symbol: GPIOA_BSRR
   Definitions
      At line 15 in file main.s
   Uses
      At line 141 in file main.s
Comment: GPIOA_BSRR used once
GPIOA_BSRR_OFFSET 00000018

Symbol: GPIOA_BSRR_OFFSET
   Definitions
      At line 14 in file main.s
   Uses
      At line 15 in file main.s
Comment: GPIOA_BSRR_OFFSET used once
GPIOA_EN 00000001

Symbol: GPIOA_EN
   Definitions
      At line 58 in file main.s
   Uses
      At line 82 in file main.s
Comment: GPIOA_EN used once
GPIOA_MODER 40020000

Symbol: GPIOA_MODER
   Definitions
      At line 10 in file main.s
   Uses
      At line 86 in file main.s
Comment: GPIOA_MODER used once
GPIOA_MODER_OFFSET 00000000

Symbol: GPIOA_MODER_OFFSET
   Definitions
      At line 9 in file main.s
   Uses
      At line 10 in file main.s
Comment: GPIOA_MODER_OFFSET used once
GPIOA_ODR 40020014

Symbol: GPIOA_ODR
   Definitions
      At line 12 in file main.s
   Uses
      None
Comment: GPIOA_ODR unused
GPIOA_ODR_OFFSET 00000014

Symbol: GPIOA_ODR_OFFSET
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 11 in file main.s
   Uses
      At line 12 in file main.s
Comment: GPIOA_ODR_OFFSET used once
MODER5_OUT 00000400

Symbol: MODER5_OUT
   Definitions
      At line 60 in file main.s
   Uses
      At line 88 in file main.s
Comment: MODER5_OUT used once
PSC_CNF 0000063F

Symbol: PSC_CNF
   Definitions
      At line 50 in file main.s
   Uses
      At line 103 in file main.s
Comment: PSC_CNF used once
RCC_AHB1ENR 40023830

Symbol: RCC_AHB1ENR
   Definitions
      At line 7 in file main.s
   Uses
      At line 80 in file main.s
Comment: RCC_AHB1ENR used once
RCC_APB1ENR 40023840

Symbol: RCC_APB1ENR
   Definitions
      At line 21 in file main.s
   Uses
      At line 96 in file main.s
Comment: RCC_APB1ENR used once
RCC_BASE 40023800

Symbol: RCC_BASE
   Definitions
      At line 4 in file main.s
   Uses
      At line 7 in file main.s
      At line 21 in file main.s

TIM2_ARR 4000002C

Symbol: TIM2_ARR
   Definitions
      At line 30 in file main.s
   Uses
      At line 107 in file main.s
Comment: TIM2_ARR used once
TIM2_ARR_OFFSET 0000002C

Symbol: TIM2_ARR_OFFSET
   Definitions
      At line 29 in file main.s
   Uses



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 30 in file main.s
Comment: TIM2_ARR_OFFSET used once
TIM2_BASE 40000000

Symbol: TIM2_BASE
   Definitions
      At line 24 in file main.s
   Uses
      At line 27 in file main.s
      At line 30 in file main.s
      At line 33 in file main.s
      At line 36 in file main.s
      At line 39 in file main.s

TIM2_CNT 40000024

Symbol: TIM2_CNT
   Definitions
      At line 33 in file main.s
   Uses
      At line 112 in file main.s
Comment: TIM2_CNT used once
TIM2_CNT_OFFSET 00000024

Symbol: TIM2_CNT_OFFSET
   Definitions
      At line 32 in file main.s
   Uses
      At line 33 in file main.s
Comment: TIM2_CNT_OFFSET used once
TIM2_CR1 40000000

Symbol: TIM2_CR1
   Definitions
      At line 36 in file main.s
   Uses
      At line 117 in file main.s
Comment: TIM2_CR1 used once
TIM2_CR1_OFFSET 00000000

Symbol: TIM2_CR1_OFFSET
   Definitions
      At line 35 in file main.s
   Uses
      At line 36 in file main.s
Comment: TIM2_CR1_OFFSET used once
TIM2_EN 00000001

Symbol: TIM2_EN
   Definitions
      At line 57 in file main.s
   Uses
      At line 98 in file main.s
Comment: TIM2_EN used once
TIM2_PSC 40000028

Symbol: TIM2_PSC
   Definitions
      At line 27 in file main.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 102 in file main.s
Comment: TIM2_PSC used once
TIM2_PSC_OFFSET 00000028

Symbol: TIM2_PSC_OFFSET
   Definitions
      At line 26 in file main.s
   Uses
      At line 27 in file main.s
Comment: TIM2_PSC_OFFSET used once
TIM2_SR 40000010

Symbol: TIM2_SR
   Definitions
      At line 39 in file main.s
   Uses
      At line 124 in file main.s
Comment: TIM2_SR used once
TIM2_SR_FLG 00000001

Symbol: TIM2_SR_FLG
   Definitions
      At line 55 in file main.s
   Uses
      At line 128 in file main.s
Comment: TIM2_SR_FLG used once
TIM2_SR_OFFSET 00000010

Symbol: TIM2_SR_OFFSET
   Definitions
      At line 38 in file main.s
   Uses
      At line 39 in file main.s
Comment: TIM2_SR_OFFSET used once
33 symbols
377 symbols in table
