INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anish/OneDrive/Documents/Vitis Projects/COMPE_470_Lab_6_Anishvar_Singaram/COMPE_470_Lab_6_Anishvar_Singaram.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anish/OneDrive/Documents/Vitis Projects/COMPE_470_Lab_6_Anishvar_Singaram/COMPE_470_Lab_6_Anishvar_Singaram.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anish/OneDrive/Documents/Vitis Projects/COMPE_470_Lab_6_Anishvar_Singaram/COMPE_470_Lab_6_Anishvar_Singaram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
