// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pfb_multichannel_decimate_pfb_Pipeline_compute_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stream_read_to_compute_dout,
        stream_read_to_compute_num_data_valid,
        stream_read_to_compute_fifo_cap,
        stream_read_to_compute_empty_n,
        stream_read_to_compute_read,
        stream_compute_to_fft_din,
        stream_compute_to_fft_num_data_valid,
        stream_compute_to_fft_fifo_cap,
        stream_compute_to_fft_full_n,
        stream_compute_to_fft_write,
        write_bank_idx_load,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0,
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] stream_read_to_compute_dout;
input  [4:0] stream_read_to_compute_num_data_valid;
input  [4:0] stream_read_to_compute_fifo_cap;
input   stream_read_to_compute_empty_n;
output   stream_read_to_compute_read;
output  [127:0] stream_compute_to_fft_din;
input  [4:0] stream_compute_to_fft_num_data_valid;
input  [4:0] stream_compute_to_fft_fifo_cap;
input   stream_compute_to_fft_full_n;
output   stream_compute_to_fft_write;
input  [1:0] write_bank_idx_load;
output  [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0;
output   decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0;
input  [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0;
output  [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0;
output   decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0;
input  [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0;
output  [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0;
output   decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0;
input  [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0;
output  [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0;
output   decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0;
input  [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0;
output  [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0;
output   decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0;
input  [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0;

reg ap_idle;
reg stream_read_to_compute_read;
reg stream_compute_to_fft_write;
reg[9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0;
reg decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0;
reg[9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0;
reg decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0;
reg[9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0;
reg decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0;
reg[9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0;
reg decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0;
reg[9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0;
reg decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln31_fu_890_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0;
wire   [9:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0;
reg    decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0;
wire   [15:0] decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0;
reg    stream_compute_to_fft_blk_n;
wire    ap_block_pp0_stage0;
reg    stream_read_to_compute_blk_n;
wire   [1:0] write_bank_idx_load_read_reg_3542;
reg    ap_block_pp0_stage0_11001;
reg   [10:0] k_1_reg_3570;
wire   [2:0] trunc_ln31_fu_919_p1;
reg   [2:0] trunc_ln31_reg_3579;
reg   [2:0] trunc_ln31_reg_3579_pp0_iter1_reg;
reg   [8:0] tmp_14_reg_3587;
reg   [9:0] tmp_23_reg_3592;
reg   [9:0] tmp_reg_3597;
wire   [15:0] input_pack_i_fu_1083_p1;
reg  signed [15:0] input_pack_i_reg_3602;
reg  signed [15:0] input_pack_i_reg_3602_pp0_iter2_reg;
reg  signed [15:0] input_pack_i_reg_3602_pp0_iter3_reg;
reg  signed [15:0] input_pack_q_reg_3607;
reg  signed [15:0] input_pack_q_reg_3607_pp0_iter2_reg;
reg  signed [15:0] input_pack_q_reg_3607_pp0_iter3_reg;
reg  signed [15:0] sample_i_8_reg_3612;
reg  signed [15:0] sample_i_8_reg_3612_pp0_iter2_reg;
reg  signed [15:0] sample_i_8_reg_3612_pp0_iter3_reg;
reg  signed [15:0] sample_q_8_reg_3617;
reg  signed [15:0] sample_q_8_reg_3617_pp0_iter2_reg;
reg  signed [15:0] sample_q_8_reg_3617_pp0_iter3_reg;
reg  signed [15:0] sample_i_12_reg_3622;
reg  signed [15:0] sample_i_12_reg_3622_pp0_iter2_reg;
reg  signed [15:0] sample_i_12_reg_3622_pp0_iter3_reg;
reg  signed [15:0] sample_q_12_reg_3627;
reg  signed [15:0] sample_q_12_reg_3627_pp0_iter2_reg;
reg  signed [15:0] sample_q_12_reg_3627_pp0_iter3_reg;
reg  signed [15:0] sample_i_14_reg_3632;
reg  signed [15:0] sample_i_14_reg_3632_pp0_iter2_reg;
reg  signed [15:0] sample_i_14_reg_3632_pp0_iter3_reg;
reg  signed [15:0] sample_q_14_reg_3637;
reg  signed [15:0] sample_q_14_reg_3637_pp0_iter2_reg;
reg  signed [15:0] sample_q_14_reg_3637_pp0_iter3_reg;
wire   [15:0] w_fu_1218_p13;
reg   [15:0] w_reg_3902;
reg   [15:0] w_reg_3902_pp0_iter3_reg;
wire   [15:0] w_1_fu_1245_p13;
reg   [15:0] w_1_reg_3907;
wire  signed [31:0] sext_ln62_3_fu_1299_p1;
wire   [15:0] sample_i_1_fu_1303_p11;
reg  signed [15:0] sample_i_1_reg_3924;
wire   [15:0] sample_i_3_fu_1353_p11;
reg   [15:0] sample_i_3_reg_3934;
reg   [15:0] sample_i_3_reg_3934_pp0_iter3_reg;
reg  signed [15:0] sample_i_3_reg_3934_pp0_iter4_reg;
wire   [15:0] sample_q_1_fu_1376_p11;
reg  signed [15:0] sample_q_1_reg_3939;
wire   [15:0] sample_q_3_fu_1426_p11;
reg   [15:0] sample_q_3_reg_3949;
reg   [15:0] sample_q_3_reg_3949_pp0_iter3_reg;
reg  signed [15:0] sample_q_3_reg_3949_pp0_iter4_reg;
wire   [15:0] w_3_fu_1449_p13;
reg   [15:0] w_3_reg_3954;
reg   [15:0] w_3_reg_3954_pp0_iter3_reg;
reg   [15:0] w_3_reg_3954_pp0_iter4_reg;
wire   [15:0] sample_i_5_fu_1476_p11;
reg  signed [15:0] sample_i_5_reg_3959;
wire   [15:0] sample_i_7_fu_1526_p11;
reg   [15:0] sample_i_7_reg_3969;
reg   [15:0] sample_i_7_reg_3969_pp0_iter3_reg;
reg  signed [15:0] sample_i_7_reg_3969_pp0_iter4_reg;
wire   [15:0] sample_q_5_fu_1549_p11;
reg  signed [15:0] sample_q_5_reg_3974;
wire   [15:0] sample_q_7_fu_1599_p11;
reg   [15:0] sample_q_7_reg_3984;
reg   [15:0] sample_q_7_reg_3984_pp0_iter3_reg;
reg  signed [15:0] sample_q_7_reg_3984_pp0_iter4_reg;
wire   [15:0] sample_i_9_fu_1622_p11;
reg  signed [15:0] sample_i_9_reg_3989;
wire   [15:0] sample_i_13_fu_1672_p11;
reg   [15:0] sample_i_13_reg_3999;
reg   [15:0] sample_i_13_reg_3999_pp0_iter3_reg;
reg  signed [15:0] sample_i_13_reg_3999_pp0_iter4_reg;
wire   [15:0] sample_q_9_fu_1695_p11;
reg  signed [15:0] sample_q_9_reg_4004;
wire   [15:0] sample_q_13_fu_1745_p11;
reg   [15:0] sample_q_13_reg_4014;
reg   [15:0] sample_q_13_reg_4014_pp0_iter3_reg;
reg  signed [15:0] sample_q_13_reg_4014_pp0_iter4_reg;
wire   [15:0] sample_i_16_fu_1768_p11;
reg  signed [15:0] sample_i_16_reg_4019;
wire   [15:0] sample_i_11_fu_1818_p11;
reg   [15:0] sample_i_11_reg_4029;
reg   [15:0] sample_i_11_reg_4029_pp0_iter3_reg;
reg  signed [15:0] sample_i_11_reg_4029_pp0_iter4_reg;
wire   [15:0] sample_q_16_fu_1841_p11;
reg  signed [15:0] sample_q_16_reg_4034;
wire   [15:0] sample_q_11_fu_1891_p11;
reg   [15:0] sample_q_11_reg_4044;
reg   [15:0] sample_q_11_reg_4044_pp0_iter3_reg;
reg  signed [15:0] sample_q_11_reg_4044_pp0_iter4_reg;
wire  signed [31:0] sext_ln62_2_fu_1914_p1;
wire  signed [32:0] grp_fu_3384_p3;
wire  signed [32:0] grp_fu_3392_p3;
wire   [31:0] mul_ln62_3_fu_2054_p2;
reg   [31:0] mul_ln62_3_reg_4151;
wire   [31:0] mul_ln63_3_fu_2063_p2;
reg   [31:0] mul_ln63_3_reg_4156;
wire  signed [32:0] grp_fu_3400_p3;
wire  signed [32:0] grp_fu_3408_p3;
wire   [31:0] mul_ln62_7_fu_2072_p2;
reg   [31:0] mul_ln62_7_reg_4171;
wire   [31:0] mul_ln63_7_fu_2081_p2;
reg   [31:0] mul_ln63_7_reg_4176;
wire  signed [32:0] grp_fu_3416_p3;
wire  signed [32:0] grp_fu_3424_p3;
wire   [31:0] mul_ln62_11_fu_2090_p2;
reg   [31:0] mul_ln62_11_reg_4191;
wire   [31:0] mul_ln63_11_fu_2099_p2;
reg   [31:0] mul_ln63_11_reg_4196;
wire  signed [32:0] grp_fu_3432_p3;
wire  signed [32:0] grp_fu_3440_p3;
wire   [31:0] mul_ln62_15_fu_2108_p2;
reg   [31:0] mul_ln62_15_reg_4211;
wire   [31:0] mul_ln63_15_fu_2117_p2;
reg   [31:0] mul_ln63_15_reg_4216;
wire   [15:0] result_pack_i_fu_2299_p3;
reg   [15:0] result_pack_i_reg_4221;
wire   [15:0] result_pack_q_fu_2427_p3;
reg   [15:0] result_pack_q_reg_4226;
wire   [15:0] result_pack_i_1_fu_2611_p3;
reg   [15:0] result_pack_i_1_reg_4231;
wire   [15:0] result_pack_q_1_fu_2739_p3;
reg   [15:0] result_pack_q_1_reg_4236;
wire   [15:0] result_pack_i_2_fu_2923_p3;
reg   [15:0] result_pack_i_2_reg_4241;
wire   [15:0] result_pack_q_2_fu_3051_p3;
reg   [15:0] result_pack_q_2_reg_4246;
wire   [15:0] result_pack_i_3_fu_3235_p3;
reg   [15:0] result_pack_i_3_reg_4251;
wire   [15:0] result_pack_q_3_fu_3363_p3;
reg   [15:0] result_pack_q_3_reg_4256;
wire   [63:0] zext_ln31_fu_1023_p1;
wire   [63:0] zext_ln31_1_fu_1074_p1;
wire   [63:0] zext_ln60_fu_1189_p1;
wire   [63:0] zext_ln60_1_fu_1197_p1;
wire   [63:0] zext_ln60_2_fu_1205_p1;
reg   [10:0] phi_urem354_fu_240;
wire   [10:0] select_ln51_fu_1002_p3;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_phi_urem354_load;
reg   [10:0] ap_sig_allocacmp_phi_urem354_load_1;
reg   [21:0] phi_mul352_fu_244;
wire   [21:0] add_ln31_1_fu_1058_p2;
reg   [10:0] k_fu_248;
wire   [10:0] add_ln31_fu_896_p2;
reg   [10:0] ap_sig_allocacmp_k_1;
reg    ap_block_pp0_stage0_01001;
wire  signed [10:0] xor_ln31_fu_905_p2;
wire   [10:0] mul_ln60_fu_927_p0;
wire   [12:0] mul_ln60_fu_927_p1;
wire   [22:0] mul_ln60_fu_927_p2;
wire   [11:0] zext_ln60_4_cast_fu_911_p3;
wire   [11:0] mul_ln60_1_fu_947_p0;
wire   [13:0] mul_ln60_1_fu_947_p1;
wire   [24:0] mul_ln60_1_fu_947_p2;
wire  signed [11:0] sext_ln60_fu_963_p1;
wire   [11:0] mul_ln60_2_fu_971_p0;
wire   [13:0] mul_ln60_2_fu_971_p1;
wire   [24:0] mul_ln60_2_fu_971_p2;
wire   [10:0] add_ln51_fu_990_p2;
wire   [0:0] icmp_ln51_fu_996_p2;
wire   [7:0] tmp_12_fu_1064_p4;
wire   [15:0] w_fu_1218_p11;
wire   [15:0] w_1_fu_1245_p11;
wire   [15:0] w_2_fu_1272_p11;
wire   [15:0] w_2_fu_1272_p13;
wire   [15:0] sample_i_1_fu_1303_p9;
wire   [15:0] sample_i_2_fu_1326_p9;
wire  signed [15:0] sample_i_2_fu_1326_p11;
wire   [15:0] sample_i_3_fu_1353_p9;
wire   [15:0] sample_q_1_fu_1376_p9;
wire   [15:0] sample_q_2_fu_1399_p9;
wire  signed [15:0] sample_q_2_fu_1399_p11;
wire   [15:0] sample_q_3_fu_1426_p9;
wire   [15:0] w_3_fu_1449_p11;
wire   [15:0] sample_i_5_fu_1476_p9;
wire   [15:0] sample_i_6_fu_1499_p9;
wire  signed [15:0] sample_i_6_fu_1499_p11;
wire   [15:0] sample_i_7_fu_1526_p9;
wire   [15:0] sample_q_5_fu_1549_p9;
wire   [15:0] sample_q_6_fu_1572_p9;
wire  signed [15:0] sample_q_6_fu_1572_p11;
wire   [15:0] sample_q_7_fu_1599_p9;
wire   [15:0] sample_i_9_fu_1622_p9;
wire   [15:0] sample_i_fu_1645_p9;
wire  signed [15:0] sample_i_fu_1645_p11;
wire   [15:0] sample_i_13_fu_1672_p9;
wire   [15:0] sample_q_9_fu_1695_p9;
wire   [15:0] sample_q_fu_1718_p9;
wire  signed [15:0] sample_q_fu_1718_p11;
wire   [15:0] sample_q_13_fu_1745_p9;
wire   [15:0] sample_i_16_fu_1768_p9;
wire   [15:0] sample_i_10_fu_1791_p9;
wire  signed [15:0] sample_i_10_fu_1791_p11;
wire   [15:0] sample_i_11_fu_1818_p9;
wire   [15:0] sample_q_16_fu_1841_p9;
wire   [15:0] sample_q_10_fu_1864_p9;
wire  signed [15:0] sample_q_10_fu_1864_p11;
wire   [15:0] sample_q_11_fu_1891_p9;
wire  signed [15:0] mul_ln62_fu_1947_p0;
wire  signed [31:0] sext_ln62_1_fu_1944_p1;
wire  signed [15:0] mul_ln63_fu_1956_p0;
wire  signed [31:0] mul_ln62_fu_1947_p2;
wire  signed [31:0] mul_ln63_fu_1956_p2;
wire  signed [15:0] mul_ln62_4_fu_1973_p0;
wire  signed [15:0] mul_ln63_4_fu_1982_p0;
wire  signed [31:0] mul_ln62_4_fu_1973_p2;
wire  signed [31:0] mul_ln63_4_fu_1982_p2;
wire  signed [15:0] mul_ln62_8_fu_1999_p0;
wire  signed [15:0] mul_ln63_8_fu_2008_p0;
wire  signed [31:0] mul_ln62_8_fu_1999_p2;
wire  signed [31:0] mul_ln63_8_fu_2008_p2;
wire  signed [15:0] mul_ln62_12_fu_2025_p0;
wire  signed [15:0] mul_ln63_12_fu_2034_p0;
wire  signed [31:0] mul_ln62_12_fu_2025_p2;
wire  signed [31:0] mul_ln63_12_fu_2034_p2;
wire  signed [15:0] mul_ln62_3_fu_2054_p0;
wire  signed [31:0] sext_ln62_7_fu_2051_p1;
wire  signed [15:0] mul_ln63_3_fu_2063_p0;
wire  signed [15:0] mul_ln62_7_fu_2072_p1;
wire  signed [15:0] mul_ln63_7_fu_2081_p1;
wire  signed [15:0] mul_ln62_11_fu_2090_p1;
wire  signed [15:0] mul_ln63_11_fu_2099_p1;
wire  signed [15:0] mul_ln62_15_fu_2108_p1;
wire  signed [15:0] mul_ln63_15_fu_2117_p1;
wire  signed [32:0] grp_fu_3448_p3;
wire   [38:0] acc_i_1_fu_2123_p3;
wire  signed [32:0] grp_fu_3457_p3;
wire   [38:0] acc_q_1_fu_2134_p3;
wire   [37:0] shl_ln62_1_fu_2145_p3;
wire  signed [39:0] sext_ln62_8_fu_2130_p1;
wire  signed [39:0] sext_ln62_13_fu_2152_p1;
wire   [37:0] shl_ln63_1_fu_2162_p3;
wire  signed [39:0] sext_ln63_4_fu_2141_p1;
wire  signed [39:0] sext_ln63_9_fu_2169_p1;
wire   [39:0] acc_i_fu_2156_p2;
wire   [2:0] tmp_s_fu_2205_p4;
wire   [0:0] tmp_25_fu_2197_p3;
wire   [0:0] icmp_ln66_fu_2215_p2;
wire   [0:0] tmp_24_fu_2179_p3;
wire   [0:0] or_ln66_fu_2221_p2;
wire   [0:0] xor_ln66_fu_2227_p2;
wire   [14:0] tmp_2_fu_2251_p4;
wire   [0:0] icmp_ln66_2_fu_2261_p2;
wire   [0:0] xor_ln66_1_fu_2239_p2;
wire   [0:0] or_ln66_1_fu_2267_p2;
wire   [0:0] icmp_ln66_1_fu_2245_p2;
wire   [0:0] or_ln66_2_fu_2273_p2;
wire   [0:0] and_ln66_fu_2233_p2;
wire   [0:0] and_ln66_1_fu_2279_p2;
wire   [0:0] or_ln66_3_fu_2293_p2;
wire   [15:0] select_ln66_fu_2285_p3;
wire   [15:0] trunc_ln2_fu_2187_p4;
wire   [39:0] acc_q_fu_2173_p2;
wire   [2:0] tmp_3_fu_2333_p4;
wire   [0:0] tmp_27_fu_2325_p3;
wire   [0:0] icmp_ln67_fu_2343_p2;
wire   [0:0] tmp_26_fu_2307_p3;
wire   [0:0] or_ln67_fu_2349_p2;
wire   [0:0] xor_ln67_fu_2355_p2;
wire   [14:0] tmp_4_fu_2379_p4;
wire   [0:0] icmp_ln67_2_fu_2389_p2;
wire   [0:0] xor_ln67_1_fu_2367_p2;
wire   [0:0] or_ln67_1_fu_2395_p2;
wire   [0:0] icmp_ln67_1_fu_2373_p2;
wire   [0:0] or_ln67_2_fu_2401_p2;
wire   [0:0] and_ln67_fu_2361_p2;
wire   [0:0] and_ln67_1_fu_2407_p2;
wire   [0:0] or_ln67_3_fu_2421_p2;
wire   [15:0] select_ln67_fu_2413_p3;
wire   [15:0] trunc_ln3_fu_2315_p4;
wire  signed [32:0] grp_fu_3466_p3;
wire   [38:0] acc_i_2_fu_2435_p3;
wire  signed [32:0] grp_fu_3475_p3;
wire   [38:0] acc_q_2_fu_2446_p3;
wire   [37:0] shl_ln62_3_fu_2457_p3;
wire  signed [39:0] sext_ln62_18_fu_2442_p1;
wire  signed [39:0] sext_ln62_23_fu_2464_p1;
wire   [37:0] shl_ln63_3_fu_2474_p3;
wire  signed [39:0] sext_ln63_14_fu_2453_p1;
wire  signed [39:0] sext_ln63_19_fu_2481_p1;
wire   [39:0] acc_i_3_fu_2468_p2;
wire   [2:0] tmp_5_fu_2517_p4;
wire   [0:0] tmp_29_fu_2509_p3;
wire   [0:0] icmp_ln66_3_fu_2527_p2;
wire   [0:0] tmp_28_fu_2491_p3;
wire   [0:0] or_ln66_4_fu_2533_p2;
wire   [0:0] xor_ln66_2_fu_2539_p2;
wire   [14:0] tmp_6_fu_2563_p4;
wire   [0:0] icmp_ln66_5_fu_2573_p2;
wire   [0:0] xor_ln66_3_fu_2551_p2;
wire   [0:0] or_ln66_5_fu_2579_p2;
wire   [0:0] icmp_ln66_4_fu_2557_p2;
wire   [0:0] or_ln66_6_fu_2585_p2;
wire   [0:0] and_ln66_2_fu_2545_p2;
wire   [0:0] and_ln66_3_fu_2591_p2;
wire   [0:0] or_ln66_7_fu_2605_p2;
wire   [15:0] select_ln66_2_fu_2597_p3;
wire   [15:0] trunc_ln66_1_fu_2499_p4;
wire   [39:0] acc_q_3_fu_2485_p2;
wire   [2:0] tmp_7_fu_2645_p4;
wire   [0:0] tmp_31_fu_2637_p3;
wire   [0:0] icmp_ln67_3_fu_2655_p2;
wire   [0:0] tmp_30_fu_2619_p3;
wire   [0:0] or_ln67_4_fu_2661_p2;
wire   [0:0] xor_ln67_2_fu_2667_p2;
wire   [14:0] tmp_8_fu_2691_p4;
wire   [0:0] icmp_ln67_5_fu_2701_p2;
wire   [0:0] xor_ln67_3_fu_2679_p2;
wire   [0:0] or_ln67_5_fu_2707_p2;
wire   [0:0] icmp_ln67_4_fu_2685_p2;
wire   [0:0] or_ln67_6_fu_2713_p2;
wire   [0:0] and_ln67_2_fu_2673_p2;
wire   [0:0] and_ln67_3_fu_2719_p2;
wire   [0:0] or_ln67_7_fu_2733_p2;
wire   [15:0] select_ln67_2_fu_2725_p3;
wire   [15:0] trunc_ln67_1_fu_2627_p4;
wire  signed [32:0] grp_fu_3484_p3;
wire   [38:0] acc_i_4_fu_2747_p3;
wire  signed [32:0] grp_fu_3493_p3;
wire   [38:0] acc_q_4_fu_2758_p3;
wire   [37:0] shl_ln62_5_fu_2769_p3;
wire  signed [39:0] sext_ln62_24_fu_2754_p1;
wire  signed [39:0] sext_ln62_25_fu_2776_p1;
wire   [37:0] shl_ln63_5_fu_2786_p3;
wire  signed [39:0] sext_ln63_20_fu_2765_p1;
wire  signed [39:0] sext_ln63_21_fu_2793_p1;
wire   [39:0] acc_i_5_fu_2780_p2;
wire   [2:0] tmp_9_fu_2829_p4;
wire   [0:0] tmp_33_fu_2821_p3;
wire   [0:0] icmp_ln66_6_fu_2839_p2;
wire   [0:0] tmp_32_fu_2803_p3;
wire   [0:0] or_ln66_8_fu_2845_p2;
wire   [0:0] xor_ln66_4_fu_2851_p2;
wire   [14:0] tmp_1_fu_2875_p4;
wire   [0:0] icmp_ln66_8_fu_2885_p2;
wire   [0:0] xor_ln66_5_fu_2863_p2;
wire   [0:0] or_ln66_9_fu_2891_p2;
wire   [0:0] icmp_ln66_7_fu_2869_p2;
wire   [0:0] or_ln66_10_fu_2897_p2;
wire   [0:0] and_ln66_4_fu_2857_p2;
wire   [0:0] and_ln66_5_fu_2903_p2;
wire   [0:0] or_ln66_11_fu_2917_p2;
wire   [15:0] select_ln66_4_fu_2909_p3;
wire   [15:0] trunc_ln66_2_fu_2811_p4;
wire   [39:0] acc_q_5_fu_2797_p2;
wire   [2:0] tmp_10_fu_2957_p4;
wire   [0:0] tmp_35_fu_2949_p3;
wire   [0:0] icmp_ln67_6_fu_2967_p2;
wire   [0:0] tmp_34_fu_2931_p3;
wire   [0:0] or_ln67_8_fu_2973_p2;
wire   [0:0] xor_ln67_4_fu_2979_p2;
wire   [14:0] tmp_11_fu_3003_p4;
wire   [0:0] icmp_ln67_8_fu_3013_p2;
wire   [0:0] xor_ln67_5_fu_2991_p2;
wire   [0:0] or_ln67_9_fu_3019_p2;
wire   [0:0] icmp_ln67_7_fu_2997_p2;
wire   [0:0] or_ln67_10_fu_3025_p2;
wire   [0:0] and_ln67_4_fu_2985_p2;
wire   [0:0] and_ln67_5_fu_3031_p2;
wire   [0:0] or_ln67_11_fu_3045_p2;
wire   [15:0] select_ln67_4_fu_3037_p3;
wire   [15:0] trunc_ln67_2_fu_2939_p4;
wire  signed [32:0] grp_fu_3502_p3;
wire   [38:0] acc_i_6_fu_3059_p3;
wire  signed [32:0] grp_fu_3511_p3;
wire   [38:0] acc_q_6_fu_3070_p3;
wire   [37:0] shl_ln62_7_fu_3081_p3;
wire  signed [39:0] sext_ln62_26_fu_3066_p1;
wire  signed [39:0] sext_ln62_27_fu_3088_p1;
wire   [37:0] shl_ln63_7_fu_3098_p3;
wire  signed [39:0] sext_ln63_22_fu_3077_p1;
wire  signed [39:0] sext_ln63_23_fu_3105_p1;
wire   [39:0] acc_i_7_fu_3092_p2;
wire   [2:0] tmp_16_fu_3141_p4;
wire   [0:0] tmp_37_fu_3133_p3;
wire   [0:0] icmp_ln66_9_fu_3151_p2;
wire   [0:0] tmp_36_fu_3115_p3;
wire   [0:0] or_ln66_12_fu_3157_p2;
wire   [0:0] xor_ln66_6_fu_3163_p2;
wire   [14:0] tmp_13_fu_3187_p4;
wire   [0:0] icmp_ln66_11_fu_3197_p2;
wire   [0:0] xor_ln66_7_fu_3175_p2;
wire   [0:0] or_ln66_13_fu_3203_p2;
wire   [0:0] icmp_ln66_10_fu_3181_p2;
wire   [0:0] or_ln66_14_fu_3209_p2;
wire   [0:0] and_ln66_6_fu_3169_p2;
wire   [0:0] and_ln66_7_fu_3215_p2;
wire   [0:0] or_ln66_15_fu_3229_p2;
wire   [15:0] select_ln66_6_fu_3221_p3;
wire   [15:0] trunc_ln66_3_fu_3123_p4;
wire   [39:0] acc_q_7_fu_3109_p2;
wire   [2:0] tmp_17_fu_3269_p4;
wire   [0:0] tmp_39_fu_3261_p3;
wire   [0:0] icmp_ln67_9_fu_3279_p2;
wire   [0:0] tmp_38_fu_3243_p3;
wire   [0:0] or_ln67_12_fu_3285_p2;
wire   [0:0] xor_ln67_6_fu_3291_p2;
wire   [14:0] tmp_15_fu_3315_p4;
wire   [0:0] icmp_ln67_11_fu_3325_p2;
wire   [0:0] xor_ln67_7_fu_3303_p2;
wire   [0:0] or_ln67_13_fu_3331_p2;
wire   [0:0] icmp_ln67_10_fu_3309_p2;
wire   [0:0] or_ln67_14_fu_3337_p2;
wire   [0:0] and_ln67_6_fu_3297_p2;
wire   [0:0] and_ln67_7_fu_3343_p2;
wire   [0:0] or_ln67_15_fu_3357_p2;
wire   [15:0] select_ln67_6_fu_3349_p3;
wire   [15:0] trunc_ln67_3_fu_3251_p4;
wire  signed [15:0] grp_fu_3384_p1;
wire  signed [15:0] grp_fu_3392_p1;
wire  signed [15:0] grp_fu_3400_p1;
wire  signed [15:0] grp_fu_3408_p1;
wire  signed [15:0] grp_fu_3416_p1;
wire  signed [15:0] grp_fu_3424_p1;
wire  signed [15:0] grp_fu_3432_p1;
wire  signed [15:0] grp_fu_3440_p1;
wire  signed [15:0] grp_fu_3448_p1;
wire  signed [15:0] grp_fu_3457_p1;
wire  signed [15:0] grp_fu_3466_p1;
wire  signed [15:0] grp_fu_3475_p1;
wire  signed [15:0] grp_fu_3484_p1;
wire  signed [15:0] grp_fu_3493_p1;
wire  signed [15:0] grp_fu_3502_p1;
wire  signed [15:0] grp_fu_3511_p1;
reg    grp_fu_3384_ce;
reg    grp_fu_3392_ce;
reg    grp_fu_3400_ce;
reg    grp_fu_3408_ce;
reg    grp_fu_3416_ce;
reg    grp_fu_3424_ce;
reg    grp_fu_3432_ce;
reg    grp_fu_3440_ce;
reg    grp_fu_3448_ce;
reg    grp_fu_3457_ce;
reg    grp_fu_3466_ce;
reg    grp_fu_3475_ce;
reg    grp_fu_3484_ce;
reg    grp_fu_3493_ce;
reg    grp_fu_3502_ce;
reg    grp_fu_3511_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [24:0] mul_ln60_1_fu_947_p00;
wire   [24:0] mul_ln60_2_fu_971_p00;
wire   [22:0] mul_ln60_fu_927_p00;
reg    ap_condition_379;
wire   [2:0] w_fu_1218_p1;
wire   [2:0] w_fu_1218_p3;
wire   [2:0] w_fu_1218_p5;
wire   [2:0] w_fu_1218_p7;
wire  signed [2:0] w_fu_1218_p9;
wire   [2:0] w_1_fu_1245_p1;
wire   [2:0] w_1_fu_1245_p3;
wire   [2:0] w_1_fu_1245_p5;
wire  signed [2:0] w_1_fu_1245_p7;
wire   [2:0] w_1_fu_1245_p9;
wire   [2:0] w_2_fu_1272_p1;
wire   [2:0] w_2_fu_1272_p3;
wire  signed [2:0] w_2_fu_1272_p5;
wire   [2:0] w_2_fu_1272_p7;
wire   [2:0] w_2_fu_1272_p9;
wire   [1:0] sample_i_1_fu_1303_p1;
wire  signed [1:0] sample_i_1_fu_1303_p3;
wire  signed [1:0] sample_i_1_fu_1303_p5;
wire   [1:0] sample_i_1_fu_1303_p7;
wire  signed [1:0] sample_i_2_fu_1326_p1;
wire  signed [1:0] sample_i_2_fu_1326_p3;
wire   [1:0] sample_i_2_fu_1326_p5;
wire   [1:0] sample_i_2_fu_1326_p7;
wire  signed [1:0] sample_i_3_fu_1353_p1;
wire   [1:0] sample_i_3_fu_1353_p3;
wire   [1:0] sample_i_3_fu_1353_p5;
wire  signed [1:0] sample_i_3_fu_1353_p7;
wire   [1:0] sample_q_1_fu_1376_p1;
wire  signed [1:0] sample_q_1_fu_1376_p3;
wire  signed [1:0] sample_q_1_fu_1376_p5;
wire   [1:0] sample_q_1_fu_1376_p7;
wire  signed [1:0] sample_q_2_fu_1399_p1;
wire  signed [1:0] sample_q_2_fu_1399_p3;
wire   [1:0] sample_q_2_fu_1399_p5;
wire   [1:0] sample_q_2_fu_1399_p7;
wire  signed [1:0] sample_q_3_fu_1426_p1;
wire   [1:0] sample_q_3_fu_1426_p3;
wire   [1:0] sample_q_3_fu_1426_p5;
wire  signed [1:0] sample_q_3_fu_1426_p7;
wire   [2:0] w_3_fu_1449_p1;
wire  signed [2:0] w_3_fu_1449_p3;
wire   [2:0] w_3_fu_1449_p5;
wire   [2:0] w_3_fu_1449_p7;
wire   [2:0] w_3_fu_1449_p9;
wire   [1:0] sample_i_5_fu_1476_p1;
wire  signed [1:0] sample_i_5_fu_1476_p3;
wire  signed [1:0] sample_i_5_fu_1476_p5;
wire   [1:0] sample_i_5_fu_1476_p7;
wire  signed [1:0] sample_i_6_fu_1499_p1;
wire  signed [1:0] sample_i_6_fu_1499_p3;
wire   [1:0] sample_i_6_fu_1499_p5;
wire   [1:0] sample_i_6_fu_1499_p7;
wire  signed [1:0] sample_i_7_fu_1526_p1;
wire   [1:0] sample_i_7_fu_1526_p3;
wire   [1:0] sample_i_7_fu_1526_p5;
wire  signed [1:0] sample_i_7_fu_1526_p7;
wire   [1:0] sample_q_5_fu_1549_p1;
wire  signed [1:0] sample_q_5_fu_1549_p3;
wire  signed [1:0] sample_q_5_fu_1549_p5;
wire   [1:0] sample_q_5_fu_1549_p7;
wire  signed [1:0] sample_q_6_fu_1572_p1;
wire  signed [1:0] sample_q_6_fu_1572_p3;
wire   [1:0] sample_q_6_fu_1572_p5;
wire   [1:0] sample_q_6_fu_1572_p7;
wire  signed [1:0] sample_q_7_fu_1599_p1;
wire   [1:0] sample_q_7_fu_1599_p3;
wire   [1:0] sample_q_7_fu_1599_p5;
wire  signed [1:0] sample_q_7_fu_1599_p7;
wire   [1:0] sample_i_9_fu_1622_p1;
wire  signed [1:0] sample_i_9_fu_1622_p3;
wire  signed [1:0] sample_i_9_fu_1622_p5;
wire   [1:0] sample_i_9_fu_1622_p7;
wire  signed [1:0] sample_i_fu_1645_p1;
wire  signed [1:0] sample_i_fu_1645_p3;
wire   [1:0] sample_i_fu_1645_p5;
wire   [1:0] sample_i_fu_1645_p7;
wire  signed [1:0] sample_i_13_fu_1672_p1;
wire   [1:0] sample_i_13_fu_1672_p3;
wire   [1:0] sample_i_13_fu_1672_p5;
wire  signed [1:0] sample_i_13_fu_1672_p7;
wire   [1:0] sample_q_9_fu_1695_p1;
wire  signed [1:0] sample_q_9_fu_1695_p3;
wire  signed [1:0] sample_q_9_fu_1695_p5;
wire   [1:0] sample_q_9_fu_1695_p7;
wire  signed [1:0] sample_q_fu_1718_p1;
wire  signed [1:0] sample_q_fu_1718_p3;
wire   [1:0] sample_q_fu_1718_p5;
wire   [1:0] sample_q_fu_1718_p7;
wire  signed [1:0] sample_q_13_fu_1745_p1;
wire   [1:0] sample_q_13_fu_1745_p3;
wire   [1:0] sample_q_13_fu_1745_p5;
wire  signed [1:0] sample_q_13_fu_1745_p7;
wire   [1:0] sample_i_16_fu_1768_p1;
wire  signed [1:0] sample_i_16_fu_1768_p3;
wire  signed [1:0] sample_i_16_fu_1768_p5;
wire   [1:0] sample_i_16_fu_1768_p7;
wire  signed [1:0] sample_i_10_fu_1791_p1;
wire  signed [1:0] sample_i_10_fu_1791_p3;
wire   [1:0] sample_i_10_fu_1791_p5;
wire   [1:0] sample_i_10_fu_1791_p7;
wire  signed [1:0] sample_i_11_fu_1818_p1;
wire   [1:0] sample_i_11_fu_1818_p3;
wire   [1:0] sample_i_11_fu_1818_p5;
wire  signed [1:0] sample_i_11_fu_1818_p7;
wire   [1:0] sample_q_16_fu_1841_p1;
wire  signed [1:0] sample_q_16_fu_1841_p3;
wire  signed [1:0] sample_q_16_fu_1841_p5;
wire   [1:0] sample_q_16_fu_1841_p7;
wire  signed [1:0] sample_q_10_fu_1864_p1;
wire  signed [1:0] sample_q_10_fu_1864_p3;
wire   [1:0] sample_q_10_fu_1864_p5;
wire   [1:0] sample_q_10_fu_1864_p7;
wire  signed [1:0] sample_q_11_fu_1891_p1;
wire   [1:0] sample_q_11_fu_1891_p3;
wire   [1:0] sample_q_11_fu_1891_p5;
wire  signed [1:0] sample_q_11_fu_1891_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 phi_urem354_fu_240 = 11'd0;
#0 phi_mul352_fu_244 = 22'd0;
#0 k_fu_248 = 11'd0;
#0 ap_done_reg = 1'b0;
end

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0),
    .d0(input_pack_i_fu_1083_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0),
    .d0(input_pack_i_fu_1083_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0),
    .d0(input_pack_i_fu_1083_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0),
    .d0(input_pack_i_fu_1083_p1),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0)
);

pfb_multichannel_decimate_pfb_Pipeline_compute_loop_decimate_pfb_stream_stream_ap_fixed_16_1_5bkb #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0),
    .ce0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0),
    .we0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0),
    .d0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0),
    .q0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0)
);

pfb_multichannel_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U34(
    .din0(mul_ln60_fu_927_p0),
    .din1(mul_ln60_fu_927_p1),
    .dout(mul_ln60_fu_927_p2)
);

pfb_multichannel_mul_12ns_14ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
mul_12ns_14ns_25_1_1_U35(
    .din0(mul_ln60_1_fu_947_p0),
    .din1(mul_ln60_1_fu_947_p1),
    .dout(mul_ln60_1_fu_947_p2)
);

pfb_multichannel_mul_12ns_14ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
mul_12ns_14ns_25_1_1_U36(
    .din0(mul_ln60_2_fu_971_p0),
    .din1(mul_ln60_2_fu_971_p1),
    .dout(mul_ln60_2_fu_971_p2)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U37(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_fu_1218_p11),
    .sel(trunc_ln31_reg_3579_pp0_iter1_reg),
    .dout(w_fu_1218_p13)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h4 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h0 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U38(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_1_fu_1245_p11),
    .sel(trunc_ln31_reg_3579_pp0_iter1_reg),
    .dout(w_1_fu_1245_p13)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h1 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U39(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_2_fu_1272_p11),
    .sel(trunc_ln31_reg_3579_pp0_iter1_reg),
    .dout(w_2_fu_1272_p13)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U40(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_1_fu_1303_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_1_fu_1303_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U41(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_2_fu_1326_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_2_fu_1326_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U42(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_q0),
    .def(sample_i_3_fu_1353_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_3_fu_1353_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U43(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_1_fu_1376_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_1_fu_1376_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U44(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_2_fu_1399_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_2_fu_1399_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U45(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_q0),
    .def(sample_q_3_fu_1426_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_3_fu_1426_p11)
);

pfb_multichannel_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h4 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h1 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h2 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U46(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_q0),
    .din4(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_q0),
    .def(w_3_fu_1449_p11),
    .sel(trunc_ln31_reg_3579_pp0_iter1_reg),
    .dout(w_3_fu_1449_p13)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U47(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_5_fu_1476_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_5_fu_1476_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U48(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_6_fu_1499_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_6_fu_1499_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U49(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_q0),
    .def(sample_i_7_fu_1526_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_7_fu_1526_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U50(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_5_fu_1549_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_5_fu_1549_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U51(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_6_fu_1572_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_6_fu_1572_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U52(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_q0),
    .def(sample_q_7_fu_1599_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_7_fu_1599_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U53(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_9_fu_1622_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_9_fu_1622_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U54(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_fu_1645_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_fu_1645_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U55(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_q0),
    .def(sample_i_13_fu_1672_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_13_fu_1672_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U56(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_9_fu_1695_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_9_fu_1695_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U57(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_fu_1718_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_fu_1718_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U58(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_q0),
    .def(sample_q_13_fu_1745_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_13_fu_1745_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U59(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_16_fu_1768_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_16_fu_1768_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U60(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_10_fu_1791_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_10_fu_1791_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U61(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_q0),
    .def(sample_i_11_fu_1818_p9),
    .sel(write_bank_idx_load),
    .dout(sample_i_11_fu_1818_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U62(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_16_fu_1841_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_16_fu_1841_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U63(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_10_fu_1864_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_10_fu_1864_p11)
);

pfb_multichannel_sparsemux_9_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_9_2_16_1_1_U64(
    .din0(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_q0),
    .din1(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_q0),
    .din2(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_q0),
    .din3(decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_q0),
    .def(sample_q_11_fu_1891_p9),
    .sel(write_bank_idx_load),
    .dout(sample_q_11_fu_1891_p11)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U65(
    .din0(mul_ln62_fu_1947_p0),
    .din1(input_pack_i_reg_3602_pp0_iter3_reg),
    .dout(mul_ln62_fu_1947_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U66(
    .din0(mul_ln63_fu_1956_p0),
    .din1(input_pack_q_reg_3607_pp0_iter3_reg),
    .dout(mul_ln63_fu_1956_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U67(
    .din0(mul_ln62_4_fu_1973_p0),
    .din1(sample_i_8_reg_3612_pp0_iter3_reg),
    .dout(mul_ln62_4_fu_1973_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U68(
    .din0(mul_ln63_4_fu_1982_p0),
    .din1(sample_q_8_reg_3617_pp0_iter3_reg),
    .dout(mul_ln63_4_fu_1982_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U69(
    .din0(mul_ln62_8_fu_1999_p0),
    .din1(sample_i_12_reg_3622_pp0_iter3_reg),
    .dout(mul_ln62_8_fu_1999_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U70(
    .din0(mul_ln63_8_fu_2008_p0),
    .din1(sample_q_12_reg_3627_pp0_iter3_reg),
    .dout(mul_ln63_8_fu_2008_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U71(
    .din0(mul_ln62_12_fu_2025_p0),
    .din1(sample_i_14_reg_3632_pp0_iter3_reg),
    .dout(mul_ln62_12_fu_2025_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U72(
    .din0(mul_ln63_12_fu_2034_p0),
    .din1(sample_q_14_reg_3637_pp0_iter3_reg),
    .dout(mul_ln63_12_fu_2034_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U73(
    .din0(mul_ln62_3_fu_2054_p0),
    .din1(sample_i_3_reg_3934_pp0_iter4_reg),
    .dout(mul_ln62_3_fu_2054_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U74(
    .din0(mul_ln63_3_fu_2063_p0),
    .din1(sample_q_3_reg_3949_pp0_iter4_reg),
    .dout(mul_ln63_3_fu_2063_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U75(
    .din0(sample_i_7_reg_3969_pp0_iter4_reg),
    .din1(mul_ln62_7_fu_2072_p1),
    .dout(mul_ln62_7_fu_2072_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U76(
    .din0(sample_q_7_reg_3984_pp0_iter4_reg),
    .din1(mul_ln63_7_fu_2081_p1),
    .dout(mul_ln63_7_fu_2081_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U77(
    .din0(sample_i_13_reg_3999_pp0_iter4_reg),
    .din1(mul_ln62_11_fu_2090_p1),
    .dout(mul_ln62_11_fu_2090_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U78(
    .din0(sample_q_13_reg_4014_pp0_iter4_reg),
    .din1(mul_ln63_11_fu_2099_p1),
    .dout(mul_ln63_11_fu_2099_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U79(
    .din0(sample_i_11_reg_4029_pp0_iter4_reg),
    .din1(mul_ln62_15_fu_2108_p1),
    .dout(mul_ln62_15_fu_2108_p2)
);

pfb_multichannel_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U80(
    .din0(sample_q_11_reg_4044_pp0_iter4_reg),
    .din1(mul_ln63_15_fu_2117_p1),
    .dout(mul_ln63_15_fu_2117_p2)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_2_fu_1326_p11),
    .din1(grp_fu_3384_p1),
    .din2(mul_ln62_fu_1947_p2),
    .ce(grp_fu_3384_ce),
    .dout(grp_fu_3384_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_2_fu_1399_p11),
    .din1(grp_fu_3392_p1),
    .din2(mul_ln63_fu_1956_p2),
    .ce(grp_fu_3392_ce),
    .dout(grp_fu_3392_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_6_fu_1499_p11),
    .din1(grp_fu_3400_p1),
    .din2(mul_ln62_4_fu_1973_p2),
    .ce(grp_fu_3400_ce),
    .dout(grp_fu_3400_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_6_fu_1572_p11),
    .din1(grp_fu_3408_p1),
    .din2(mul_ln63_4_fu_1982_p2),
    .ce(grp_fu_3408_ce),
    .dout(grp_fu_3408_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_fu_1645_p11),
    .din1(grp_fu_3416_p1),
    .din2(mul_ln62_8_fu_1999_p2),
    .ce(grp_fu_3416_ce),
    .dout(grp_fu_3416_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_fu_1718_p11),
    .din1(grp_fu_3424_p1),
    .din2(mul_ln63_8_fu_2008_p2),
    .ce(grp_fu_3424_ce),
    .dout(grp_fu_3424_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_10_fu_1791_p11),
    .din1(grp_fu_3432_p1),
    .din2(mul_ln62_12_fu_2025_p2),
    .ce(grp_fu_3432_ce),
    .dout(grp_fu_3432_p3)
);

pfb_multichannel_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_10_fu_1864_p11),
    .din1(grp_fu_3440_p1),
    .din2(mul_ln63_12_fu_2034_p2),
    .ce(grp_fu_3440_ce),
    .dout(grp_fu_3440_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_1_reg_3924),
    .din1(grp_fu_3448_p1),
    .din2(grp_fu_3384_p3),
    .ce(grp_fu_3448_ce),
    .dout(grp_fu_3448_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_1_reg_3939),
    .din1(grp_fu_3457_p1),
    .din2(grp_fu_3392_p3),
    .ce(grp_fu_3457_ce),
    .dout(grp_fu_3457_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_5_reg_3959),
    .din1(grp_fu_3466_p1),
    .din2(grp_fu_3400_p3),
    .ce(grp_fu_3466_ce),
    .dout(grp_fu_3466_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_5_reg_3974),
    .din1(grp_fu_3475_p1),
    .din2(grp_fu_3408_p3),
    .ce(grp_fu_3475_ce),
    .dout(grp_fu_3475_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_9_reg_3989),
    .din1(grp_fu_3484_p1),
    .din2(grp_fu_3416_p3),
    .ce(grp_fu_3484_ce),
    .dout(grp_fu_3484_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_9_reg_4004),
    .din1(grp_fu_3493_p1),
    .din2(grp_fu_3424_p3),
    .ce(grp_fu_3493_ce),
    .dout(grp_fu_3493_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_i_16_reg_4019),
    .din1(grp_fu_3502_p1),
    .din2(grp_fu_3432_p3),
    .ce(grp_fu_3502_ce),
    .dout(grp_fu_3502_p3)
);

pfb_multichannel_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sample_q_16_reg_4034),
    .din1(grp_fu_3511_p1),
    .din2(grp_fu_3440_p3),
    .ce(grp_fu_3511_ce),
    .dout(grp_fu_3511_p3)
);

pfb_multichannel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln31_fu_890_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_248 <= add_ln31_fu_896_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_248 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            phi_mul352_fu_244 <= 22'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            phi_mul352_fu_244 <= add_ln31_1_fu_1058_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln31_fu_890_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem354_fu_240 <= select_ln51_fu_1002_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem354_fu_240 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        input_pack_i_reg_3602 <= input_pack_i_fu_1083_p1;
        input_pack_q_reg_3607 <= {{stream_read_to_compute_dout[31:16]}};
        k_1_reg_3570 <= ap_sig_allocacmp_k_1;
        sample_i_12_reg_3622 <= {{stream_read_to_compute_dout[79:64]}};
        sample_i_14_reg_3632 <= {{stream_read_to_compute_dout[111:96]}};
        sample_i_8_reg_3612 <= {{stream_read_to_compute_dout[47:32]}};
        sample_q_12_reg_3627 <= {{stream_read_to_compute_dout[95:80]}};
        sample_q_14_reg_3637 <= {{stream_read_to_compute_dout[127:112]}};
        sample_q_8_reg_3617 <= {{stream_read_to_compute_dout[63:48]}};
        tmp_14_reg_3587 <= {{mul_ln60_fu_927_p2[22:14]}};
        tmp_23_reg_3592 <= {{mul_ln60_1_fu_947_p2[24:15]}};
        tmp_reg_3597 <= {{mul_ln60_2_fu_971_p2[24:15]}};
        trunc_ln31_reg_3579 <= trunc_ln31_fu_919_p1;
        trunc_ln31_reg_3579_pp0_iter1_reg <= trunc_ln31_reg_3579;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        input_pack_i_reg_3602_pp0_iter2_reg <= input_pack_i_reg_3602;
        input_pack_i_reg_3602_pp0_iter3_reg <= input_pack_i_reg_3602_pp0_iter2_reg;
        input_pack_q_reg_3607_pp0_iter2_reg <= input_pack_q_reg_3607;
        input_pack_q_reg_3607_pp0_iter3_reg <= input_pack_q_reg_3607_pp0_iter2_reg;
        mul_ln62_11_reg_4191 <= mul_ln62_11_fu_2090_p2;
        mul_ln62_15_reg_4211 <= mul_ln62_15_fu_2108_p2;
        mul_ln62_3_reg_4151 <= mul_ln62_3_fu_2054_p2;
        mul_ln62_7_reg_4171 <= mul_ln62_7_fu_2072_p2;
        mul_ln63_11_reg_4196 <= mul_ln63_11_fu_2099_p2;
        mul_ln63_15_reg_4216 <= mul_ln63_15_fu_2117_p2;
        mul_ln63_3_reg_4156 <= mul_ln63_3_fu_2063_p2;
        mul_ln63_7_reg_4176 <= mul_ln63_7_fu_2081_p2;
        result_pack_i_1_reg_4231 <= result_pack_i_1_fu_2611_p3;
        result_pack_i_2_reg_4241 <= result_pack_i_2_fu_2923_p3;
        result_pack_i_3_reg_4251 <= result_pack_i_3_fu_3235_p3;
        result_pack_i_reg_4221 <= result_pack_i_fu_2299_p3;
        result_pack_q_1_reg_4236 <= result_pack_q_1_fu_2739_p3;
        result_pack_q_2_reg_4246 <= result_pack_q_2_fu_3051_p3;
        result_pack_q_3_reg_4256 <= result_pack_q_3_fu_3363_p3;
        result_pack_q_reg_4226 <= result_pack_q_fu_2427_p3;
        sample_i_11_reg_4029 <= sample_i_11_fu_1818_p11;
        sample_i_11_reg_4029_pp0_iter3_reg <= sample_i_11_reg_4029;
        sample_i_11_reg_4029_pp0_iter4_reg <= sample_i_11_reg_4029_pp0_iter3_reg;
        sample_i_12_reg_3622_pp0_iter2_reg <= sample_i_12_reg_3622;
        sample_i_12_reg_3622_pp0_iter3_reg <= sample_i_12_reg_3622_pp0_iter2_reg;
        sample_i_13_reg_3999 <= sample_i_13_fu_1672_p11;
        sample_i_13_reg_3999_pp0_iter3_reg <= sample_i_13_reg_3999;
        sample_i_13_reg_3999_pp0_iter4_reg <= sample_i_13_reg_3999_pp0_iter3_reg;
        sample_i_14_reg_3632_pp0_iter2_reg <= sample_i_14_reg_3632;
        sample_i_14_reg_3632_pp0_iter3_reg <= sample_i_14_reg_3632_pp0_iter2_reg;
        sample_i_16_reg_4019 <= sample_i_16_fu_1768_p11;
        sample_i_1_reg_3924 <= sample_i_1_fu_1303_p11;
        sample_i_3_reg_3934 <= sample_i_3_fu_1353_p11;
        sample_i_3_reg_3934_pp0_iter3_reg <= sample_i_3_reg_3934;
        sample_i_3_reg_3934_pp0_iter4_reg <= sample_i_3_reg_3934_pp0_iter3_reg;
        sample_i_5_reg_3959 <= sample_i_5_fu_1476_p11;
        sample_i_7_reg_3969 <= sample_i_7_fu_1526_p11;
        sample_i_7_reg_3969_pp0_iter3_reg <= sample_i_7_reg_3969;
        sample_i_7_reg_3969_pp0_iter4_reg <= sample_i_7_reg_3969_pp0_iter3_reg;
        sample_i_8_reg_3612_pp0_iter2_reg <= sample_i_8_reg_3612;
        sample_i_8_reg_3612_pp0_iter3_reg <= sample_i_8_reg_3612_pp0_iter2_reg;
        sample_i_9_reg_3989 <= sample_i_9_fu_1622_p11;
        sample_q_11_reg_4044 <= sample_q_11_fu_1891_p11;
        sample_q_11_reg_4044_pp0_iter3_reg <= sample_q_11_reg_4044;
        sample_q_11_reg_4044_pp0_iter4_reg <= sample_q_11_reg_4044_pp0_iter3_reg;
        sample_q_12_reg_3627_pp0_iter2_reg <= sample_q_12_reg_3627;
        sample_q_12_reg_3627_pp0_iter3_reg <= sample_q_12_reg_3627_pp0_iter2_reg;
        sample_q_13_reg_4014 <= sample_q_13_fu_1745_p11;
        sample_q_13_reg_4014_pp0_iter3_reg <= sample_q_13_reg_4014;
        sample_q_13_reg_4014_pp0_iter4_reg <= sample_q_13_reg_4014_pp0_iter3_reg;
        sample_q_14_reg_3637_pp0_iter2_reg <= sample_q_14_reg_3637;
        sample_q_14_reg_3637_pp0_iter3_reg <= sample_q_14_reg_3637_pp0_iter2_reg;
        sample_q_16_reg_4034 <= sample_q_16_fu_1841_p11;
        sample_q_1_reg_3939 <= sample_q_1_fu_1376_p11;
        sample_q_3_reg_3949 <= sample_q_3_fu_1426_p11;
        sample_q_3_reg_3949_pp0_iter3_reg <= sample_q_3_reg_3949;
        sample_q_3_reg_3949_pp0_iter4_reg <= sample_q_3_reg_3949_pp0_iter3_reg;
        sample_q_5_reg_3974 <= sample_q_5_fu_1549_p11;
        sample_q_7_reg_3984 <= sample_q_7_fu_1599_p11;
        sample_q_7_reg_3984_pp0_iter3_reg <= sample_q_7_reg_3984;
        sample_q_7_reg_3984_pp0_iter4_reg <= sample_q_7_reg_3984_pp0_iter3_reg;
        sample_q_8_reg_3617_pp0_iter2_reg <= sample_q_8_reg_3617;
        sample_q_8_reg_3617_pp0_iter3_reg <= sample_q_8_reg_3617_pp0_iter2_reg;
        sample_q_9_reg_4004 <= sample_q_9_fu_1695_p11;
        w_1_reg_3907 <= w_1_fu_1245_p13;
        w_3_reg_3954 <= w_3_fu_1449_p13;
        w_3_reg_3954_pp0_iter3_reg <= w_3_reg_3954;
        w_3_reg_3954_pp0_iter4_reg <= w_3_reg_3954_pp0_iter3_reg;
        w_reg_3902 <= w_fu_1218_p13;
        w_reg_3902_pp0_iter3_reg <= w_reg_3902;
    end
end

always @ (*) begin
    if (((icmp_ln31_fu_890_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_248;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem354_load = 11'd0;
    end else begin
        ap_sig_allocacmp_phi_urem354_load = phi_urem354_fu_240;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem354_load_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_phi_urem354_load_1 = phi_urem354_fu_240;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd1) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd2) | (write_bank_idx_load_read_reg_3542 == 2'd3)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_bank_idx_load_read_reg_3542 == 2'd0) | ((write_bank_idx_load_read_reg_3542 == 2'd1) | (write_bank_idx_load_read_reg_3542 == 2'd2)))))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (write_bank_idx_load_read_reg_3542 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((trunc_ln31_reg_3579 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln60_2_fu_1205_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln60_1_fu_1197_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln60_fu_1189_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = zext_ln31_1_fu_1074_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((trunc_ln31_reg_3579 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln60_2_fu_1205_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln60_1_fu_1197_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln60_fu_1189_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = zext_ln31_1_fu_1074_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((trunc_ln31_reg_3579 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln60_2_fu_1205_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln60_1_fu_1197_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln60_fu_1189_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = zext_ln31_1_fu_1074_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((trunc_ln31_reg_3579 == 3'd3)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln60_2_fu_1205_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln60_1_fu_1197_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln60_fu_1189_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = zext_ln31_1_fu_1074_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((trunc_ln31_reg_3579 == 3'd2)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln60_2_fu_1205_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd1)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln60_1_fu_1197_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd0)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln60_fu_1189_p1;
        end else if ((trunc_ln31_reg_3579 == 3'd4)) begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = zext_ln31_1_fu_1074_p1;
        end else begin
            decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = 'bx;
        end
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln31_reg_3579 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 = 1'b1;
    end else begin
        decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3384_ce = 1'b1;
    end else begin
        grp_fu_3384_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3392_ce = 1'b1;
    end else begin
        grp_fu_3392_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3400_ce = 1'b1;
    end else begin
        grp_fu_3400_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3408_ce = 1'b1;
    end else begin
        grp_fu_3408_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3416_ce = 1'b1;
    end else begin
        grp_fu_3416_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3424_ce = 1'b1;
    end else begin
        grp_fu_3424_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3432_ce = 1'b1;
    end else begin
        grp_fu_3432_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3440_ce = 1'b1;
    end else begin
        grp_fu_3440_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3448_ce = 1'b1;
    end else begin
        grp_fu_3448_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3457_ce = 1'b1;
    end else begin
        grp_fu_3457_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3466_ce = 1'b1;
    end else begin
        grp_fu_3466_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3475_ce = 1'b1;
    end else begin
        grp_fu_3475_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3484_ce = 1'b1;
    end else begin
        grp_fu_3484_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3493_ce = 1'b1;
    end else begin
        grp_fu_3493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3502_ce = 1'b1;
    end else begin
        grp_fu_3502_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3511_ce = 1'b1;
    end else begin
        grp_fu_3511_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        stream_compute_to_fft_blk_n = stream_compute_to_fft_full_n;
    end else begin
        stream_compute_to_fft_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        stream_compute_to_fft_write = 1'b1;
    end else begin
        stream_compute_to_fft_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stream_read_to_compute_blk_n = stream_read_to_compute_empty_n;
    end else begin
        stream_read_to_compute_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stream_read_to_compute_read = 1'b1;
    end else begin
        stream_read_to_compute_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_i_1_fu_2123_p3 = {{grp_fu_3448_p3}, {6'd0}};

assign acc_i_2_fu_2435_p3 = {{grp_fu_3466_p3}, {6'd0}};

assign acc_i_3_fu_2468_p2 = ($signed(sext_ln62_18_fu_2442_p1) + $signed(sext_ln62_23_fu_2464_p1));

assign acc_i_4_fu_2747_p3 = {{grp_fu_3484_p3}, {6'd0}};

assign acc_i_5_fu_2780_p2 = ($signed(sext_ln62_24_fu_2754_p1) + $signed(sext_ln62_25_fu_2776_p1));

assign acc_i_6_fu_3059_p3 = {{grp_fu_3502_p3}, {6'd0}};

assign acc_i_7_fu_3092_p2 = ($signed(sext_ln62_26_fu_3066_p1) + $signed(sext_ln62_27_fu_3088_p1));

assign acc_i_fu_2156_p2 = ($signed(sext_ln62_8_fu_2130_p1) + $signed(sext_ln62_13_fu_2152_p1));

assign acc_q_1_fu_2134_p3 = {{grp_fu_3457_p3}, {6'd0}};

assign acc_q_2_fu_2446_p3 = {{grp_fu_3475_p3}, {6'd0}};

assign acc_q_3_fu_2485_p2 = ($signed(sext_ln63_14_fu_2453_p1) + $signed(sext_ln63_19_fu_2481_p1));

assign acc_q_4_fu_2758_p3 = {{grp_fu_3493_p3}, {6'd0}};

assign acc_q_5_fu_2797_p2 = ($signed(sext_ln63_20_fu_2765_p1) + $signed(sext_ln63_21_fu_2793_p1));

assign acc_q_6_fu_3070_p3 = {{grp_fu_3511_p3}, {6'd0}};

assign acc_q_7_fu_3109_p2 = ($signed(sext_ln63_22_fu_3077_p1) + $signed(sext_ln63_23_fu_3105_p1));

assign acc_q_fu_2173_p2 = ($signed(sext_ln63_4_fu_2141_p1) + $signed(sext_ln63_9_fu_2169_p1));

assign add_ln31_1_fu_1058_p2 = (phi_mul352_fu_244 + 22'd3277);

assign add_ln31_fu_896_p2 = (ap_sig_allocacmp_k_1 + 11'd1);

assign add_ln51_fu_990_p2 = (ap_sig_allocacmp_phi_urem354_load_1 + 11'd1);

assign and_ln66_1_fu_2279_p2 = (tmp_24_fu_2179_p3 & or_ln66_2_fu_2273_p2);

assign and_ln66_2_fu_2545_p2 = (xor_ln66_2_fu_2539_p2 & or_ln66_4_fu_2533_p2);

assign and_ln66_3_fu_2591_p2 = (tmp_28_fu_2491_p3 & or_ln66_6_fu_2585_p2);

assign and_ln66_4_fu_2857_p2 = (xor_ln66_4_fu_2851_p2 & or_ln66_8_fu_2845_p2);

assign and_ln66_5_fu_2903_p2 = (tmp_32_fu_2803_p3 & or_ln66_10_fu_2897_p2);

assign and_ln66_6_fu_3169_p2 = (xor_ln66_6_fu_3163_p2 & or_ln66_12_fu_3157_p2);

assign and_ln66_7_fu_3215_p2 = (tmp_36_fu_3115_p3 & or_ln66_14_fu_3209_p2);

assign and_ln66_fu_2233_p2 = (xor_ln66_fu_2227_p2 & or_ln66_fu_2221_p2);

assign and_ln67_1_fu_2407_p2 = (tmp_26_fu_2307_p3 & or_ln67_2_fu_2401_p2);

assign and_ln67_2_fu_2673_p2 = (xor_ln67_2_fu_2667_p2 & or_ln67_4_fu_2661_p2);

assign and_ln67_3_fu_2719_p2 = (tmp_30_fu_2619_p3 & or_ln67_6_fu_2713_p2);

assign and_ln67_4_fu_2985_p2 = (xor_ln67_4_fu_2979_p2 & or_ln67_8_fu_2973_p2);

assign and_ln67_5_fu_3031_p2 = (tmp_34_fu_2931_p3 & or_ln67_10_fu_3025_p2);

assign and_ln67_6_fu_3297_p2 = (xor_ln67_6_fu_3291_p2 & or_ln67_12_fu_3285_p2);

assign and_ln67_7_fu_3343_p2 = (tmp_38_fu_3243_p3 & or_ln67_14_fu_3337_p2);

assign and_ln67_fu_2361_p2 = (xor_ln67_fu_2355_p2 & or_ln67_fu_2349_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (stream_read_to_compute_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = (stream_compute_to_fft_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_379 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_d0 = {{stream_read_to_compute_dout[63:48]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_d0 = {{stream_read_to_compute_dout[31:16]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_d0 = {{stream_read_to_compute_dout[111:96]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_d0 = {{stream_read_to_compute_dout[79:64]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_d0 = {{stream_read_to_compute_dout[47:32]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_d0 = {{stream_read_to_compute_dout[127:112]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_address0 = zext_ln31_fu_1023_p1;

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_d0 = {{stream_read_to_compute_dout[95:80]}};

assign decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_address0 = zext_ln31_fu_1023_p1;

assign grp_fu_3384_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3392_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3400_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3408_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3416_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3424_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3432_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3440_p1 = sext_ln62_3_fu_1299_p1;

assign grp_fu_3448_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3457_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3466_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3475_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3484_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3493_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3502_p1 = sext_ln62_2_fu_1914_p1;

assign grp_fu_3511_p1 = sext_ln62_2_fu_1914_p1;

assign icmp_ln31_fu_890_p2 = ((ap_sig_allocacmp_k_1 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_996_p2 = ((add_ln51_fu_990_p2 < 11'd5) ? 1'b1 : 1'b0);

assign icmp_ln66_10_fu_3181_p2 = ((tmp_16_fu_3141_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln66_11_fu_3197_p2 = ((tmp_13_fu_3187_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_1_fu_2245_p2 = ((tmp_s_fu_2205_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln66_2_fu_2261_p2 = ((tmp_2_fu_2251_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_3_fu_2527_p2 = ((tmp_5_fu_2517_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_4_fu_2557_p2 = ((tmp_5_fu_2517_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln66_5_fu_2573_p2 = ((tmp_6_fu_2563_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_6_fu_2839_p2 = ((tmp_9_fu_2829_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_7_fu_2869_p2 = ((tmp_9_fu_2829_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln66_8_fu_2885_p2 = ((tmp_1_fu_2875_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_9_fu_3151_p2 = ((tmp_16_fu_3141_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_2215_p2 = ((tmp_s_fu_2205_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_10_fu_3309_p2 = ((tmp_17_fu_3269_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln67_11_fu_3325_p2 = ((tmp_15_fu_3315_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_1_fu_2373_p2 = ((tmp_3_fu_2333_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln67_2_fu_2389_p2 = ((tmp_4_fu_2379_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_3_fu_2655_p2 = ((tmp_7_fu_2645_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_4_fu_2685_p2 = ((tmp_7_fu_2645_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln67_5_fu_2701_p2 = ((tmp_8_fu_2691_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_6_fu_2967_p2 = ((tmp_10_fu_2957_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_7_fu_2997_p2 = ((tmp_10_fu_2957_p4 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln67_8_fu_3013_p2 = ((tmp_11_fu_3003_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_9_fu_3279_p2 = ((tmp_17_fu_3269_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_2343_p2 = ((tmp_3_fu_2333_p4 != 3'd0) ? 1'b1 : 1'b0);

assign input_pack_i_fu_1083_p1 = stream_read_to_compute_dout[15:0];

assign mul_ln60_1_fu_947_p0 = mul_ln60_1_fu_947_p00;

assign mul_ln60_1_fu_947_p00 = zext_ln60_4_cast_fu_911_p3;

assign mul_ln60_1_fu_947_p1 = 25'd6554;

assign mul_ln60_2_fu_971_p0 = mul_ln60_2_fu_971_p00;

assign mul_ln60_2_fu_971_p00 = $unsigned(sext_ln60_fu_963_p1);

assign mul_ln60_2_fu_971_p1 = 25'd6554;

assign mul_ln60_fu_927_p0 = mul_ln60_fu_927_p00;

assign mul_ln60_fu_927_p00 = $unsigned(xor_ln31_fu_905_p2);

assign mul_ln60_fu_927_p1 = 23'd3277;

assign mul_ln62_11_fu_2090_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln62_12_fu_2025_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln62_15_fu_2108_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln62_3_fu_2054_p0 = sext_ln62_7_fu_2051_p1;

assign mul_ln62_4_fu_1973_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln62_7_fu_2072_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln62_8_fu_1999_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln62_fu_1947_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln63_11_fu_2099_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln63_12_fu_2034_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln63_15_fu_2117_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln63_3_fu_2063_p0 = sext_ln62_7_fu_2051_p1;

assign mul_ln63_4_fu_1982_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln63_7_fu_2081_p1 = sext_ln62_7_fu_2051_p1;

assign mul_ln63_8_fu_2008_p0 = sext_ln62_1_fu_1944_p1;

assign mul_ln63_fu_1956_p0 = sext_ln62_1_fu_1944_p1;

assign or_ln66_10_fu_2897_p2 = (or_ln66_9_fu_2891_p2 | icmp_ln66_7_fu_2869_p2);

assign or_ln66_11_fu_2917_p2 = (and_ln66_5_fu_2903_p2 | and_ln66_4_fu_2857_p2);

assign or_ln66_12_fu_3157_p2 = (tmp_37_fu_3133_p3 | icmp_ln66_9_fu_3151_p2);

assign or_ln66_13_fu_3203_p2 = (xor_ln66_7_fu_3175_p2 | icmp_ln66_11_fu_3197_p2);

assign or_ln66_14_fu_3209_p2 = (or_ln66_13_fu_3203_p2 | icmp_ln66_10_fu_3181_p2);

assign or_ln66_15_fu_3229_p2 = (and_ln66_7_fu_3215_p2 | and_ln66_6_fu_3169_p2);

assign or_ln66_1_fu_2267_p2 = (xor_ln66_1_fu_2239_p2 | icmp_ln66_2_fu_2261_p2);

assign or_ln66_2_fu_2273_p2 = (or_ln66_1_fu_2267_p2 | icmp_ln66_1_fu_2245_p2);

assign or_ln66_3_fu_2293_p2 = (and_ln66_fu_2233_p2 | and_ln66_1_fu_2279_p2);

assign or_ln66_4_fu_2533_p2 = (tmp_29_fu_2509_p3 | icmp_ln66_3_fu_2527_p2);

assign or_ln66_5_fu_2579_p2 = (xor_ln66_3_fu_2551_p2 | icmp_ln66_5_fu_2573_p2);

assign or_ln66_6_fu_2585_p2 = (or_ln66_5_fu_2579_p2 | icmp_ln66_4_fu_2557_p2);

assign or_ln66_7_fu_2605_p2 = (and_ln66_3_fu_2591_p2 | and_ln66_2_fu_2545_p2);

assign or_ln66_8_fu_2845_p2 = (tmp_33_fu_2821_p3 | icmp_ln66_6_fu_2839_p2);

assign or_ln66_9_fu_2891_p2 = (xor_ln66_5_fu_2863_p2 | icmp_ln66_8_fu_2885_p2);

assign or_ln66_fu_2221_p2 = (tmp_25_fu_2197_p3 | icmp_ln66_fu_2215_p2);

assign or_ln67_10_fu_3025_p2 = (or_ln67_9_fu_3019_p2 | icmp_ln67_7_fu_2997_p2);

assign or_ln67_11_fu_3045_p2 = (and_ln67_5_fu_3031_p2 | and_ln67_4_fu_2985_p2);

assign or_ln67_12_fu_3285_p2 = (tmp_39_fu_3261_p3 | icmp_ln67_9_fu_3279_p2);

assign or_ln67_13_fu_3331_p2 = (xor_ln67_7_fu_3303_p2 | icmp_ln67_11_fu_3325_p2);

assign or_ln67_14_fu_3337_p2 = (or_ln67_13_fu_3331_p2 | icmp_ln67_10_fu_3309_p2);

assign or_ln67_15_fu_3357_p2 = (and_ln67_7_fu_3343_p2 | and_ln67_6_fu_3297_p2);

assign or_ln67_1_fu_2395_p2 = (xor_ln67_1_fu_2367_p2 | icmp_ln67_2_fu_2389_p2);

assign or_ln67_2_fu_2401_p2 = (or_ln67_1_fu_2395_p2 | icmp_ln67_1_fu_2373_p2);

assign or_ln67_3_fu_2421_p2 = (and_ln67_fu_2361_p2 | and_ln67_1_fu_2407_p2);

assign or_ln67_4_fu_2661_p2 = (tmp_31_fu_2637_p3 | icmp_ln67_3_fu_2655_p2);

assign or_ln67_5_fu_2707_p2 = (xor_ln67_3_fu_2679_p2 | icmp_ln67_5_fu_2701_p2);

assign or_ln67_6_fu_2713_p2 = (or_ln67_5_fu_2707_p2 | icmp_ln67_4_fu_2685_p2);

assign or_ln67_7_fu_2733_p2 = (and_ln67_3_fu_2719_p2 | and_ln67_2_fu_2673_p2);

assign or_ln67_8_fu_2973_p2 = (tmp_35_fu_2949_p3 | icmp_ln67_6_fu_2967_p2);

assign or_ln67_9_fu_3019_p2 = (xor_ln67_5_fu_2991_p2 | icmp_ln67_8_fu_3013_p2);

assign or_ln67_fu_2349_p2 = (tmp_27_fu_2325_p3 | icmp_ln67_fu_2343_p2);

assign result_pack_i_1_fu_2611_p3 = ((or_ln66_7_fu_2605_p2[0:0] == 1'b1) ? select_ln66_2_fu_2597_p3 : trunc_ln66_1_fu_2499_p4);

assign result_pack_i_2_fu_2923_p3 = ((or_ln66_11_fu_2917_p2[0:0] == 1'b1) ? select_ln66_4_fu_2909_p3 : trunc_ln66_2_fu_2811_p4);

assign result_pack_i_3_fu_3235_p3 = ((or_ln66_15_fu_3229_p2[0:0] == 1'b1) ? select_ln66_6_fu_3221_p3 : trunc_ln66_3_fu_3123_p4);

assign result_pack_i_fu_2299_p3 = ((or_ln66_3_fu_2293_p2[0:0] == 1'b1) ? select_ln66_fu_2285_p3 : trunc_ln2_fu_2187_p4);

assign result_pack_q_1_fu_2739_p3 = ((or_ln67_7_fu_2733_p2[0:0] == 1'b1) ? select_ln67_2_fu_2725_p3 : trunc_ln67_1_fu_2627_p4);

assign result_pack_q_2_fu_3051_p3 = ((or_ln67_11_fu_3045_p2[0:0] == 1'b1) ? select_ln67_4_fu_3037_p3 : trunc_ln67_2_fu_2939_p4);

assign result_pack_q_3_fu_3363_p3 = ((or_ln67_15_fu_3357_p2[0:0] == 1'b1) ? select_ln67_6_fu_3349_p3 : trunc_ln67_3_fu_3251_p4);

assign result_pack_q_fu_2427_p3 = ((or_ln67_3_fu_2421_p2[0:0] == 1'b1) ? select_ln67_fu_2413_p3 : trunc_ln3_fu_2315_p4);

assign sample_i_10_fu_1791_p9 = 'bx;

assign sample_i_11_fu_1818_p9 = 'bx;

assign sample_i_13_fu_1672_p9 = 'bx;

assign sample_i_16_fu_1768_p9 = 'bx;

assign sample_i_1_fu_1303_p9 = 'bx;

assign sample_i_2_fu_1326_p9 = 'bx;

assign sample_i_3_fu_1353_p9 = 'bx;

assign sample_i_5_fu_1476_p9 = 'bx;

assign sample_i_6_fu_1499_p9 = 'bx;

assign sample_i_7_fu_1526_p9 = 'bx;

assign sample_i_9_fu_1622_p9 = 'bx;

assign sample_i_fu_1645_p9 = 'bx;

assign sample_q_10_fu_1864_p9 = 'bx;

assign sample_q_11_fu_1891_p9 = 'bx;

assign sample_q_13_fu_1745_p9 = 'bx;

assign sample_q_16_fu_1841_p9 = 'bx;

assign sample_q_1_fu_1376_p9 = 'bx;

assign sample_q_2_fu_1399_p9 = 'bx;

assign sample_q_3_fu_1426_p9 = 'bx;

assign sample_q_5_fu_1549_p9 = 'bx;

assign sample_q_6_fu_1572_p9 = 'bx;

assign sample_q_7_fu_1599_p9 = 'bx;

assign sample_q_9_fu_1695_p9 = 'bx;

assign sample_q_fu_1718_p9 = 'bx;

assign select_ln51_fu_1002_p3 = ((icmp_ln51_fu_996_p2[0:0] == 1'b1) ? add_ln51_fu_990_p2 : 11'd0);

assign select_ln66_2_fu_2597_p3 = ((and_ln66_2_fu_2545_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln66_4_fu_2909_p3 = ((and_ln66_4_fu_2857_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln66_6_fu_3221_p3 = ((and_ln66_6_fu_3169_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln66_fu_2285_p3 = ((and_ln66_fu_2233_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln67_2_fu_2725_p3 = ((and_ln67_2_fu_2673_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln67_4_fu_3037_p3 = ((and_ln67_4_fu_2985_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln67_6_fu_3349_p3 = ((and_ln67_6_fu_3297_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln67_fu_2413_p3 = ((and_ln67_fu_2361_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign sext_ln60_fu_963_p1 = xor_ln31_fu_905_p2;

assign sext_ln62_13_fu_2152_p1 = $signed(shl_ln62_1_fu_2145_p3);

assign sext_ln62_18_fu_2442_p1 = $signed(acc_i_2_fu_2435_p3);

assign sext_ln62_1_fu_1944_p1 = $signed(w_reg_3902_pp0_iter3_reg);

assign sext_ln62_23_fu_2464_p1 = $signed(shl_ln62_3_fu_2457_p3);

assign sext_ln62_24_fu_2754_p1 = $signed(acc_i_4_fu_2747_p3);

assign sext_ln62_25_fu_2776_p1 = $signed(shl_ln62_5_fu_2769_p3);

assign sext_ln62_26_fu_3066_p1 = $signed(acc_i_6_fu_3059_p3);

assign sext_ln62_27_fu_3088_p1 = $signed(shl_ln62_7_fu_3081_p3);

assign sext_ln62_2_fu_1914_p1 = $signed(w_1_reg_3907);

assign sext_ln62_3_fu_1299_p1 = $signed(w_2_fu_1272_p13);

assign sext_ln62_7_fu_2051_p1 = $signed(w_3_reg_3954_pp0_iter4_reg);

assign sext_ln62_8_fu_2130_p1 = $signed(acc_i_1_fu_2123_p3);

assign sext_ln63_14_fu_2453_p1 = $signed(acc_q_2_fu_2446_p3);

assign sext_ln63_19_fu_2481_p1 = $signed(shl_ln63_3_fu_2474_p3);

assign sext_ln63_20_fu_2765_p1 = $signed(acc_q_4_fu_2758_p3);

assign sext_ln63_21_fu_2793_p1 = $signed(shl_ln63_5_fu_2786_p3);

assign sext_ln63_22_fu_3077_p1 = $signed(acc_q_6_fu_3070_p3);

assign sext_ln63_23_fu_3105_p1 = $signed(shl_ln63_7_fu_3098_p3);

assign sext_ln63_4_fu_2141_p1 = $signed(acc_q_1_fu_2134_p3);

assign sext_ln63_9_fu_2169_p1 = $signed(shl_ln63_1_fu_2162_p3);

assign shl_ln62_1_fu_2145_p3 = {{mul_ln62_3_reg_4151}, {6'd0}};

assign shl_ln62_3_fu_2457_p3 = {{mul_ln62_7_reg_4171}, {6'd0}};

assign shl_ln62_5_fu_2769_p3 = {{mul_ln62_11_reg_4191}, {6'd0}};

assign shl_ln62_7_fu_3081_p3 = {{mul_ln62_15_reg_4211}, {6'd0}};

assign shl_ln63_1_fu_2162_p3 = {{mul_ln63_3_reg_4156}, {6'd0}};

assign shl_ln63_3_fu_2474_p3 = {{mul_ln63_7_reg_4176}, {6'd0}};

assign shl_ln63_5_fu_2786_p3 = {{mul_ln63_11_reg_4196}, {6'd0}};

assign shl_ln63_7_fu_3098_p3 = {{mul_ln63_15_reg_4216}, {6'd0}};

assign stream_compute_to_fft_din = {{{{{{{{result_pack_q_3_reg_4256}, {result_pack_i_3_reg_4251}}, {result_pack_q_2_reg_4246}}, {result_pack_i_2_reg_4241}}, {result_pack_q_1_reg_4236}}, {result_pack_i_1_reg_4231}}, {result_pack_q_reg_4226}}, {result_pack_i_reg_4221}};

assign tmp_10_fu_2957_p4 = {{acc_q_5_fu_2797_p2[39:37]}};

assign tmp_11_fu_3003_p4 = {{acc_q_5_fu_2797_p2[35:21]}};

assign tmp_12_fu_1064_p4 = {{phi_mul352_fu_244[21:14]}};

assign tmp_13_fu_3187_p4 = {{acc_i_7_fu_3092_p2[35:21]}};

assign tmp_15_fu_3315_p4 = {{acc_q_7_fu_3109_p2[35:21]}};

assign tmp_16_fu_3141_p4 = {{acc_i_7_fu_3092_p2[39:37]}};

assign tmp_17_fu_3269_p4 = {{acc_q_7_fu_3109_p2[39:37]}};

assign tmp_1_fu_2875_p4 = {{acc_i_5_fu_2780_p2[35:21]}};

assign tmp_24_fu_2179_p3 = acc_i_fu_2156_p2[32'd39];

assign tmp_25_fu_2197_p3 = acc_i_fu_2156_p2[32'd36];

assign tmp_26_fu_2307_p3 = acc_q_fu_2173_p2[32'd39];

assign tmp_27_fu_2325_p3 = acc_q_fu_2173_p2[32'd36];

assign tmp_28_fu_2491_p3 = acc_i_3_fu_2468_p2[32'd39];

assign tmp_29_fu_2509_p3 = acc_i_3_fu_2468_p2[32'd36];

assign tmp_2_fu_2251_p4 = {{acc_i_fu_2156_p2[35:21]}};

assign tmp_30_fu_2619_p3 = acc_q_3_fu_2485_p2[32'd39];

assign tmp_31_fu_2637_p3 = acc_q_3_fu_2485_p2[32'd36];

assign tmp_32_fu_2803_p3 = acc_i_5_fu_2780_p2[32'd39];

assign tmp_33_fu_2821_p3 = acc_i_5_fu_2780_p2[32'd36];

assign tmp_34_fu_2931_p3 = acc_q_5_fu_2797_p2[32'd39];

assign tmp_35_fu_2949_p3 = acc_q_5_fu_2797_p2[32'd36];

assign tmp_36_fu_3115_p3 = acc_i_7_fu_3092_p2[32'd39];

assign tmp_37_fu_3133_p3 = acc_i_7_fu_3092_p2[32'd36];

assign tmp_38_fu_3243_p3 = acc_q_7_fu_3109_p2[32'd39];

assign tmp_39_fu_3261_p3 = acc_q_7_fu_3109_p2[32'd36];

assign tmp_3_fu_2333_p4 = {{acc_q_fu_2173_p2[39:37]}};

assign tmp_4_fu_2379_p4 = {{acc_q_fu_2173_p2[35:21]}};

assign tmp_5_fu_2517_p4 = {{acc_i_3_fu_2468_p2[39:37]}};

assign tmp_6_fu_2563_p4 = {{acc_i_3_fu_2468_p2[35:21]}};

assign tmp_7_fu_2645_p4 = {{acc_q_3_fu_2485_p2[39:37]}};

assign tmp_8_fu_2691_p4 = {{acc_q_3_fu_2485_p2[35:21]}};

assign tmp_9_fu_2829_p4 = {{acc_i_5_fu_2780_p2[39:37]}};

assign tmp_s_fu_2205_p4 = {{acc_i_fu_2156_p2[39:37]}};

assign trunc_ln2_fu_2187_p4 = {{acc_i_fu_2156_p2[36:21]}};

assign trunc_ln31_fu_919_p1 = ap_sig_allocacmp_phi_urem354_load[2:0];

assign trunc_ln3_fu_2315_p4 = {{acc_q_fu_2173_p2[36:21]}};

assign trunc_ln66_1_fu_2499_p4 = {{acc_i_3_fu_2468_p2[36:21]}};

assign trunc_ln66_2_fu_2811_p4 = {{acc_i_5_fu_2780_p2[36:21]}};

assign trunc_ln66_3_fu_3123_p4 = {{acc_i_7_fu_3092_p2[36:21]}};

assign trunc_ln67_1_fu_2627_p4 = {{acc_q_3_fu_2485_p2[36:21]}};

assign trunc_ln67_2_fu_2939_p4 = {{acc_q_5_fu_2797_p2[36:21]}};

assign trunc_ln67_3_fu_3251_p4 = {{acc_q_7_fu_3109_p2[36:21]}};

assign w_1_fu_1245_p11 = 'bx;

assign w_2_fu_1272_p11 = 'bx;

assign w_3_fu_1449_p11 = 'bx;

assign w_fu_1218_p11 = 'bx;

assign write_bank_idx_load_read_reg_3542 = write_bank_idx_load;

assign xor_ln31_fu_905_p2 = (ap_sig_allocacmp_k_1 ^ 11'd1024);

assign xor_ln66_1_fu_2239_p2 = (tmp_25_fu_2197_p3 ^ 1'd1);

assign xor_ln66_2_fu_2539_p2 = (tmp_28_fu_2491_p3 ^ 1'd1);

assign xor_ln66_3_fu_2551_p2 = (tmp_29_fu_2509_p3 ^ 1'd1);

assign xor_ln66_4_fu_2851_p2 = (tmp_32_fu_2803_p3 ^ 1'd1);

assign xor_ln66_5_fu_2863_p2 = (tmp_33_fu_2821_p3 ^ 1'd1);

assign xor_ln66_6_fu_3163_p2 = (tmp_36_fu_3115_p3 ^ 1'd1);

assign xor_ln66_7_fu_3175_p2 = (tmp_37_fu_3133_p3 ^ 1'd1);

assign xor_ln66_fu_2227_p2 = (tmp_24_fu_2179_p3 ^ 1'd1);

assign xor_ln67_1_fu_2367_p2 = (tmp_27_fu_2325_p3 ^ 1'd1);

assign xor_ln67_2_fu_2667_p2 = (tmp_30_fu_2619_p3 ^ 1'd1);

assign xor_ln67_3_fu_2679_p2 = (tmp_31_fu_2637_p3 ^ 1'd1);

assign xor_ln67_4_fu_2979_p2 = (tmp_34_fu_2931_p3 ^ 1'd1);

assign xor_ln67_5_fu_2991_p2 = (tmp_35_fu_2949_p3 ^ 1'd1);

assign xor_ln67_6_fu_3291_p2 = (tmp_38_fu_3243_p3 ^ 1'd1);

assign xor_ln67_7_fu_3303_p2 = (tmp_39_fu_3261_p3 ^ 1'd1);

assign xor_ln67_fu_2355_p2 = (tmp_26_fu_2307_p3 ^ 1'd1);

assign zext_ln31_1_fu_1074_p1 = tmp_12_fu_1064_p4;

assign zext_ln31_fu_1023_p1 = k_1_reg_3570;

assign zext_ln60_1_fu_1197_p1 = tmp_23_reg_3592;

assign zext_ln60_2_fu_1205_p1 = tmp_reg_3597;

assign zext_ln60_4_cast_fu_911_p3 = {{1'd1}, {ap_sig_allocacmp_k_1}};

assign zext_ln60_fu_1189_p1 = tmp_14_reg_3587;

endmodule //pfb_multichannel_decimate_pfb_Pipeline_compute_loop
