# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/hdl/all_adder.v"
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/ipshared/9f30/src/half_adder.v"
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_0_0/sim/all_adder_half_adder_0_0.v"
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_1_0/sim/all_adder_half_adder_1_0.v"
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/ipshared/8139/src/OR1.v"
verilog xil_defaultlib  "../../../All_adder.ip_user_files/bd/all_adder/ip/all_adder_OR1_0_1/sim/all_adder_OR1_0_1.v"
verilog xil_defaultlib  "../../../All_adder.srcs/sim_1/new/all_adder_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
