{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 15:25:55 2014 " "Info: Processing started: Mon Nov 17 15:25:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sign_extender -c sign_extender " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sign_extender -c sign_extender" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_extender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-behavior " "Info: Found design unit 1: sign_extender-behavior" {  } { { "sign_extender.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/4/sign_extender.vhdl" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Info: Found entity 1: sign_extender" {  } { { "sign_extender.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/4/sign_extender.vhdl" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "signed sign_extender.vhdl(33) " "Error (10621): VHDL Use Clause error at sign_extender.vhdl(33): more than one Use Clause imports a declaration of simple name \"signed\" -- none of the declarations are directly visible" {  } { { "sign_extender.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/4/sign_extender.vhdl" 33 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "signed numeric_std.vhd(66) " "Error (10784): HDL error at numeric_std.vhd(66): see declaration for object \"signed\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 66 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "signed syn_arit.vhd(27) " "Error (10609): VHDL error at syn_arit.vhd(27): another match for \"signed\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 27 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_IDENTIFIER" "resize 0 sign_extender.vhdl(33) " "Error (10405): VHDL error at sign_extender.vhdl(33): can't determine type of object at or near identifier \"resize\" -- found 0 possible types" {  } { { "sign_extender.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/4/sign_extender.vhdl" 33 0 0 } }  } 0 10405 "VHDL error at %3!s!: can't determine type of object at or near identifier \"%1!s!\" -- found %2!d! possible types" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector sign_extender.vhdl(33) " "Error (10411): VHDL Type Conversion error at sign_extender.vhdl(33): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "sign_extender.vhdl" "" { Text "C:/Users/PRAKTIKUM/4/4/sign_extender.vhdl" 33 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Error: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 17 15:25:56 2014 " "Error: Processing ended: Mon Nov 17 15:25:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
