// Generated by CIRCT firtool-1.99.1
module BehavioralAdder(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:3:5
  input  [3:0] io_a,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:3:47
               io_b,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:3:74
  output [3:0] io_sum	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:3:102
);

  assign io_sum = io_a + io_b;	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:3:5, :6:20
endmodule

module BehavioralAdder4(	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:5
  input        clock,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:40
               reset,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:66
  input  [3:0] io_a,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:94
               io_b,	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:121
  output [3:0] io_sum	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:10:149
);

  BehavioralAdder io_sum_adder (	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:13:70
    .io_a   (io_a),
    .io_b   (io_b),
    .io_sum (io_sum)
  );	// /home/jglossner/GitRepos/Structured_Computer_Architecture/RTL/Chisel/generators/generated/firrtl/BehavioralAdder4.fir.mlir:13:70
endmodule

