<p>Changes needed to enable reset looping in the current Symphony Testbench environment.</p><p>1.In the corresponding top  tb.json replace the current clock generator with &quot;reset_if&quot; as below.</p><p style="margin-left: 30.0px;"><s> &quot;name&quot; : &quot;m_clk_rst_gen&quot;,</s></p><p style="margin-left: 30.0px;"><s>&quot;module&quot; : &quot;tb_clk_rst_gen&quot;,</s></p><p style="margin-left: 30.0px;"><strong>&quot;name&quot; : &quot;reset_if&quot;,</strong></p><p style="margin-left: 30.0px;"><strong>&quot;module&quot; : &quot;sym_reset_intf&quot;,</strong></p><p style="margin-left: 30.0px;"><strong>&quot;moduleName&quot; : &quot;sym_reset_intf.v&quot;,</strong></p><p style="margin-left: 30.0px;"><strong>&quot;tachlName&quot; : &quot;sym_reset_intf.v&quot;,</strong></p><p style="margin-left: 30.0px;"><strong>&quot;localInterfaces&quot; : [<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=%22a_%22&amp;linkCreation=true&amp;fromPageId=16164664">&quot;a_</a>&quot;]</strong></p><p style="margin-left: 30.0px;"><strong>&quot;moduleInterfaces&quot; : [<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=%22a_%7D&amp;linkCreation=true&amp;fromPageId=16164664">&quot;a_</a>&quot;]</strong></p><p>2.Add +arg for number of reset loops desired in the testcase (in runsim_testlist.json).</p><p style="margin-left: 30.0px;">&quot;plusargs&quot;:   </p><pre style="margin-left: 30.0px;">{  &quot;+phase_loop&quot; : &quot;2&quot; }</pre><p>Eg:</p><p>$WORK_TOP/tb/pktizer/params/top_tb_16x16_cfg1.json</p><p>$WORK_TOP/scripts/runsim_testlist.json</p><p>Test invocation; runsim -t smi_loop</p><p> </p>