#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 30 09:31:43 2024
# Process ID: 15628
# Current directory: E:/MyWorkspace/Verilog-Learning-Projects/half_subtractor_csg324
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17156 E:\MyWorkspace\Verilog-Learning-Projects\half_subtractor_csg324\half_subtractor_csg324.xpr
# Log file: E:/MyWorkspace/Verilog-Learning-Projects/half_subtractor_csg324/vivado.log
# Journal file: E:/MyWorkspace/Verilog-Learning-Projects/half_subtractor_csg324\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MyWorkspace/Verilog-Learning-Projects/half_subtractor_csg324/half_subtractor_csg324.xpr
INFO: [Project 1-313] Project file moved from 'F:/Vivado designs/half_subtractor_csg324' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 929.262 ; gain = 192.906
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1740.727 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1740.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1852.867 ; gain = 903.742
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 09:35:34 2024...
