<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3157' ll='3162' type='bool llvm::TargetLowering::getPreIndexedAddressParts(llvm::SDNode * , llvm::SDValue &amp; , llvm::SDValue &amp; , ISD::MemIndexedMode &amp; , llvm::SelectionDAG &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3154'>/// Returns true by value, base pointer and offset pointer and addressing mode
  /// by reference if the node&apos;s address can be legally represented as
  /// pre-indexed load / store address.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3157'>/*N*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3157'>/*Base*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14790' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner28CombineToPreIndexedLoadStoreEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='15964' c='_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17300' c='_ZNK4llvm17ARMTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='831' c='_ZNK4llvm17AVRTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2808' c='_ZNK4llvm17PPCTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
