
MicrocontrollerApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08009228  08009228  00019228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009714  08009714  00019714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800971c  0800971c  0001971c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009720  08009720  00019720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  08009724  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000023f4  200001e0  08009900  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200025d4  08009900  000225d4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c8ac  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003405  00000000  00000000  0003cabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001750  00000000  00000000  0003fec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001618  00000000  00000000  00041618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00020312  00000000  00000000  00042c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000175d9  00000000  00000000  00062f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000c8681  00000000  00000000  0007a51b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  00142b9c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007430  00000000  00000000  00142bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08009210 	.word	0x08009210

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08009210 	.word	0x08009210

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_ldivmod>:
 8000b58:	b97b      	cbnz	r3, 8000b7a <__aeabi_ldivmod+0x22>
 8000b5a:	b972      	cbnz	r2, 8000b7a <__aeabi_ldivmod+0x22>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bfbe      	ittt	lt
 8000b60:	2000      	movlt	r0, #0
 8000b62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b66:	e006      	blt.n	8000b76 <__aeabi_ldivmod+0x1e>
 8000b68:	bf08      	it	eq
 8000b6a:	2800      	cmpeq	r0, #0
 8000b6c:	bf1c      	itt	ne
 8000b6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b72:	f04f 30ff 	movne.w	r0, #4294967295
 8000b76:	f000 b9b9 	b.w	8000eec <__aeabi_idiv0>
 8000b7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b82:	2900      	cmp	r1, #0
 8000b84:	db09      	blt.n	8000b9a <__aeabi_ldivmod+0x42>
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	db1a      	blt.n	8000bc0 <__aeabi_ldivmod+0x68>
 8000b8a:	f000 f84d 	bl	8000c28 <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4770      	bx	lr
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	db1b      	blt.n	8000bdc <__aeabi_ldivmod+0x84>
 8000ba4:	f000 f840 	bl	8000c28 <__udivmoddi4>
 8000ba8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb0:	b004      	add	sp, #16
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	4252      	negs	r2, r2
 8000bba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bbe:	4770      	bx	lr
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bc6:	f000 f82f 	bl	8000c28 <__udivmoddi4>
 8000bca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd2:	b004      	add	sp, #16
 8000bd4:	4240      	negs	r0, r0
 8000bd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bda:	4770      	bx	lr
 8000bdc:	4252      	negs	r2, r2
 8000bde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be2:	f000 f821 	bl	8000c28 <__udivmoddi4>
 8000be6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bee:	b004      	add	sp, #16
 8000bf0:	4252      	negs	r2, r2
 8000bf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <DWT_Init>:
#endif

//#############################################################################################
TIM_HandleTypeDef htim2;
__STATIC_INLINE void DWT_Init(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // allow to use counter
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <DWT_Init+0x28>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	4a07      	ldr	r2, [pc, #28]	; (8000f18 <DWT_Init+0x28>)
 8000efa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000efe:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // start counter
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <DWT_Init+0x2c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <DWT_Init+0x2c>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000edf0 	.word	0xe000edf0
 8000f1c:	e0001000 	.word	0xe0001000

08000f20 <hx711_delay_us>:
void hx711_delay_us(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
	uint32_t delay = _HX711_DELAY_US_LOOP;
 8000f26:	2304      	movs	r3, #4
 8000f28:	607b      	str	r3, [r7, #4]
	  while (delay > 0)
 8000f2a:	e006      	b.n	8000f3a <hx711_delay_us+0x1a>
	  {
	    delay--;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	607b      	str	r3, [r7, #4]
	    asm("NOP"); asm("NOP"); asm("NOP"); asm("NOP");
 8000f32:	bf00      	nop
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	bf00      	nop
	  while (delay > 0)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1f5      	bne.n	8000f2c <hx711_delay_us+0xc>
	  }

}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <hx711_lock>:
//#############################################################################################
void hx711_lock(hx711_t *hx711)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  while (hx711->lock)
 8000f56:	e002      	b.n	8000f5e <hx711_lock+0x10>
    hx711_delay(1);
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f001 f853 	bl	8002004 <HAL_Delay>
  while (hx711->lock)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7d1b      	ldrb	r3, [r3, #20]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f8      	bne.n	8000f58 <hx711_lock+0xa>
  hx711->lock = 1;      
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2201      	movs	r2, #1
 8000f6a:	751a      	strb	r2, [r3, #20]
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <hx711_unlock>:
//#############################################################################################
void hx711_unlock(hx711_t *hx711)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  hx711->lock = 0;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	751a      	strb	r2, [r3, #20]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <hx711_init>:
//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b08a      	sub	sp, #40	; 0x28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	603b      	str	r3, [r7, #0]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	80fb      	strh	r3, [r7, #6]
  DWT_Init();
 8000f9e:	f7ff ffa7 	bl	8000ef0 <DWT_Init>
  hx711_lock(hx711);
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffd3 	bl	8000f4e <hx711_lock>
  hx711->clk_gpio = clk_gpio;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	88fa      	ldrh	r2, [r7, #6]
 8000fb2:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000fbe:	815a      	strh	r2, [r3, #10]
  
  GPIO_InitTypeDef  gpio = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8000fdc:	88fb      	ldrh	r3, [r7, #6]
 8000fde:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	68b8      	ldr	r0, [r7, #8]
 8000fe8:	f002 faf2 	bl	80035d0 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8000ff8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000ffa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	6838      	ldr	r0, [r7, #0]
 8001004:	f002 fae4 	bl	80035d0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	891b      	ldrh	r3, [r3, #8]
 8001010:	2201      	movs	r2, #1
 8001012:	4619      	mov	r1, r3
 8001014:	f002 fc5c 	bl	80038d0 <HAL_GPIO_WritePin>
  hx711_delay(10);
 8001018:	200a      	movs	r0, #10
 800101a:	f000 fff3 	bl	8002004 <HAL_Delay>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	891b      	ldrh	r3, [r3, #8]
 8001026:	2200      	movs	r2, #0
 8001028:	4619      	mov	r1, r3
 800102a:	f002 fc51 	bl	80038d0 <HAL_GPIO_WritePin>
  hx711_delay(10);  
 800102e:	200a      	movs	r0, #10
 8001030:	f000 ffe8 	bl	8002004 <HAL_Delay>
  hx711_value(hx711);
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f000 f80a 	bl	800104e <hx711_value>
  hx711_value(hx711);
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f000 f807 	bl	800104e <hx711_value>
  hx711_unlock(hx711); 
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f7ff ff97 	bl	8000f74 <hx711_unlock>
}
 8001046:	bf00      	nop
 8001048:	3728      	adds	r7, #40	; 0x28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <hx711_value>:
//#############################################################################################
int32_t hx711_value(hx711_t *hx711)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  uint32_t data = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  uint32_t  startTime = HAL_GetTick();
 800105a:	f000 ffbb 	bl	8001fd4 <HAL_GetTick>
 800105e:	60f8      	str	r0, [r7, #12]
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8001060:	e00b      	b.n	800107a <hx711_value+0x2c>
  {
    hx711_delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f000 ffce 	bl	8002004 <HAL_Delay>
    if(HAL_GetTick() - startTime > 150)
 8001068:	f000 ffb4 	bl	8001fd4 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b96      	cmp	r3, #150	; 0x96
 8001074:	d901      	bls.n	800107a <hx711_value+0x2c>
      return 0;
 8001076:	2300      	movs	r3, #0
 8001078:	e055      	b.n	8001126 <hx711_value+0xd8>
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	895b      	ldrh	r3, [r3, #10]
 8001082:	4619      	mov	r1, r3
 8001084:	4610      	mov	r0, r2
 8001086:	f002 fc0b 	bl	80038a0 <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	2b01      	cmp	r3, #1
 800108e:	d0e8      	beq.n	8001062 <hx711_value+0x14>
  }
  for(int8_t i=0; i<24 ; i++)
 8001090:	2300      	movs	r3, #0
 8001092:	74fb      	strb	r3, [r7, #19]
 8001094:	e02a      	b.n	80010ec <hx711_value+0x9e>
  {
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	891b      	ldrh	r3, [r3, #8]
 800109e:	2201      	movs	r2, #1
 80010a0:	4619      	mov	r1, r3
 80010a2:	f002 fc15 	bl	80038d0 <HAL_GPIO_WritePin>
    hx711_delay_us();
 80010a6:	f7ff ff3b 	bl	8000f20 <hx711_delay_us>
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	891b      	ldrh	r3, [r3, #8]
 80010b2:	2200      	movs	r2, #0
 80010b4:	4619      	mov	r1, r3
 80010b6:	f002 fc0b 	bl	80038d0 <HAL_GPIO_WritePin>
    hx711_delay_us();
 80010ba:	f7ff ff31 	bl	8000f20 <hx711_delay_us>
    data = data << 1;    
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
    if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	895b      	ldrh	r3, [r3, #10]
 80010cc:	4619      	mov	r1, r3
 80010ce:	4610      	mov	r0, r2
 80010d0:	f002 fbe6 	bl	80038a0 <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d102      	bne.n	80010e0 <hx711_value+0x92>
      data ++;
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
  for(int8_t i=0; i<24 ; i++)
 80010e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	3301      	adds	r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	74fb      	strb	r3, [r7, #19]
 80010ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010f0:	2b17      	cmp	r3, #23
 80010f2:	ddd0      	ble.n	8001096 <hx711_value+0x48>
  }
  data = data ^ 0x800000; 
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 80010fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	891b      	ldrh	r3, [r3, #8]
 8001104:	2201      	movs	r2, #1
 8001106:	4619      	mov	r1, r3
 8001108:	f002 fbe2 	bl	80038d0 <HAL_GPIO_WritePin>
  hx711_delay_us();
 800110c:	f7ff ff08 	bl	8000f20 <hx711_delay_us>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6818      	ldr	r0, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	891b      	ldrh	r3, [r3, #8]
 8001118:	2200      	movs	r2, #0
 800111a:	4619      	mov	r1, r3
 800111c:	f002 fbd8 	bl	80038d0 <HAL_GPIO_WritePin>
  hx711_delay_us();
 8001120:	f7ff fefe 	bl	8000f20 <hx711_delay_us>
  return data;    
 8001124:	697b      	ldr	r3, [r7, #20]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <hx711_tare>:
  hx711_unlock(hx711);
  return answer;
}
//#############################################################################################
void hx711_tare(hx711_t *hx711, uint16_t sample)
{
 800112e:	b5b0      	push	{r4, r5, r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ff07 	bl	8000f4e <hx711_lock>
  int64_t  ave = 0;
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	81fb      	strh	r3, [r7, #14]
 8001150:	e013      	b.n	800117a <hx711_tare+0x4c>
  {
    ave += hx711_value(hx711);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ff7b 	bl	800104e <hx711_value>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001160:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001164:	1884      	adds	r4, r0, r2
 8001166:	eb41 0503 	adc.w	r5, r1, r3
 800116a:	e9c7 4504 	strd	r4, r5, [r7, #16]
    hx711_delay(5);
 800116e:	2005      	movs	r0, #5
 8001170:	f000 ff48 	bl	8002004 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 8001174:	89fb      	ldrh	r3, [r7, #14]
 8001176:	3301      	adds	r3, #1
 8001178:	81fb      	strh	r3, [r7, #14]
 800117a:	89fa      	ldrh	r2, [r7, #14]
 800117c:	887b      	ldrh	r3, [r7, #2]
 800117e:	429a      	cmp	r2, r3
 8001180:	d3e7      	bcc.n	8001152 <hx711_tare+0x24>
  }
  hx711->offset = (int32_t)(ave / sample);
 8001182:	887a      	ldrh	r2, [r7, #2]
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800118c:	f7ff fce4 	bl	8000b58 <__aeabi_ldivmod>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	60da      	str	r2, [r3, #12]
  hx711_unlock(hx711);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff feeb 	bl	8000f74 <hx711_unlock>
}
 800119e:	bf00      	nop
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bdb0      	pop	{r4, r5, r7, pc}

080011a6 <hx711_weight>:
  hx711->coef = (load_raw - noload_raw) / scale;  
  hx711_unlock(hx711);
}
//#############################################################################################
float hx711_weight(hx711_t *hx711, uint16_t sample)
{
 80011a6:	b5b0      	push	{r4, r5, r7, lr}
 80011a8:	b088      	sub	sp, #32
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fecb 	bl	8000f4e <hx711_lock>
  int64_t  ave = 0;
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	82fb      	strh	r3, [r7, #22]
 80011c8:	e013      	b.n	80011f2 <hx711_weight+0x4c>
  {
    ave += hx711_value(hx711);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ff3f 	bl	800104e <hx711_value>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80011d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011dc:	1884      	adds	r4, r0, r2
 80011de:	eb41 0503 	adc.w	r5, r1, r3
 80011e2:	e9c7 4506 	strd	r4, r5, [r7, #24]
    hx711_delay(5);
 80011e6:	2005      	movs	r0, #5
 80011e8:	f000 ff0c 	bl	8002004 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 80011ec:	8afb      	ldrh	r3, [r7, #22]
 80011ee:	3301      	adds	r3, #1
 80011f0:	82fb      	strh	r3, [r7, #22]
 80011f2:	8afa      	ldrh	r2, [r7, #22]
 80011f4:	887b      	ldrh	r3, [r7, #2]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3e7      	bcc.n	80011ca <hx711_weight+0x24>
  }
  int32_t data = (int32_t)(ave / sample);
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001204:	f7ff fca8 	bl	8000b58 <__aeabi_ldivmod>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4613      	mov	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
  float answer =  (data - hx711->offset) / hx711->coef;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	ed93 7a04 	vldr	s14, [r3, #16]
 8001226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800122a:	edc7 7a03 	vstr	s15, [r7, #12]
  hx711_unlock(hx711);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff fea0 	bl	8000f74 <hx711_unlock>
  return answer;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	ee07 3a90 	vmov	s15, r3
}
 800123a:	eeb0 0a67 	vmov.f32	s0, s15
 800123e:	3720      	adds	r7, #32
 8001240:	46bd      	mov	sp, r7
 8001242:	bdb0      	pop	{r4, r5, r7, pc}

08001244 <hx711_coef_set>:
//#############################################################################################
void hx711_coef_set(hx711_t *hx711, float coef)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	ed87 0a00 	vstr	s0, [r7]
  hx711->coef = coef;  
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	611a      	str	r2, [r3, #16]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001262:	b480      	push	{r7}
 8001264:	b085      	sub	sp, #20
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800126a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800126e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001270:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4313      	orrs	r3, r2
 8001278:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800127a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800127e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4013      	ands	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800129c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b8:	68fb      	ldr	r3, [r7, #12]
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	; 0x28
 80012cc:	af02      	add	r7, sp, #8
	char msg[10];
	float weight;
	int loadcellCounter;

	//The microcontroller is booting up
	if(set_state(&state, STARTUP) == false)
 80012ce:	2101      	movs	r1, #1
 80012d0:	486c      	ldr	r0, [pc, #432]	; (8001484 <main+0x1bc>)
 80012d2:	f000 fadd 	bl	8001890 <set_state>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d101      	bne.n	80012e0 <main+0x18>
	{
		Error_Handler();
 80012dc:	f000 fabc 	bl	8001858 <Error_Handler>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e0:	f000 fe44 	bl	8001f6c <HAL_Init>

  /* USER CODE BEGIN Init */

    //Begin to configure the mcu
	if(set_state(&state, CONFIGURING) == false)
 80012e4:	2102      	movs	r1, #2
 80012e6:	4867      	ldr	r0, [pc, #412]	; (8001484 <main+0x1bc>)
 80012e8:	f000 fad2 	bl	8001890 <set_state>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d101      	bne.n	80012f6 <main+0x2e>
	{
		Error_Handler();
 80012f2:	f000 fab1 	bl	8001858 <Error_Handler>
	}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f6:	f000 f8e1 	bl	80014bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fa:	f000 fa51 	bl	80017a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012fe:	f000 f943 	bl	8001588 <MX_ADC1_Init>
  MX_DMA_Init();
 8001302:	f000 fa3b 	bl	800177c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001306:	f000 f9eb 	bl	80016e0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800130a:	f000 f99b 	bl	8001644 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 800130e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001312:	495d      	ldr	r1, [pc, #372]	; (8001488 <main+0x1c0>)
 8001314:	485d      	ldr	r0, [pc, #372]	; (800148c <main+0x1c4>)
 8001316:	f001 faab 	bl	8002870 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 800131a:	485d      	ldr	r0, [pc, #372]	; (8001490 <main+0x1c8>)
 800131c:	f003 fee2 	bl	80050e4 <HAL_TIM_Base_Start>

  hx711_init(&loadcell, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_0);
 8001320:	2301      	movs	r3, #1
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	4b5b      	ldr	r3, [pc, #364]	; (8001494 <main+0x1cc>)
 8001326:	2220      	movs	r2, #32
 8001328:	495a      	ldr	r1, [pc, #360]	; (8001494 <main+0x1cc>)
 800132a:	485b      	ldr	r0, [pc, #364]	; (8001498 <main+0x1d0>)
 800132c:	f7ff fe2f 	bl	8000f8e <hx711_init>
  hx711_coef_set(&loadcell, 1000000); // read after calibration
 8001330:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 800149c <main+0x1d4>
 8001334:	4858      	ldr	r0, [pc, #352]	; (8001498 <main+0x1d0>)
 8001336:	f7ff ff85 	bl	8001244 <hx711_coef_set>
  hx711_tare(&loadcell, 10);
 800133a:	210a      	movs	r1, #10
 800133c:	4856      	ldr	r0, [pc, #344]	; (8001498 <main+0x1d0>)
 800133e:	f7ff fef6 	bl	800112e <hx711_tare>

	packet_queue* queue = create_queue();
 8001342:	f000 fa8e 	bl	8001862 <create_queue>
 8001346:	61b8      	str	r0, [r7, #24]


	//AROUND HERE WOULD BE BLUETOOTH INITIALIZATION
	if(set_state(&state, SEARCHING) == false)
 8001348:	2103      	movs	r1, #3
 800134a:	484e      	ldr	r0, [pc, #312]	; (8001484 <main+0x1bc>)
 800134c:	f000 faa0 	bl	8001890 <set_state>
 8001350:	4603      	mov	r3, r0
 8001352:	2b01      	cmp	r3, #1
 8001354:	d101      	bne.n	800135a <main+0x92>
	{
		Error_Handler();
 8001356:	f000 fa7f 	bl	8001858 <Error_Handler>
	}
	if(set_state(&state, CONNECTING) == false)
 800135a:	2104      	movs	r1, #4
 800135c:	4849      	ldr	r0, [pc, #292]	; (8001484 <main+0x1bc>)
 800135e:	f000 fa97 	bl	8001890 <set_state>
 8001362:	4603      	mov	r3, r0
 8001364:	2b01      	cmp	r3, #1
 8001366:	d101      	bne.n	800136c <main+0xa4>
	{
		Error_Handler();
 8001368:	f000 fa76 	bl	8001858 <Error_Handler>
	}
	if(set_state(&state, READY) == false)
 800136c:	2105      	movs	r1, #5
 800136e:	4845      	ldr	r0, [pc, #276]	; (8001484 <main+0x1bc>)
 8001370:	f000 fa8e 	bl	8001890 <set_state>
 8001374:	4603      	mov	r3, r0
 8001376:	2b01      	cmp	r3, #1
 8001378:	d101      	bne.n	800137e <main+0xb6>
	{
		Error_Handler();
 800137a:	f000 fa6d 	bl	8001858 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  loadcellCounter=0;
 800137e:	2300      	movs	r3, #0
 8001380:	61fb      	str	r3, [r7, #28]
  while (1)
  {

	  //Get ADC value

	 sConfig.Channel= ADC_CHANNEL_9;
 8001382:	4b47      	ldr	r3, [pc, #284]	; (80014a0 <main+0x1d8>)
 8001384:	4a47      	ldr	r2, [pc, #284]	; (80014a4 <main+0x1dc>)
 8001386:	601a      	str	r2, [r3, #0]
	 HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001388:	4945      	ldr	r1, [pc, #276]	; (80014a0 <main+0x1d8>)
 800138a:	4840      	ldr	r0, [pc, #256]	; (800148c <main+0x1c4>)
 800138c:	f001 fb12 	bl	80029b4 <HAL_ADC_ConfigChannel>
	 HAL_ADC_Start(&hadc1);
 8001390:	483e      	ldr	r0, [pc, #248]	; (800148c <main+0x1c4>)
 8001392:	f001 f967 	bl	8002664 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001396:	f04f 31ff 	mov.w	r1, #4294967295
 800139a:	483c      	ldr	r0, [pc, #240]	; (800148c <main+0x1c4>)
 800139c:	f001 f9db 	bl	8002756 <HAL_ADC_PollForConversion>
	 raw=HAL_ADC_GetValue(&hadc1);
 80013a0:	483a      	ldr	r0, [pc, #232]	; (800148c <main+0x1c4>)
 80013a2:	f001 fadb 	bl	800295c <HAL_ADC_GetValue>
 80013a6:	4603      	mov	r3, r0
 80013a8:	82fb      	strh	r3, [r7, #22]
	 HAL_ADC_Stop(&hadc1);
 80013aa:	4838      	ldr	r0, [pc, #224]	; (800148c <main+0x1c4>)
 80013ac:	f001 f9a0 	bl	80026f0 <HAL_ADC_Stop>

	 //Convert to string and print
	 sprintf(msg, "%hu ", raw);
 80013b0:	8afa      	ldrh	r2, [r7, #22]
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	493c      	ldr	r1, [pc, #240]	; (80014a8 <main+0x1e0>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f005 fdd0 	bl	8006f5c <siprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4618      	mov	r0, r3
 80013c0:	f7fe fede 	bl	8000180 <strlen>
 80013c4:	4603      	mov	r3, r0
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	1d39      	adds	r1, r7, #4
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	4837      	ldr	r0, [pc, #220]	; (80014ac <main+0x1e4>)
 80013d0:	f004 fb04 	bl	80059dc <HAL_UART_Transmit>
	 HAL_Delay(1);
 80013d4:	2001      	movs	r0, #1
 80013d6:	f000 fe15 	bl	8002004 <HAL_Delay>


//	 //Get ADC value
	 sConfig.Channel= ADC_CHANNEL_5;
 80013da:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <main+0x1d8>)
 80013dc:	4a34      	ldr	r2, [pc, #208]	; (80014b0 <main+0x1e8>)
 80013de:	601a      	str	r2, [r3, #0]
	 HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80013e0:	492f      	ldr	r1, [pc, #188]	; (80014a0 <main+0x1d8>)
 80013e2:	482a      	ldr	r0, [pc, #168]	; (800148c <main+0x1c4>)
 80013e4:	f001 fae6 	bl	80029b4 <HAL_ADC_ConfigChannel>
	 HAL_ADC_Start(&hadc1);
 80013e8:	4828      	ldr	r0, [pc, #160]	; (800148c <main+0x1c4>)
 80013ea:	f001 f93b 	bl	8002664 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80013ee:	f04f 31ff 	mov.w	r1, #4294967295
 80013f2:	4826      	ldr	r0, [pc, #152]	; (800148c <main+0x1c4>)
 80013f4:	f001 f9af 	bl	8002756 <HAL_ADC_PollForConversion>
	 raw=HAL_ADC_GetValue(&hadc1);
 80013f8:	4824      	ldr	r0, [pc, #144]	; (800148c <main+0x1c4>)
 80013fa:	f001 faaf 	bl	800295c <HAL_ADC_GetValue>
 80013fe:	4603      	mov	r3, r0
 8001400:	82fb      	strh	r3, [r7, #22]
	 HAL_ADC_Stop(&hadc1);
 8001402:	4822      	ldr	r0, [pc, #136]	; (800148c <main+0x1c4>)
 8001404:	f001 f974 	bl	80026f0 <HAL_ADC_Stop>
	 //Convert to string and print
	 sprintf(msg, "%hu\r\n ", raw);
 8001408:	8afa      	ldrh	r2, [r7, #22]
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	4929      	ldr	r1, [pc, #164]	; (80014b4 <main+0x1ec>)
 800140e:	4618      	mov	r0, r3
 8001410:	f005 fda4 	bl	8006f5c <siprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4618      	mov	r0, r3
 8001418:	f7fe feb2 	bl	8000180 <strlen>
 800141c:	4603      	mov	r3, r0
 800141e:	b29a      	uxth	r2, r3
 8001420:	1d39      	adds	r1, r7, #4
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	4821      	ldr	r0, [pc, #132]	; (80014ac <main+0x1e4>)
 8001428:	f004 fad8 	bl	80059dc <HAL_UART_Transmit>
	 HAL_Delay(1);
 800142c:	2001      	movs	r0, #1
 800142e:	f000 fde9 	bl	8002004 <HAL_Delay>

// Get value from the load cell amplifier
//Only read the load cell value every 10000 samples
	 loadcellCounter++;
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3301      	adds	r3, #1
 8001436:	61fb      	str	r3, [r7, #28]
	    if(loadcellCounter > 10000){
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	f242 7210 	movw	r2, #10000	; 0x2710
 800143e:	4293      	cmp	r3, r2
 8001440:	dd9f      	ble.n	8001382 <main+0xba>
	    	 weight = hx711_weight(&loadcell, 10);
 8001442:	210a      	movs	r1, #10
 8001444:	4814      	ldr	r0, [pc, #80]	; (8001498 <main+0x1d0>)
 8001446:	f7ff feae 	bl	80011a6 <hx711_weight>
 800144a:	ed87 0a04 	vstr	s0, [r7, #16]
	         //Convert to string and print
	         sprintf(msg, "         %f\n ", weight);
 800144e:	6938      	ldr	r0, [r7, #16]
 8001450:	f7ff f852 	bl	80004f8 <__aeabi_f2d>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	1d38      	adds	r0, r7, #4
 800145a:	4917      	ldr	r1, [pc, #92]	; (80014b8 <main+0x1f0>)
 800145c:	f005 fd7e 	bl	8006f5c <siprintf>
	         HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	4618      	mov	r0, r3
 8001464:	f7fe fe8c 	bl	8000180 <strlen>
 8001468:	4603      	mov	r3, r0
 800146a:	b29a      	uxth	r2, r3
 800146c:	1d39      	adds	r1, r7, #4
 800146e:	f04f 33ff 	mov.w	r3, #4294967295
 8001472:	480e      	ldr	r0, [pc, #56]	; (80014ac <main+0x1e4>)
 8001474:	f004 fab2 	bl	80059dc <HAL_UART_Transmit>
	         HAL_Delay(1);
 8001478:	2001      	movs	r0, #1
 800147a:	f000 fdc3 	bl	8002004 <HAL_Delay>
	         loadcellCounter = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
	 sConfig.Channel= ADC_CHANNEL_9;
 8001482:	e77e      	b.n	8001382 <main+0xba>
 8001484:	20000344 	.word	0x20000344
 8001488:	20000570 	.word	0x20000570
 800148c:	2000034c 	.word	0x2000034c
 8001490:	20000208 	.word	0x20000208
 8001494:	48000400 	.word	0x48000400
 8001498:	2000032c 	.word	0x2000032c
 800149c:	49742400 	.word	0x49742400
 80014a0:	20000560 	.word	0x20000560
 80014a4:	24000200 	.word	0x24000200
 80014a8:	08009228 	.word	0x08009228
 80014ac:	200003a0 	.word	0x200003a0
 80014b0:	14000020 	.word	0x14000020
 80014b4:	08009230 	.word	0x08009230
 80014b8:	08009238 	.word	0x08009238

080014bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b0a4      	sub	sp, #144	; 0x90
 80014c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014c6:	2244      	movs	r2, #68	; 0x44
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f005 f81a 	bl	8006504 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
 80014e0:	615a      	str	r2, [r3, #20]
 80014e2:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014e4:	463b      	mov	r3, r7
 80014e6:	2230      	movs	r2, #48	; 0x30
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f005 f80a 	bl	8006504 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80014f0:	2322      	movs	r3, #34	; 0x22
 80014f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014f8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014fa:	2301      	movs	r3, #1
 80014fc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014fe:	2340      	movs	r3, #64	; 0x40
 8001500:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001502:	2300      	movs	r3, #0
 8001504:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001506:	2360      	movs	r3, #96	; 0x60
 8001508:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800150a:	2300      	movs	r3, #0
 800150c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001512:	4618      	mov	r0, r3
 8001514:	f002 fd52 	bl	8003fbc <HAL_RCC_OscConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800151e:	f000 f99b 	bl	8001858 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001522:	236f      	movs	r3, #111	; 0x6f
 8001524:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800153e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f003 f887 	bl	8004658 <HAL_RCC_ClockConfig>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001550:	f000 f982 	bl	8001858 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USART1
 8001554:	f242 4301 	movw	r3, #9217	; 0x2401
 8001558:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 800155e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001562:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001568:	2310      	movs	r3, #16
 800156a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fc6a 	bl	8004e48 <HAL_RCCEx_PeriphCLKConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800157a:	f000 f96d 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800157e:	bf00      	nop
 8001580:	3790      	adds	r7, #144	; 0x90
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001598:	4b27      	ldr	r3, [pc, #156]	; (8001638 <MX_ADC1_Init+0xb0>)
 800159a:	4a28      	ldr	r2, [pc, #160]	; (800163c <MX_ADC1_Init+0xb4>)
 800159c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800159e:	4b26      	ldr	r3, [pc, #152]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015a0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80015a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80015a6:	4b24      	ldr	r3, [pc, #144]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015a8:	2210      	movs	r2, #16
 80015aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015ac:	4b22      	ldr	r3, [pc, #136]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015b2:	4b21      	ldr	r3, [pc, #132]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b8:	4b1f      	ldr	r3, [pc, #124]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015ba:	2204      	movs	r2, #4
 80015bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80015c4:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015ca:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015d8:	2201      	movs	r2, #1
 80015da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015dc:	4b16      	ldr	r3, [pc, #88]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015e4:	4b14      	ldr	r3, [pc, #80]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015ea:	4b13      	ldr	r3, [pc, #76]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_ADC1_Init+0xb0>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015fe:	480e      	ldr	r0, [pc, #56]	; (8001638 <MX_ADC1_Init+0xb0>)
 8001600:	f000 fe8e 	bl	8002320 <HAL_ADC_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800160a:	f000 f925 	bl	8001858 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800160e:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <MX_ADC1_Init+0xb8>)
 8001610:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	4619      	mov	r1, r3
 800161e:	4806      	ldr	r0, [pc, #24]	; (8001638 <MX_ADC1_Init+0xb0>)
 8001620:	f001 f9c8 	bl	80029b4 <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800162a:	f000 f915 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000034c 	.word	0x2000034c
 800163c:	40012400 	.word	0x40012400
 8001640:	24000200 	.word	0x24000200

08001644 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001662:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <MX_TIM2_Init+0x98>)
 8001664:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001668:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_TIM2_Init+0x98>)
 800166c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001670:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_TIM2_Init+0x98>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_TIM2_Init+0x98>)
 800167a:	f242 720f 	movw	r2, #9999	; 0x270f
 800167e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001680:	4b16      	ldr	r3, [pc, #88]	; (80016dc <MX_TIM2_Init+0x98>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001686:	4b15      	ldr	r3, [pc, #84]	; (80016dc <MX_TIM2_Init+0x98>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800168c:	4813      	ldr	r0, [pc, #76]	; (80016dc <MX_TIM2_Init+0x98>)
 800168e:	f003 fcd1 	bl	8005034 <HAL_TIM_Base_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001698:	f000 f8de 	bl	8001858 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	4619      	mov	r1, r3
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <MX_TIM2_Init+0x98>)
 80016aa:	f003 fece 	bl	800544a <HAL_TIM_ConfigClockSource>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80016b4:	f000 f8d0 	bl	8001858 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM2_Init+0x98>)
 80016c6:	f004 f89b 	bl	8005800 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80016d0:	f000 f8c2 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3720      	adds	r7, #32
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000208 	.word	0x20000208

080016e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016e4:	4b23      	ldr	r3, [pc, #140]	; (8001774 <MX_USART1_UART_Init+0x94>)
 80016e6:	4a24      	ldr	r2, [pc, #144]	; (8001778 <MX_USART1_UART_Init+0x98>)
 80016e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ea:	4b22      	ldr	r3, [pc, #136]	; (8001774 <MX_USART1_UART_Init+0x94>)
 80016ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016f2:	4b20      	ldr	r3, [pc, #128]	; (8001774 <MX_USART1_UART_Init+0x94>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016f8:	4b1e      	ldr	r3, [pc, #120]	; (8001774 <MX_USART1_UART_Init+0x94>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80016fe:	4b1d      	ldr	r3, [pc, #116]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001700:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001704:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001706:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001708:	220c      	movs	r2, #12
 800170a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170c:	4b19      	ldr	r3, [pc, #100]	; (8001774 <MX_USART1_UART_Init+0x94>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001712:	4b18      	ldr	r3, [pc, #96]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001714:	2200      	movs	r2, #0
 8001716:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001718:	4b16      	ldr	r3, [pc, #88]	; (8001774 <MX_USART1_UART_Init+0x94>)
 800171a:	2200      	movs	r2, #0
 800171c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001720:	2200      	movs	r2, #0
 8001722:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001724:	4b13      	ldr	r3, [pc, #76]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001726:	2200      	movs	r2, #0
 8001728:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800172a:	4812      	ldr	r0, [pc, #72]	; (8001774 <MX_USART1_UART_Init+0x94>)
 800172c:	f004 f906 	bl	800593c <HAL_UART_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8001736:	f000 f88f 	bl	8001858 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800173a:	2100      	movs	r1, #0
 800173c:	480d      	ldr	r0, [pc, #52]	; (8001774 <MX_USART1_UART_Init+0x94>)
 800173e:	f004 fdd7 	bl	80062f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001748:	f000 f886 	bl	8001858 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800174c:	2100      	movs	r1, #0
 800174e:	4809      	ldr	r0, [pc, #36]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001750:	f004 fe0c 	bl	800636c <HAL_UARTEx_SetRxFifoThreshold>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800175a:	f000 f87d 	bl	8001858 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_USART1_UART_Init+0x94>)
 8001760:	f004 fd8d 	bl	800627e <HAL_UARTEx_DisableFifoMode>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800176a:	f000 f875 	bl	8001858 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	200003a0 	.word	0x200003a0
 8001778:	40013800 	.word	0x40013800

0800177c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001780:	2004      	movs	r0, #4
 8001782:	f7ff fd6e 	bl	8001262 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001786:	2001      	movs	r0, #1
 8001788:	f7ff fd6b 	bl	8001262 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	2100      	movs	r1, #0
 8001790:	200b      	movs	r0, #11
 8001792:	f001 fcaf 	bl	80030f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001796:	200b      	movs	r0, #11
 8001798:	f001 fcc6 	bl	8003128 <HAL_NVIC_EnableIRQ>

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	2001      	movs	r0, #1
 80017b6:	f7ff fd6d 	bl	8001294 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ba:	2002      	movs	r0, #2
 80017bc:	f7ff fd6a 	bl	8001294 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80017c0:	2200      	movs	r2, #0
 80017c2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80017c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ca:	f002 f881 	bl	80038d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	2120      	movs	r1, #32
 80017d2:	4817      	ldr	r0, [pc, #92]	; (8001830 <MX_GPIO_Init+0x90>)
 80017d4:	f002 f87c 	bl	80038d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017d8:	2301      	movs	r3, #1
 80017da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017dc:	2300      	movs	r3, #0
 80017de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	4619      	mov	r1, r3
 80017e8:	4811      	ldr	r0, [pc, #68]	; (8001830 <MX_GPIO_Init+0x90>)
 80017ea:	f001 fef1 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	2300      	movs	r3, #0
 80017fe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	4619      	mov	r1, r3
 8001804:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001808:	f001 fee2 	bl	80035d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800180c:	2320      	movs	r3, #32
 800180e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001810:	2301      	movs	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	4619      	mov	r1, r3
 8001820:	4803      	ldr	r0, [pc, #12]	; (8001830 <MX_GPIO_Init+0x90>)
 8001822:	f001 fed5 	bl	80035d0 <HAL_GPIO_Init>

}
 8001826:	bf00      	nop
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	48000400 	.word	0x48000400

08001834 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a04      	ldr	r2, [pc, #16]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d101      	bne.n	800184a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001846:	f000 fbb1 	bl	8001fac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40012c00 	.word	0x40012c00

08001858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800185c:	b672      	cpsid	i
}
 800185e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001860:	e7fe      	b.n	8001860 <Error_Handler+0x8>

08001862 <create_queue>:
 * Parameters:
 *
 * Return Value: packet_queue*
 -------------------------------------------*/
packet_queue* create_queue()
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
	packet_queue* new_queue = (packet_queue*)malloc(sizeof(packet_queue));
 8001868:	200c      	movs	r0, #12
 800186a:	f004 fe35 	bl	80064d8 <malloc>
 800186e:	4603      	mov	r3, r0
 8001870:	607b      	str	r3, [r7, #4]
	new_queue->back = NULL;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	605a      	str	r2, [r3, #4]
	new_queue->front = NULL;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
	new_queue->size = 0;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	811a      	strh	r2, [r3, #8]

	return new_queue;
 8001884:	687b      	ldr	r3, [r7, #4]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <set_state>:
 * Parameters: state_machine*, state_machine
 *
 * Return Value: bool
 *-------------------------------------------*/
bool set_state(state_machine* curr_state, state_machine new_state)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	460b      	mov	r3, r1
 800189a:	70fb      	strb	r3, [r7, #3]
	switch(*curr_state)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f993 3000 	ldrsb.w	r3, [r3]
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d855      	bhi.n	8001952 <set_state+0xc2>
 80018a6:	a201      	add	r2, pc, #4	; (adr r2, 80018ac <set_state+0x1c>)
 80018a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ac:	080018c9 	.word	0x080018c9
 80018b0:	080018df 	.word	0x080018df
 80018b4:	080018f5 	.word	0x080018f5
 80018b8:	0800190b 	.word	0x0800190b
 80018bc:	08001921 	.word	0x08001921
 80018c0:	08001937 	.word	0x08001937
 80018c4:	0800194d 	.word	0x0800194d
	{
	case NONE:
		if(new_state == STARTUP)
 80018c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d104      	bne.n	80018da <set_state+0x4a>
		{
			*curr_state = new_state;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	701a      	strb	r2, [r3, #0]
			return true;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e03c      	b.n	8001954 <set_state+0xc4>
		}
		else
		{
			return false;
 80018da:	2301      	movs	r3, #1
 80018dc:	e03a      	b.n	8001954 <set_state+0xc4>
		}
	case STARTUP:
		if(new_state == CONFIGURING)
 80018de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d104      	bne.n	80018f0 <set_state+0x60>
		{
			*curr_state = new_state;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	78fa      	ldrb	r2, [r7, #3]
 80018ea:	701a      	strb	r2, [r3, #0]
			return true;
 80018ec:	2300      	movs	r3, #0
 80018ee:	e031      	b.n	8001954 <set_state+0xc4>
		}
		return false;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e02f      	b.n	8001954 <set_state+0xc4>

	case CONFIGURING:
		if(new_state == SEARCHING)
 80018f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d104      	bne.n	8001906 <set_state+0x76>
		{
			*curr_state = new_state;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	78fa      	ldrb	r2, [r7, #3]
 8001900:	701a      	strb	r2, [r3, #0]
			return true;
 8001902:	2300      	movs	r3, #0
 8001904:	e026      	b.n	8001954 <set_state+0xc4>
		}
		return false;
 8001906:	2301      	movs	r3, #1
 8001908:	e024      	b.n	8001954 <set_state+0xc4>

	case SEARCHING:
		if(new_state == CONNECTING)
 800190a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800190e:	2b04      	cmp	r3, #4
 8001910:	d104      	bne.n	800191c <set_state+0x8c>
		{
			*curr_state = new_state;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	78fa      	ldrb	r2, [r7, #3]
 8001916:	701a      	strb	r2, [r3, #0]
			return true;
 8001918:	2300      	movs	r3, #0
 800191a:	e01b      	b.n	8001954 <set_state+0xc4>
		}
		return false;
 800191c:	2301      	movs	r3, #1
 800191e:	e019      	b.n	8001954 <set_state+0xc4>

	case CONNECTING:
		if(new_state == READY)
 8001920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001924:	2b05      	cmp	r3, #5
 8001926:	d104      	bne.n	8001932 <set_state+0xa2>
		{
			*curr_state = new_state;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	78fa      	ldrb	r2, [r7, #3]
 800192c:	701a      	strb	r2, [r3, #0]
			return true;
 800192e:	2300      	movs	r3, #0
 8001930:	e010      	b.n	8001954 <set_state+0xc4>
		}
		return false;
 8001932:	2301      	movs	r3, #1
 8001934:	e00e      	b.n	8001954 <set_state+0xc4>

	case READY:
		if(new_state == READING)
 8001936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800193a:	2b06      	cmp	r3, #6
 800193c:	d104      	bne.n	8001948 <set_state+0xb8>
		{
			*curr_state = new_state;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	78fa      	ldrb	r2, [r7, #3]
 8001942:	701a      	strb	r2, [r3, #0]
			return true;
 8001944:	2300      	movs	r3, #0
 8001946:	e005      	b.n	8001954 <set_state+0xc4>
		}
		return false;
 8001948:	2301      	movs	r3, #1
 800194a:	e003      	b.n	8001954 <set_state+0xc4>

	case READING:
		if(new_state == STORING && global_flags.pkt_ready == true)
 800194c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001950:	2b07      	cmp	r3, #7
		{

		}
	default:
		return false;
 8001952:	2301      	movs	r3, #1
	}

	return false;
}
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <LL_AHB2_GRP1_EnableClock>:
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001968:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800196c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800196e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4313      	orrs	r3, r2
 8001976:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800197c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001984:	68fb      	ldr	r3, [r7, #12]
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001992:	b480      	push	{r7}
 8001994:	b085      	sub	sp, #20
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800199a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800199e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80019aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4013      	ands	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019b6:	68fb      	ldr	r3, [r7, #12]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80019cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4313      	orrs	r3, r2
 80019da:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80019dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4013      	ands	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019e8:	68fb      	ldr	r3, [r7, #12]
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b088      	sub	sp, #32
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a22      	ldr	r2, [pc, #136]	; (8001aac <HAL_ADC_MspInit+0xa8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d13e      	bne.n	8001aa4 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a26:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a2a:	f7ff ffcb 	bl	80019c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f7ff ff96 	bl	8001960 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001a34:	2311      	movs	r3, #17
 8001a36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	f107 030c 	add.w	r3, r7, #12
 8001a44:	4619      	mov	r1, r3
 8001a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4a:	f001 fdc1 	bl	80035d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a4e:	4b18      	ldr	r3, [pc, #96]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a50:	4a18      	ldr	r2, [pc, #96]	; (8001ab4 <HAL_ADC_MspInit+0xb0>)
 8001a52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001a54:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a56:	2205      	movs	r2, #5
 8001a58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a68:	2280      	movs	r2, #128	; 0x80
 8001a6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a6c:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a74:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a7a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a7e:	2220      	movs	r2, #32
 8001a80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a8a:	f001 fb5b 	bl	8003144 <HAL_DMA_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001a94:	f7ff fee0 	bl	8001858 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001a9c:	641a      	str	r2, [r3, #64]	; 0x40
 8001a9e:	4a04      	ldr	r2, [pc, #16]	; (8001ab0 <HAL_ADC_MspInit+0xac>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aa4:	bf00      	nop
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40012400 	.word	0x40012400
 8001ab0:	20000500 	.word	0x20000500
 8001ab4:	40020008 	.word	0x40020008

08001ab8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac8:	d10a      	bne.n	8001ae0 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aca:	2001      	movs	r0, #1
 8001acc:	f7ff ff61 	bl	8001992 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	201c      	movs	r0, #28
 8001ad6:	f001 fb0d 	bl	80030f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ada:	201c      	movs	r0, #28
 8001adc:	f001 fb24 	bl	8003128 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 030c 	add.w	r3, r7, #12
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a19      	ldr	r2, [pc, #100]	; (8001b6c <HAL_UART_MspInit+0x84>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d12b      	bne.n	8001b62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b0a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b0e:	f7ff ff59 	bl	80019c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	2001      	movs	r0, #1
 8001b14:	f7ff ff24 	bl	8001960 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b18:	2002      	movs	r0, #2
 8001b1a:	f7ff ff21 	bl	8001960 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b30:	2307      	movs	r3, #7
 8001b32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3e:	f001 fd47 	bl	80035d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b42:	2380      	movs	r3, #128	; 0x80
 8001b44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b52:	2307      	movs	r3, #7
 8001b54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 030c 	add.w	r3, r7, #12
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <HAL_UART_MspInit+0x88>)
 8001b5e:	f001 fd37 	bl	80035d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b62:	bf00      	nop
 8001b64:	3720      	adds	r7, #32
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	48000400 	.word	0x48000400

08001b74 <LL_APB2_GRP1_EnableClock>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b98:	68fb      	ldr	r3, [r7, #12]
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	; 0x30
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	2019      	movs	r0, #25
 8001bbe:	f001 fa99 	bl	80030f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001bc2:	2019      	movs	r0, #25
 8001bc4:	f001 fab0 	bl	8003128 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001bcc:	f7ff ffd2 	bl	8001b74 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bd0:	f107 0208 	add.w	r2, r7, #8
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	4611      	mov	r1, r2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f002 ff2a 	bl	8004a34 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001be0:	f002 ff12 	bl	8004a08 <HAL_RCC_GetPCLK2Freq>
 8001be4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be8:	4a12      	ldr	r2, [pc, #72]	; (8001c34 <HAL_InitTick+0x8c>)
 8001bea:	fba2 2303 	umull	r2, r3, r2, r3
 8001bee:	0c9b      	lsrs	r3, r3, #18
 8001bf0:	3b01      	subs	r3, #1
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_InitTick+0x90>)
 8001bf6:	4a11      	ldr	r2, [pc, #68]	; (8001c3c <HAL_InitTick+0x94>)
 8001bf8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <HAL_InitTick+0x90>)
 8001bfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c00:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c02:	4a0d      	ldr	r2, [pc, #52]	; (8001c38 <HAL_InitTick+0x90>)
 8001c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c06:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <HAL_InitTick+0x90>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_InitTick+0x90>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001c14:	4808      	ldr	r0, [pc, #32]	; (8001c38 <HAL_InitTick+0x90>)
 8001c16:	f003 fa0d 	bl	8005034 <HAL_TIM_Base_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d104      	bne.n	8001c2a <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001c20:	4805      	ldr	r0, [pc, #20]	; (8001c38 <HAL_InitTick+0x90>)
 8001c22:	f003 faa5 	bl	8005170 <HAL_TIM_Base_Start_IT>
 8001c26:	4603      	mov	r3, r0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3730      	adds	r7, #48	; 0x30
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	431bde83 	.word	0x431bde83
 8001c38:	20002574 	.word	0x20002574
 8001c3c:	40012c00 	.word	0x40012c00

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <NMI_Handler+0x4>

08001c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <MemManage_Handler+0x4>

08001c52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
	...

08001c98 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c9c:	4802      	ldr	r0, [pc, #8]	; (8001ca8 <DMA1_Channel1_IRQHandler+0x10>)
 8001c9e:	f001 fb58 	bl	8003352 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000500 	.word	0x20000500

08001cac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cb0:	4802      	ldr	r0, [pc, #8]	; (8001cbc <TIM1_UP_IRQHandler+0x10>)
 8001cb2:	f003 faab 	bl	800520c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20002574 	.word	0x20002574

08001cc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cc4:	4802      	ldr	r0, [pc, #8]	; (8001cd0 <TIM2_IRQHandler+0x10>)
 8001cc6:	f003 faa1 	bl	800520c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000208 	.word	0x20000208

08001cd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
	return 1;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <_kill>:

int _kill(int pid, int sig)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cee:	f004 fbc9 	bl	8006484 <__errno>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2216      	movs	r2, #22
 8001cf6:	601a      	str	r2, [r3, #0]
	return -1;
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <_exit>:

void _exit (int status)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ffe7 	bl	8001ce4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d16:	e7fe      	b.n	8001d16 <_exit+0x12>

08001d18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	e00a      	b.n	8001d40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d2a:	f3af 8000 	nop.w
 8001d2e:	4601      	mov	r1, r0
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	b2ca      	uxtb	r2, r1
 8001d38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dbf0      	blt.n	8001d2a <_read+0x12>
	}

return len;
 8001d48:	687b      	ldr	r3, [r7, #4]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b086      	sub	sp, #24
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e009      	b.n	8001d78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3301      	adds	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	dbf1      	blt.n	8001d64 <_write+0x12>
	}
	return len;
 8001d80:	687b      	ldr	r3, [r7, #4]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <_close>:

int _close(int file)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
	return -1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001db2:	605a      	str	r2, [r3, #4]
	return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <_isatty>:

int _isatty(int file)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
	return 1;
 8001dca:	2301      	movs	r3, #1
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
	return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	; (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	; (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d207      	bcs.n	8001e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e24:	f004 fb2e 	bl	8006484 <__errno>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	220c      	movs	r2, #12
 8001e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	e009      	b.n	8001e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <_sbrk+0x64>)
 8001e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20003000 	.word	0x20003000
 8001e54:	00000400 	.word	0x00000400
 8001e58:	200001fc 	.word	0x200001fc
 8001e5c:	200025d8 	.word	0x200025d8

08001e60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8001e64:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <SystemInit+0x90>)
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e6a:	4a21      	ldr	r2, [pc, #132]	; (8001ef0 <SystemInit+0x90>)
 8001e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e88:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001e8c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001e8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e98:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <SystemInit+0x94>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001e9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ea6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eaa:	f023 0305 	bic.w	r3, r3, #5
 8001eae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001eb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ebe:	f023 0301 	bic.w	r3, r3, #1
 8001ec2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eca:	4a0b      	ldr	r2, [pc, #44]	; (8001ef8 <SystemInit+0x98>)
 8001ecc:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ed8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001edc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
}
 8001ee6:	bf00      	nop
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00
 8001ef4:	faf6fefb 	.word	0xfaf6fefb
 8001ef8:	22041000 	.word	0x22041000

08001efc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001efc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001efe:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f00:	3304      	adds	r3, #4

08001f02 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f02:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f04:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001f06:	d3f9      	bcc.n	8001efc <CopyDataInit>
  bx lr
 8001f08:	4770      	bx	lr

08001f0a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001f0a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001f0c:	3004      	adds	r0, #4

08001f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001f0e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001f10:	d3fb      	bcc.n	8001f0a <FillZerobss>
  bx lr
 8001f12:	4770      	bx	lr

08001f14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f14:	480c      	ldr	r0, [pc, #48]	; (8001f48 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001f16:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001f18:	f7ff ffa2 	bl	8001e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001f1c:	480b      	ldr	r0, [pc, #44]	; (8001f4c <LoopForever+0x8>)
 8001f1e:	490c      	ldr	r1, [pc, #48]	; (8001f50 <LoopForever+0xc>)
 8001f20:	4a0c      	ldr	r2, [pc, #48]	; (8001f54 <LoopForever+0x10>)
 8001f22:	2300      	movs	r3, #0
 8001f24:	f7ff ffed 	bl	8001f02 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001f28:	480b      	ldr	r0, [pc, #44]	; (8001f58 <LoopForever+0x14>)
 8001f2a:	490c      	ldr	r1, [pc, #48]	; (8001f5c <LoopForever+0x18>)
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f7ff ffee 	bl	8001f0e <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001f32:	480b      	ldr	r0, [pc, #44]	; (8001f60 <LoopForever+0x1c>)
 8001f34:	490b      	ldr	r1, [pc, #44]	; (8001f64 <LoopForever+0x20>)
 8001f36:	2300      	movs	r3, #0
 8001f38:	f7ff ffe9 	bl	8001f0e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f3c:	f004 faa8 	bl	8006490 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001f40:	f7ff f9c2 	bl	80012c8 <main>

08001f44 <LoopForever>:

LoopForever:
  b LoopForever
 8001f44:	e7fe      	b.n	8001f44 <LoopForever>
 8001f46:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001f48:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 8001f4c:	20000004 	.word	0x20000004
 8001f50:	200001e0 	.word	0x200001e0
 8001f54:	08009724 	.word	0x08009724
  INIT_BSS _sbss, _ebss
 8001f58:	200001e0 	.word	0x200001e0
 8001f5c:	200025d4 	.word	0x200025d4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001f60:	20030000 	.word	0x20030000
 8001f64:	20030000 	.word	0x20030000

08001f68 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f68:	e7fe      	b.n	8001f68 <ADC1_IRQHandler>
	...

08001f6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <HAL_Init+0x3c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a0b      	ldr	r2, [pc, #44]	; (8001fa8 <HAL_Init+0x3c>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f82:	2003      	movs	r0, #3
 8001f84:	f001 f8ab 	bl	80030de <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f88:	200f      	movs	r0, #15
 8001f8a:	f7ff fe0d 	bl	8001ba8 <HAL_InitTick>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	71fb      	strb	r3, [r7, #7]
 8001f98:	e001      	b.n	8001f9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f9a:	f7ff fd2c 	bl	80019f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	58004000 	.word	0x58004000

08001fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_IncTick+0x20>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <HAL_IncTick+0x24>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	2000000c 	.word	0x2000000c
 8001fd0:	200025c0 	.word	0x200025c0

08001fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd8:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <HAL_GetTick+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	200025c0 	.word	0x200025c0

08001fec <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001ff0:	4b03      	ldr	r3, [pc, #12]	; (8002000 <HAL_GetTickPrio+0x14>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	20000008 	.word	0x20000008

08002004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 800200c:	f7ff ffe2 	bl	8001fd4 <HAL_GetTick>
 8002010:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800201c:	d005      	beq.n	800202a <HAL_Delay+0x26>
    {
      wait += (uint32_t)(uwTickFreq);
 800201e:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <HAL_Delay+0x44>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 800202a:	bf00      	nop
 800202c:	f7ff ffd2 	bl	8001fd4 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	429a      	cmp	r2, r3
 800203a:	d8f7      	bhi.n	800202c <HAL_Delay+0x28>
    {
    }
  }
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000000c 	.word	0x2000000c

0800204c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	609a      	str	r2, [r3, #8]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002082:	4618      	mov	r0, r3
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 800208e:	b480      	push	{r7}
 8002090:	b085      	sub	sp, #20
 8002092:	af00      	add	r7, sp, #0
 8002094:	60f8      	str	r0, [r7, #12]
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	695a      	ldr	r2, [r3, #20]
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2107      	movs	r1, #7
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	401a      	ands	r2, r3
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	6879      	ldr	r1, [r7, #4]
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	431a      	orrs	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020e0:	2301      	movs	r3, #1
 80020e2:	e000      	b.n	80020e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020e4:	2300      	movs	r3, #0
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
#endif
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	f003 031f 	and.w	r3, r3, #31
 8002108:	210f      	movs	r1, #15
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	401a      	ands	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	0e9b      	lsrs	r3, r3, #26
 8002116:	f003 010f 	and.w	r1, r3, #15
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f003 031f 	and.w	r3, r3, #31
 8002120:	fa01 f303 	lsl.w	r3, r1, r3
 8002124:	431a      	orrs	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	629a      	str	r2, [r3, #40]	; 0x28

  MODIFY_REG(*preg,
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <LL_ADC_REG_SetSequencerChAdd>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_REG_SetSequencerChRem>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002170:	43db      	mvns	r3, r3
 8002172:	401a      	ands	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	695a      	ldr	r2, [r3, #20]
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	021b      	lsls	r3, r3, #8
 8002198:	43db      	mvns	r3, r3
 800219a:	401a      	ands	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	0219      	lsls	r1, r3, #8
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	400b      	ands	r3, r1
 80021a4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80021a8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021ac:	431a      	orrs	r2, r3
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80021be:	b480      	push	{r7}
 80021c0:	b083      	sub	sp, #12
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80021ce:	f023 0317 	bic.w	r3, r3, #23
 80021d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021fa:	d101      	bne.n	8002200 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800221e:	f023 0317 	bic.w	r3, r3, #23
 8002222:	f043 0201 	orr.w	r2, r3, #1
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002246:	f023 0317 	bic.w	r3, r3, #23
 800224a:	f043 0202 	orr.w	r2, r3, #2
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800225e:	b480      	push	{r7}
 8002260:	b083      	sub	sp, #12
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	2b01      	cmp	r3, #1
 8002270:	d101      	bne.n	8002276 <LL_ADC_IsEnabled+0x18>
 8002272:	2301      	movs	r3, #1
 8002274:	e000      	b.n	8002278 <LL_ADC_IsEnabled+0x1a>
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b02      	cmp	r3, #2
 8002296:	d101      	bne.n	800229c <LL_ADC_IsDisableOngoing+0x18>
 8002298:	2301      	movs	r3, #1
 800229a:	e000      	b.n	800229e <LL_ADC_IsDisableOngoing+0x1a>
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022ba:	f023 0317 	bic.w	r3, r3, #23
 80022be:	f043 0204 	orr.w	r2, r3, #4
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022e2:	f023 0317 	bic.w	r3, r3, #23
 80022e6:	f043 0210 	orr.w	r2, r3, #16
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 0304 	and.w	r3, r3, #4
 800230a:	2b04      	cmp	r3, #4
 800230c:	d101      	bne.n	8002312 <LL_ADC_REG_IsConversionOngoing+0x18>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 800232c:	2300      	movs	r3, #0
 800232e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002330:	2300      	movs	r3, #0
 8002332:	60bb      	str	r3, [r7, #8]
#if defined (ADC_SUPPORT_2_5_MSPS)
  uint32_t tmpCFGR2 = 0UL;
 8002334:	2300      	movs	r3, #0
 8002336:	613b      	str	r3, [r7, #16]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif

  /* Check ADC handle */
  if (hadc == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e189      	b.n	8002656 <HAL_ADC_Init+0x336>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon1));
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800234c:	2b00      	cmp	r3, #0
 800234e:	d109      	bne.n	8002364 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fb57 	bl	8001a04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff3c 	bl	80021e6 <LL_ADC_IsInternalRegulatorEnabled>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d115      	bne.n	80023a0 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff20 	bl	80021be <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800237e:	4b91      	ldr	r3, [pc, #580]	; (80025c4 <HAL_ADC_Init+0x2a4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	099b      	lsrs	r3, r3, #6
 8002384:	4a90      	ldr	r2, [pc, #576]	; (80025c8 <HAL_ADC_Init+0x2a8>)
 8002386:	fba2 2303 	umull	r2, r3, r2, r3
 800238a:	099b      	lsrs	r3, r3, #6
 800238c:	3301      	adds	r3, #1
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002392:	e002      	b.n	800239a <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	3b01      	subs	r3, #1
 8002398:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1f9      	bne.n	8002394 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff1e 	bl	80021e6 <LL_ADC_IsInternalRegulatorEnabled>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10d      	bne.n	80023cc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023b4:	f043 0210 	orr.w	r2, r3, #16
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	649a      	str	r2, [r3, #72]	; 0x48

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c0:	f043 0201 	orr.w	r2, r3, #1
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	64da      	str	r2, [r3, #76]	; 0x4c

    tmp_hal_status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ff92 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 80023d6:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023dc:	f003 0310 	and.w	r3, r3, #16
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f040 812f 	bne.w	8002644 <HAL_ADC_Init+0x324>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f040 812b 	bne.w	8002644 <HAL_ADC_Init+0x324>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023f2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023f6:	f043 0202 	orr.w	r2, r3, #2
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	649a      	str	r2, [r3, #72]	; 0x48
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ff2b 	bl	800225e <LL_ADC_IsEnabled>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d138      	bne.n	8002480 <HAL_ADC_Init+0x160>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f023 0118 	bic.w	r1, r3, #24
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	430a      	orrs	r2, r1
 8002422:	60da      	str	r2, [r3, #12]
      /*  - oversampling enable                                               */
      /*  - oversampling ratio                                                */
      /*  - oversampling shift                                                */
      /*  - oversampling discontinuous mode (triggered mode)                  */
      /*  - trigger frequency mode                                            */
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002430:	4313      	orrs	r3, r2
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
                    );
      
      MODIFY_REG(hadc->Instance->CFGR2,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	430a      	orrs	r2, r1
 800244a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_LFTRIG     ,
                 tmpCFGR2              );
      
      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8002454:	d014      	beq.n	8002480 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800245a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800245e:	d00f      	beq.n	8002480 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002464:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002468:	d00a      	beq.n	8002480 <HAL_ADC_Init+0x160>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 800246a:	4b58      	ldr	r3, [pc, #352]	; (80025cc <HAL_ADC_Init+0x2ac>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800247a:	4954      	ldr	r1, [pc, #336]	; (80025cc <HAL_ADC_Init+0x2ac>)
 800247c:	4313      	orrs	r3, r2
 800247e:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	7e1b      	ldrb	r3, [r3, #24]
 8002484:	039a      	lsls	r2, r3, #14
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	7e5b      	ldrb	r3, [r3, #25]
 800248a:	03db      	lsls	r3, r3, #15
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800248c:	431a      	orrs	r2, r3
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7e9b      	ldrb	r3, [r3, #26]
 8002492:	035b      	lsls	r3, r3, #13
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002494:	4313      	orrs	r3, r2
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800249a:	2a00      	cmp	r2, #0
 800249c:	d002      	beq.n	80024a4 <HAL_ADC_Init+0x184>
 800249e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024a2:	e000      	b.n	80024a6 <HAL_ADC_Init+0x186>
 80024a4:	2200      	movs	r2, #0
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80024a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                            |
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68db      	ldr	r3, [r3, #12]
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80024ac:	431a      	orrs	r2, r3
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	da04      	bge.n	80024c0 <HAL_ADC_Init+0x1a0>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024be:	e001      	b.n	80024c4 <HAL_ADC_Init+0x1a4>
 80024c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                hadc->Init.DataAlign                                            |
 80024c4:	431a      	orrs	r2, r3
                ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80024cc:	005b      	lsls	r3, r3, #1
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80024ce:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d114      	bne.n	800250a <HAL_ADC_Init+0x1ea>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	7e9b      	ldrb	r3, [r3, #26]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d104      	bne.n	80024f2 <HAL_ADC_Init+0x1d2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR |= ADC_CFGR1_DISCEN;
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ee:	61bb      	str	r3, [r7, #24]
 80024f0:	e00b      	b.n	800250a <HAL_ADC_Init+0x1ea>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024f6:	f043 0220 	orr.w	r2, r3, #32
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	649a      	str	r2, [r3, #72]	; 0x48
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002502:	f043 0201 	orr.w	r2, r3, #1
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	2b00      	cmp	r3, #0
 8002510:	d009      	beq.n	8002526 <HAL_ADC_Init+0x206>
    {
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002516:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge );
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800251e:	4313      	orrs	r3, r2
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	4313      	orrs	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8002530:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	69b9      	ldr	r1, [r7, #24]
 800253a:	430b      	orrs	r3, r1
 800253c:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002546:	461a      	mov	r2, r3
 8002548:	2100      	movs	r1, #0
 800254a:	f7ff fda0 	bl	800208e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002556:	461a      	mov	r2, r3
 8002558:	491d      	ldr	r1, [pc, #116]	; (80025d0 <HAL_ADC_Init+0x2b0>)
 800255a:	f7ff fd98 	bl	800208e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d108      	bne.n	8002578 <HAL_ADC_Init+0x258>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f062 020f 	orn	r2, r2, #15
 8002574:	629a      	str	r2, [r3, #40]	; 0x28
 8002576:	e040      	b.n	80025fa <HAL_ADC_Init+0x2da>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002580:	d13b      	bne.n	80025fa <HAL_ADC_Init+0x2da>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	e00c      	b.n	80025a2 <HAL_ADC_Init+0x282>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	fa22 f303 	lsr.w	r3, r2, r3
 8002594:	f003 030f 	and.w	r3, r3, #15
 8002598:	2b0f      	cmp	r3, #15
 800259a:	d006      	beq.n	80025aa <HAL_ADC_Init+0x28a>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	3301      	adds	r3, #1
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2b07      	cmp	r3, #7
 80025a6:	d9ef      	bls.n	8002588 <HAL_ADC_Init+0x268>
 80025a8:	e000      	b.n	80025ac <HAL_ADC_Init+0x28c>
        {
          break;
 80025aa:	bf00      	nop
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d110      	bne.n	80025d4 <HAL_ADC_Init+0x2b4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f062 020f 	orn	r2, r2, #15
 80025c0:	629a      	str	r2, [r3, #40]	; 0x28
 80025c2:	e01a      	b.n	80025fa <HAL_ADC_Init+0x2da>
 80025c4:	20000004 	.word	0x20000004
 80025c8:	053e2d63 	.word	0x053e2d63
 80025cc:	40012700 	.word	0x40012700
 80025d0:	07ffff04 	.word	0x07ffff04
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	3b01      	subs	r3, #1
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	f003 031c 	and.w	r3, r3, #28
 80025e6:	f06f 020f 	mvn.w	r2, #15
 80025ea:	fa02 f103 	lsl.w	r1, r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR').                                  */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	4b17      	ldr	r3, [pc, #92]	; (8002660 <HAL_ADC_Init+0x340>)
 8002602:	4013      	ands	r3, r2
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	429a      	cmp	r2, r3
 8002608:	d10b      	bne.n	8002622 <HAL_ADC_Init+0x302>
         == tmpCFGR)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002614:	f023 0303 	bic.w	r3, r3, #3
 8002618:	f043 0201 	orr.w	r2, r3, #1
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002620:	e018      	b.n	8002654 <HAL_ADC_Init+0x334>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002626:	f023 0312 	bic.w	r3, r3, #18
 800262a:	f043 0210 	orr.w	r2, r3, #16
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002636:	f043 0201 	orr.w	r2, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	64da      	str	r2, [r3, #76]	; 0x4c
      
      tmp_hal_status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002642:	e007      	b.n	8002654 <HAL_ADC_Init+0x334>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002648:	f043 0210 	orr.w	r2, r3, #16
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	649a      	str	r2, [r3, #72]	; 0x48

    tmp_hal_status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002654:	7ffb      	ldrb	r3, [r7, #31]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3720      	adds	r7, #32
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	833fffe7 	.word	0x833fffe7

08002664 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fe42 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d132      	bne.n	80026e2 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_ADC_Start+0x26>
 8002686:	2302      	movs	r3, #2
 8002688:	e02e      	b.n	80026e8 <HAL_ADC_Start+0x84>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 fb0c 	bl	8002cb0 <ADC_Enable>
 8002698:	4603      	mov	r3, r0
 800269a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d11a      	bne.n	80026d8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026a6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026aa:	f023 0301 	bic.w	r3, r3, #1
 80026ae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
#if defined (ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	64da      	str	r2, [r3, #76]	; 0x4c
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	221c      	movs	r2, #28
 80026c2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fdea 	bl	80022aa <LL_ADC_REG_StartConversion>
 80026d6:	e006      	b.n	80026e6 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026e0:	e001      	b.n	80026e6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026e2:	2302      	movs	r3, #2
 80026e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Stop+0x16>
 8002702:	2302      	movs	r3, #2
 8002704:	e023      	b.n	800274e <HAL_ADC_Stop+0x5e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

#if defined (ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 800270e:	2101      	movs	r1, #1
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fa8d 	bl	8002c30 <ADC_ConversionStop>
 8002716:	4603      	mov	r3, r0
 8002718:	73fb      	strb	r3, [r7, #15]
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800271a:	7bfb      	ldrb	r3, [r7, #15]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d111      	bne.n	8002744 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 fb43 	bl	8002dac <ADC_Disable>
 8002726:	4603      	mov	r3, r0
 8002728:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d109      	bne.n	8002744 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
#if defined (ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002734:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002738:	f023 0301 	bic.w	r3, r3, #1
 800273c:	f043 0201 	orr.w	r2, r3, #1
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return tmp_hal_status;
 800274c:	7bfb      	ldrb	r3, [r7, #15]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b084      	sub	sp, #16
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	2b08      	cmp	r3, #8
 8002766:	d102      	bne.n	800276e <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002768:	2308      	movs	r3, #8
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	e010      	b.n	8002790 <HAL_ADC_PollForConversion+0x3a>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_ADC_PollForConversion+0x36>
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002780:	f043 0220 	orr.w	r2, r3, #32
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	649a      	str	r2, [r3, #72]	; 0x48

      return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e06d      	b.n	8002868 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800278c:	2304      	movs	r3, #4
 800278e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002790:	f7ff fc20 	bl	8001fd4 <HAL_GetTick>
 8002794:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002796:	e021      	b.n	80027dc <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279e:	d01d      	beq.n	80027dc <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80027a0:	f7ff fc18 	bl	8001fd4 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d302      	bcc.n	80027b6 <HAL_ADC_PollForConversion+0x60>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d112      	bne.n	80027dc <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10b      	bne.n	80027dc <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027c8:	f043 0204 	orr.w	r2, r3, #4
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e045      	b.n	8002868 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0d6      	beq.n	8002798 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fc66 	bl	80020cc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d01c      	beq.n	8002840 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	7e9b      	ldrb	r3, [r3, #26]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d118      	bne.n	8002840 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	2b08      	cmp	r3, #8
 800281a:	d111      	bne.n	8002840 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002820:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	649a      	str	r2, [r3, #72]	; 0x48

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800282c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002838:	f043 0201 	orr.w	r2, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	649a      	str	r2, [r3, #72]	; 0x48
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2b08      	cmp	r3, #8
 8002844:	d104      	bne.n	8002850 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2208      	movs	r2, #8
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	e00a      	b.n	8002866 <HAL_ADC_PollForConversion+0x110>
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d103      	bne.n	8002866 <HAL_ADC_PollForConversion+0x110>
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
#endif
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	220c      	movs	r2, #12
 8002864:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff fd3a 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d15a      	bne.n	8002942 <HAL_ADC_Start_DMA+0xd2>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002892:	2b01      	cmp	r3, #1
 8002894:	d101      	bne.n	800289a <HAL_ADC_Start_DMA+0x2a>
 8002896:	2302      	movs	r3, #2
 8002898:	e056      	b.n	8002948 <HAL_ADC_Start_DMA+0xd8>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fa04 	bl	8002cb0 <ADC_Enable>
 80028a8:	4603      	mov	r3, r0
 80028aa:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d142      	bne.n	8002938 <HAL_ADC_Start_DMA+0xc8>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80028ba:	f023 0301 	bic.w	r3, r3, #1
 80028be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	649a      	str	r2, [r3, #72]	; 0x48
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

#if defined (ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	64da      	str	r2, [r3, #76]	; 0x4c
          ADC_CLEAR_ERRORCODE(hadc);
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	4a1f      	ldr	r2, [pc, #124]	; (8002950 <HAL_ADC_Start_DMA+0xe0>)
 80028d2:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	4a1e      	ldr	r2, [pc, #120]	; (8002954 <HAL_ADC_Start_DMA+0xe4>)
 80028da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	4a1d      	ldr	r2, [pc, #116]	; (8002958 <HAL_ADC_Start_DMA+0xe8>)
 80028e2:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	221c      	movs	r2, #28
 80028ea:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0210 	orr.w	r2, r2, #16
 8002902:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if defined (ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0201 	orr.w	r2, r2, #1
 8002912:	60da      	str	r2, [r3, #12]
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
#endif

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	3340      	adds	r3, #64	; 0x40
 800291e:	4619      	mov	r1, r3
 8002920:	68ba      	ldr	r2, [r7, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f000 fc9a 	bl	800325c <HAL_DMA_Start_IT>
 8002928:	4603      	mov	r3, r0
 800292a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff fcba 	bl	80022aa <LL_ADC_REG_StartConversion>
 8002936:	e006      	b.n	8002946 <HAL_ADC_Start_DMA+0xd6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002940:	e001      	b.n	8002946 <HAL_ADC_Start_DMA+0xd6>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002942:	2302      	movs	r3, #2
 8002944:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002946:	7dfb      	ldrb	r3, [r7, #23]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	08002e6b 	.word	0x08002e6b
 8002954:	08002f33 	.word	0x08002f33
 8002958:	08002f4f 	.word	0x08002f4f

0800295c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800299e:	b480      	push	{r7}
 80029a0:	b083      	sub	sp, #12
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
#if defined (ADC_SUPPORT_2_5_MSPS)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(hadc, sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));
  
  if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x28>
 80029d8:	2302      	movs	r3, #2
 80029da:	e114      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x252>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fc86 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f040 80fb 	bne.w	8002bec <HAL_ADC_ConfigChannel+0x238>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	f000 80b3 	beq.w	8002b66 <HAL_ADC_ConfigChannel+0x1b2>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a08:	d004      	beq.n	8002a14 <HAL_ADC_ConfigChannel+0x60>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a0e:	4a80      	ldr	r2, [pc, #512]	; (8002c10 <HAL_ADC_ConfigChannel+0x25c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d108      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4610      	mov	r0, r2
 8002a20:	f7ff fb89 	bl	8002136 <LL_ADC_REG_SetSequencerChAdd>
 8002a24:	e041      	b.n	8002aaa <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 031f 	and.w	r3, r3, #31
 8002a32:	210f      	movs	r1, #15
 8002a34:	fa01 f303 	lsl.w	r3, r1, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	401a      	ands	r2, r3
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d105      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0xa0>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	f003 031f 	and.w	r3, r3, #31
 8002a52:	e011      	b.n	8002a78 <HAL_ADC_ConfigChannel+0xc4>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	fa93 f3a3 	rbit	r3, r3
 8002a60:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8002a6c:	2320      	movs	r3, #32
 8002a6e:	e003      	b.n	8002a78 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fab3 f383 	clz	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	6839      	ldr	r1, [r7, #0]
 8002a7a:	6849      	ldr	r1, [r1, #4]
 8002a7c:	f001 011f 	and.w	r1, r1, #31
 8002a80:	408b      	lsls	r3, r1
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	1c5a      	adds	r2, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	69db      	ldr	r3, [r3, #28]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d808      	bhi.n	8002aaa <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6859      	ldr	r1, [r3, #4]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f7ff fb24 	bl	80020f2 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f7ff fb64 	bl	8002184 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4b54      	ldr	r3, [pc, #336]	; (8002c14 <HAL_ADC_ConfigChannel+0x260>)
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f000 8099 	beq.w	8002bfc <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aca:	4853      	ldr	r0, [pc, #332]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002acc:	f7ff fad1 	bl	8002072 <LL_ADC_GetCommonPathInternalCh>
 8002ad0:	61b8      	str	r0, [r7, #24]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a51      	ldr	r2, [pc, #324]	; (8002c1c <HAL_ADC_ConfigChannel+0x268>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d120      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x16a>
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d11b      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x16a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002aec:	4619      	mov	r1, r3
 8002aee:	484a      	ldr	r0, [pc, #296]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002af0:	f7ff faac 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002af4:	4b4a      	ldr	r3, [pc, #296]	; (8002c20 <HAL_ADC_ConfigChannel+0x26c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	099b      	lsrs	r3, r3, #6
 8002afa:	4a4a      	ldr	r2, [pc, #296]	; (8002c24 <HAL_ADC_ConfigChannel+0x270>)
 8002afc:	fba2 2303 	umull	r2, r3, r2, r3
 8002b00:	099b      	lsrs	r3, r3, #6
 8002b02:	1c5a      	adds	r2, r3, #1
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 8002b0e:	e002      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x162>
          {
            wait_loop_index--;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	3b01      	subs	r3, #1
 8002b14:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f9      	bne.n	8002b10 <HAL_ADC_ConfigChannel+0x15c>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b1c:	e06e      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a41      	ldr	r2, [pc, #260]	; (8002c28 <HAL_ADC_ConfigChannel+0x274>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d10c      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x18e>
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d107      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4837      	ldr	r0, [pc, #220]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002b3c:	f7ff fa86 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
 8002b40:	e05c      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a39      	ldr	r2, [pc, #228]	; (8002c2c <HAL_ADC_ConfigChannel+0x278>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d157      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d152      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	482e      	ldr	r0, [pc, #184]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002b60:	f7ff fa74 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
 8002b64:	e04a      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b6e:	d004      	beq.n	8002b7a <HAL_ADC_ConfigChannel+0x1c6>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002b74:	4a26      	ldr	r2, [pc, #152]	; (8002c10 <HAL_ADC_ConfigChannel+0x25c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d107      	bne.n	8002b8a <HAL_ADC_ConfigChannel+0x1d6>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4619      	mov	r1, r3
 8002b84:	4610      	mov	r0, r2
 8002b86:	f7ff fae9 	bl	800215c <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	4b21      	ldr	r3, [pc, #132]	; (8002c14 <HAL_ADC_ConfigChannel+0x260>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d032      	beq.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b96:	4820      	ldr	r0, [pc, #128]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002b98:	f7ff fa6b 	bl	8002072 <LL_ADC_GetCommonPathInternalCh>
 8002b9c:	61b8      	str	r0, [r7, #24]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a1e      	ldr	r2, [pc, #120]	; (8002c1c <HAL_ADC_ConfigChannel+0x268>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d107      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x204>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4819      	ldr	r0, [pc, #100]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002bb2:	f7ff fa4b 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
 8002bb6:	e021      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1a      	ldr	r2, [pc, #104]	; (8002c28 <HAL_ADC_ConfigChannel+0x274>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d107      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4813      	ldr	r0, [pc, #76]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002bcc:	f7ff fa3e 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
 8002bd0:	e014      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <HAL_ADC_ConfigChannel+0x278>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d10f      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002be2:	4619      	mov	r1, r3
 8002be4:	480c      	ldr	r0, [pc, #48]	; (8002c18 <HAL_ADC_ConfigChannel+0x264>)
 8002be6:	f7ff fa31 	bl	800204c <LL_ADC_SetCommonPathInternalCh>
 8002bea:	e007      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x248>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bf0:	f043 0220 	orr.w	r2, r3, #32
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	649a      	str	r2, [r3, #72]	; 0x48
    
    tmp_hal_status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8002c04:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3720      	adds	r7, #32
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	80000004 	.word	0x80000004
 8002c14:	80080000 	.word	0x80080000
 8002c18:	40012700 	.word	0x40012700
 8002c1c:	b0001000 	.word	0xb0001000
 8002c20:	20000004 	.word	0x20000004
 8002c24:	053e2d63 	.word	0x053e2d63
 8002c28:	b8004000 	.word	0xb8004000
 8002c2c:	b4002000 	.word	0xb4002000

08002c30 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB serie, parameter not available on devices: STM32WB10xx, STM32WB15xx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fb5b 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d02c      	beq.n	8002ca4 <ADC_ConversionStop+0x74>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fb18 	bl	8002284 <LL_ADC_IsDisableOngoing>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d104      	bne.n	8002c64 <ADC_ConversionStop+0x34>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fb37 	bl	80022d2 <LL_ADC_REG_StopConversion>
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c64:	f7ff f9b6 	bl	8001fd4 <HAL_GetTick>
 8002c68:	60f8      	str	r0, [r7, #12]
    
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002c6a:	e014      	b.n	8002c96 <ADC_ConversionStop+0x66>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002c6c:	f7ff f9b2 	bl	8001fd4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b05      	cmp	r3, #5
 8002c78:	d90d      	bls.n	8002c96 <ADC_ConversionStop+0x66>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c7e:	f043 0210 	orr.w	r2, r3, #16
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	649a      	str	r2, [r3, #72]	; 0x48
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8a:	f043 0201 	orr.w	r2, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	64da      	str	r2, [r3, #76]	; 0x4c
        
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e007      	b.n	8002ca6 <ADC_ConversionStop+0x76>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1e3      	bne.n	8002c6c <ADC_ConversionStop+0x3c>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff facc 	bl	800225e <LL_ADC_IsEnabled>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d162      	bne.n	8002d92 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	4b32      	ldr	r3, [pc, #200]	; (8002d9c <ADC_Enable+0xec>)
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00d      	beq.n	8002cf6 <ADC_Enable+0x46>
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cde:	f043 0210 	orr.w	r2, r3, #16
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	649a      	str	r2, [r3, #72]	; 0x48

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	64da      	str	r2, [r3, #76]	; 0x4c

      return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e04e      	b.n	8002d94 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fa87 	bl	800220e <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d00:	4827      	ldr	r0, [pc, #156]	; (8002da0 <ADC_Enable+0xf0>)
 8002d02:	f7ff f9b6 	bl	8002072 <LL_ADC_GetCommonPathInternalCh>
 8002d06:	4603      	mov	r3, r0
 8002d08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00f      	beq.n	8002d30 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d10:	4b24      	ldr	r3, [pc, #144]	; (8002da4 <ADC_Enable+0xf4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	4a24      	ldr	r2, [pc, #144]	; (8002da8 <ADC_Enable+0xf8>)
 8002d18:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	3301      	adds	r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002d22:	e002      	b.n	8002d2a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f9      	bne.n	8002d24 <ADC_Enable+0x74>
    }

#if defined (ADC_SUPPORT_2_5_MSPS)
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7e5b      	ldrb	r3, [r3, #25]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d02c      	beq.n	8002d92 <ADC_Enable+0xe2>
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002d38:	f7ff f94c 	bl	8001fd4 <HAL_GetTick>
 8002d3c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d3e:	e021      	b.n	8002d84 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff fa8a 	bl	800225e <LL_ADC_IsEnabled>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d104      	bne.n	8002d5a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fa5a 	bl	800220e <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d5a:	f7ff f93b 	bl	8001fd4 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d90d      	bls.n	8002d84 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d6c:	f043 0210 	orr.w	r2, r3, #16
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d78:	f043 0201 	orr.w	r2, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e007      	b.n	8002d94 <ADC_Enable+0xe4>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d1d6      	bne.n	8002d40 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	80000017 	.word	0x80000017
 8002da0:	40012700 	.word	0x40012700
 8002da4:	20000004 	.word	0x20000004
 8002da8:	053e2d63 	.word	0x053e2d63

08002dac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fa63 	bl	8002284 <LL_ADC_IsDisableOngoing>
 8002dbe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fa4a 	bl	800225e <LL_ADC_IsEnabled>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d047      	beq.n	8002e60 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d144      	bne.n	8002e60 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 0305 	and.w	r3, r3, #5
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d10c      	bne.n	8002dfe <ADC_Disable+0x52>
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#endif
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff fa24 	bl	8002236 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2203      	movs	r2, #3
 8002df4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002df6:	f7ff f8ed 	bl	8001fd4 <HAL_GetTick>
 8002dfa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002dfc:	e029      	b.n	8002e52 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e02:	f043 0210 	orr.w	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	649a      	str	r2, [r3, #72]	; 0x48
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e0e:	f043 0201 	orr.w	r2, r3, #1
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	64da      	str	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e023      	b.n	8002e62 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e1a:	f7ff f8db 	bl	8001fd4 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d914      	bls.n	8002e52 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00d      	beq.n	8002e52 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e3a:	f043 0210 	orr.w	r2, r3, #16
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	649a      	str	r2, [r3, #72]	; 0x48

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e46:	f043 0201 	orr.w	r2, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	64da      	str	r2, [r3, #76]	; 0x4c

          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e007      	b.n	8002e62 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1dc      	bne.n	8002e1a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b084      	sub	sp, #16
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e76:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d143      	bne.n	8002f0c <ADC_DMAConvCplt+0xa2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e88:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(   (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff f919 	bl	80020cc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d031      	beq.n	8002f04 <ADC_DMAConvCplt+0x9a>
       && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	7e9b      	ldrb	r3, [r3, #26]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d12d      	bne.n	8002f04 <ADC_DMAConvCplt+0x9a>
      )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0308 	and.w	r3, r3, #8
 8002eb2:	2b08      	cmp	r3, #8
 8002eb4:	d126      	bne.n	8002f04 <ADC_DMAConvCplt+0x9a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fa1d 	bl	80022fa <LL_ADC_REG_IsConversionOngoing>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d112      	bne.n	8002eec <ADC_DMAConvCplt+0x82>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 020c 	bic.w	r2, r2, #12
 8002ed4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ede:	f023 0301 	bic.w	r3, r3, #1
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	649a      	str	r2, [r3, #72]	; 0x48
 8002eea:	e00b      	b.n	8002f04 <ADC_DMAConvCplt+0x9a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef0:	f043 0220 	orr.w	r2, r3, #32
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002efc:	f043 0201 	orr.w	r2, r3, #1
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f7ff fd36 	bl	8002976 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002f0a:	e00e      	b.n	8002f2a <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f10:	f003 0310 	and.w	r3, r3, #16
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <ADC_DMAConvCplt+0xb6>
      HAL_ADC_ErrorCallback(hadc);
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f7ff fd40 	bl	800299e <HAL_ADC_ErrorCallback>
}
 8002f1e:	e004      	b.n	8002f2a <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b084      	sub	sp, #16
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f7ff fd22 	bl	800298a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f46:	bf00      	nop
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6c:	f043 0204 	orr.w	r2, r3, #4
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f7ff fd12 	bl	800299e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f7a:	bf00      	nop
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f94:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fb6:	4a04      	ldr	r2, [pc, #16]	; (8002fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	60d3      	str	r3, [r2, #12]
}
 8002fbc:	bf00      	nop
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	e000ed00 	.word	0xe000ed00

08002fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd0:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	0a1b      	lsrs	r3, r3, #8
 8002fd6:	f003 0307 	and.w	r3, r3, #7
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	db0b      	blt.n	8003012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	f003 021f 	and.w	r2, r3, #31
 8003000:	4907      	ldr	r1, [pc, #28]	; (8003020 <__NVIC_EnableIRQ+0x38>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	095b      	lsrs	r3, r3, #5
 8003008:	2001      	movs	r0, #1
 800300a:	fa00 f202 	lsl.w	r2, r0, r2
 800300e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	e000e100 	.word	0xe000e100

08003024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	6039      	str	r1, [r7, #0]
 800302e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003034:	2b00      	cmp	r3, #0
 8003036:	db0a      	blt.n	800304e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	b2da      	uxtb	r2, r3
 800303c:	490c      	ldr	r1, [pc, #48]	; (8003070 <__NVIC_SetPriority+0x4c>)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	0112      	lsls	r2, r2, #4
 8003044:	b2d2      	uxtb	r2, r2
 8003046:	440b      	add	r3, r1
 8003048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800304c:	e00a      	b.n	8003064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	b2da      	uxtb	r2, r3
 8003052:	4908      	ldr	r1, [pc, #32]	; (8003074 <__NVIC_SetPriority+0x50>)
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	f003 030f 	and.w	r3, r3, #15
 800305a:	3b04      	subs	r3, #4
 800305c:	0112      	lsls	r2, r2, #4
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	440b      	add	r3, r1
 8003062:	761a      	strb	r2, [r3, #24]
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	e000e100 	.word	0xe000e100
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003078:	b480      	push	{r7}
 800307a:	b089      	sub	sp, #36	; 0x24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	f1c3 0307 	rsb	r3, r3, #7
 8003092:	2b04      	cmp	r3, #4
 8003094:	bf28      	it	cs
 8003096:	2304      	movcs	r3, #4
 8003098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	3304      	adds	r3, #4
 800309e:	2b06      	cmp	r3, #6
 80030a0:	d902      	bls.n	80030a8 <NVIC_EncodePriority+0x30>
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	3b03      	subs	r3, #3
 80030a6:	e000      	b.n	80030aa <NVIC_EncodePriority+0x32>
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ac:	f04f 32ff 	mov.w	r2, #4294967295
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	fa02 f303 	lsl.w	r3, r2, r3
 80030b6:	43da      	mvns	r2, r3
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	401a      	ands	r2, r3
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c0:	f04f 31ff 	mov.w	r1, #4294967295
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ca:	43d9      	mvns	r1, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d0:	4313      	orrs	r3, r2
         );
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3724      	adds	r7, #36	; 0x24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b082      	sub	sp, #8
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff ff4c 	bl	8002f84 <__NVIC_SetPriorityGrouping>
}
 80030ec:	bf00      	nop
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
 8003100:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003102:	f7ff ff63 	bl	8002fcc <__NVIC_GetPriorityGrouping>
 8003106:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	68b9      	ldr	r1, [r7, #8]
 800310c:	6978      	ldr	r0, [r7, #20]
 800310e:	f7ff ffb3 	bl	8003078 <NVIC_EncodePriority>
 8003112:	4602      	mov	r2, r0
 8003114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003118:	4611      	mov	r1, r2
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff ff82 	bl	8003024 <__NVIC_SetPriority>
}
 8003120:	bf00      	nop
 8003122:	3718      	adds	r7, #24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff ff56 	bl	8002fe8 <__NVIC_EnableIRQ>
}
 800313c:	bf00      	nop
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e078      	b.n	8003248 <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	4b3c      	ldr	r3, [pc, #240]	; (8003250 <HAL_DMA_Init+0x10c>)
 800315e:	4413      	add	r3, r2
 8003160:	4a3c      	ldr	r2, [pc, #240]	; (8003254 <HAL_DMA_Init+0x110>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	009a      	lsls	r2, r3, #2
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a39      	ldr	r2, [pc, #228]	; (8003258 <HAL_DMA_Init+0x114>)
 8003172:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800318a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800318e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003198:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f9b0 	bl	800352c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031d4:	d102      	bne.n	80031dc <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031e4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80031e8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80031f2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d010      	beq.n	800321e <HAL_DMA_Init+0xda>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d80c      	bhi.n	800321e <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f9bd 	bl	8003584 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800321a:	605a      	str	r2, [r3, #4]
 800321c:	e008      	b.n	8003230 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	bffdfff8 	.word	0xbffdfff8
 8003254:	cccccccd 	.word	0xcccccccd
 8003258:	40020000 	.word	0x40020000

0800325c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <HAL_DMA_Start_IT+0x20>
 8003278:	2302      	movs	r3, #2
 800327a:	e066      	b.n	800334a <HAL_DMA_Start_IT+0xee>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b01      	cmp	r3, #1
 800328e:	d155      	bne.n	800333c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2202      	movs	r2, #2
 8003294:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0201 	bic.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f8fb 	bl	80034b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d008      	beq.n	80032d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f042 020e 	orr.w	r2, r2, #14
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	e00f      	b.n	80032f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f022 0204 	bic.w	r2, r2, #4
 80032e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 020a 	orr.w	r2, r2, #10
 80032f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d007      	beq.n	8003312 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800330c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003310:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003324:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003328:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0201 	orr.w	r2, r2, #1
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e005      	b.n	8003348 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003344:	2302      	movs	r3, #2
 8003346:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003348:	7dfb      	ldrb	r3, [r7, #23]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800336e:	f003 031c 	and.w	r3, r3, #28
 8003372:	2204      	movs	r2, #4
 8003374:	409a      	lsls	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d026      	beq.n	80033cc <HAL_DMA_IRQHandler+0x7a>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d021      	beq.n	80033cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0320 	and.w	r3, r3, #32
 8003392:	2b00      	cmp	r3, #0
 8003394:	d107      	bne.n	80033a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0204 	bic.w	r2, r2, #4
 80033a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033aa:	f003 021c 	and.w	r2, r3, #28
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	2104      	movs	r1, #4
 80033b4:	fa01 f202 	lsl.w	r2, r1, r2
 80033b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d071      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80033ca:	e06c      	b.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	f003 031c 	and.w	r3, r3, #28
 80033d4:	2202      	movs	r2, #2
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d02e      	beq.n	800343e <HAL_DMA_IRQHandler+0xec>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d029      	beq.n	800343e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0320 	and.w	r3, r3, #32
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10b      	bne.n	8003410 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 020a 	bic.w	r2, r2, #10
 8003406:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003414:	f003 021c 	and.w	r2, r3, #28
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	2102      	movs	r1, #2
 800341e:	fa01 f202 	lsl.w	r2, r1, r2
 8003422:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	2b00      	cmp	r3, #0
 8003432:	d038      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800343c:	e033      	b.n	80034a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	f003 031c 	and.w	r3, r3, #28
 8003446:	2208      	movs	r2, #8
 8003448:	409a      	lsls	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d02a      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d025      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 020e 	bic.w	r2, r2, #14
 800346a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003470:	f003 021c 	and.w	r2, r3, #28
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	2101      	movs	r1, #1
 800347a:	fa01 f202 	lsl.w	r2, r1, r2
 800347e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800349a:	2b00      	cmp	r3, #0
 800349c:	d004      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034a6:	bf00      	nop
 80034a8:	bf00      	nop
}
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80034c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d004      	beq.n	80034da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80034d8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	f003 021c 	and.w	r2, r3, #28
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	2101      	movs	r1, #1
 80034e8:	fa01 f202 	lsl.w	r2, r1, r2
 80034ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	683a      	ldr	r2, [r7, #0]
 80034f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	2b10      	cmp	r3, #16
 80034fc:	d108      	bne.n	8003510 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800350e:	e007      	b.n	8003520 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	60da      	str	r2, [r3, #12]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003538:	089b      	lsrs	r3, r3, #2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003540:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6493      	str	r3, [r2, #72]	; 0x48
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	3b08      	subs	r3, #8
 8003550:	4a0a      	ldr	r2, [pc, #40]	; (800357c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	091b      	lsrs	r3, r3, #4
 8003558:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a08      	ldr	r2, [pc, #32]	; (8003580 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800355e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f003 031f 	and.w	r3, r3, #31
 8003566:	2201      	movs	r2, #1
 8003568:	409a      	lsls	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800356e:	bf00      	nop
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	cccccccd 	.word	0xcccccccd
 8003580:	40020880 	.word	0x40020880

08003584 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003594:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	461a      	mov	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a09      	ldr	r2, [pc, #36]	; (80035cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80035a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	2201      	movs	r2, #1
 80035b4:	409a      	lsls	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	1000823f 	.word	0x1000823f
 80035cc:	40020940 	.word	0x40020940

080035d0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035da:	2300      	movs	r3, #0
 80035dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035de:	e146      	b.n	800386e <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	2101      	movs	r1, #1
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	fa01 f303 	lsl.w	r3, r1, r3
 80035ec:	4013      	ands	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8138 	beq.w	8003868 <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d005      	beq.n	8003610 <HAL_GPIO_Init+0x40>
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d130      	bne.n	8003672 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	2203      	movs	r2, #3
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4013      	ands	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	68da      	ldr	r2, [r3, #12]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003646:	2201      	movs	r2, #1
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43db      	mvns	r3, r3
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	4013      	ands	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	091b      	lsrs	r3, r3, #4
 800365c:	f003 0201 	and.w	r2, r3, #1
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b03      	cmp	r3, #3
 800367c:	d017      	beq.n	80036ae <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	2203      	movs	r2, #3
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	689a      	ldr	r2, [r3, #8]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f003 0303 	and.w	r3, r3, #3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d123      	bne.n	8003702 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	08da      	lsrs	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3208      	adds	r2, #8
 80036c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	220f      	movs	r2, #15
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	43db      	mvns	r3, r3
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4013      	ands	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	08da      	lsrs	r2, r3, #3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3208      	adds	r2, #8
 80036fc:	6939      	ldr	r1, [r7, #16]
 80036fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	2203      	movs	r2, #3
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	4013      	ands	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 0203 	and.w	r2, r3, #3
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4313      	orrs	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 8092 	beq.w	8003868 <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003744:	4a51      	ldr	r2, [pc, #324]	; (800388c <HAL_GPIO_Init+0x2bc>)
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	089b      	lsrs	r3, r3, #2
 800374a:	3302      	adds	r3, #2
 800374c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003750:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	220f      	movs	r2, #15
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4013      	ands	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800376e:	d013      	beq.n	8003798 <HAL_GPIO_Init+0x1c8>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a47      	ldr	r2, [pc, #284]	; (8003890 <HAL_GPIO_Init+0x2c0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d00d      	beq.n	8003794 <HAL_GPIO_Init+0x1c4>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a46      	ldr	r2, [pc, #280]	; (8003894 <HAL_GPIO_Init+0x2c4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d007      	beq.n	8003790 <HAL_GPIO_Init+0x1c0>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a45      	ldr	r2, [pc, #276]	; (8003898 <HAL_GPIO_Init+0x2c8>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d101      	bne.n	800378c <HAL_GPIO_Init+0x1bc>
 8003788:	2304      	movs	r3, #4
 800378a:	e006      	b.n	800379a <HAL_GPIO_Init+0x1ca>
 800378c:	2307      	movs	r3, #7
 800378e:	e004      	b.n	800379a <HAL_GPIO_Init+0x1ca>
 8003790:	2302      	movs	r3, #2
 8003792:	e002      	b.n	800379a <HAL_GPIO_Init+0x1ca>
 8003794:	2301      	movs	r3, #1
 8003796:	e000      	b.n	800379a <HAL_GPIO_Init+0x1ca>
 8003798:	2300      	movs	r3, #0
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	f002 0203 	and.w	r2, r2, #3
 80037a0:	0092      	lsls	r2, r2, #2
 80037a2:	4093      	lsls	r3, r2
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037aa:	4938      	ldr	r1, [pc, #224]	; (800388c <HAL_GPIO_Init+0x2bc>)
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	089b      	lsrs	r3, r3, #2
 80037b0:	3302      	adds	r3, #2
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80037b8:	4b38      	ldr	r3, [pc, #224]	; (800389c <HAL_GPIO_Init+0x2cc>)
 80037ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4313      	orrs	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037de:	4a2f      	ldr	r2, [pc, #188]	; (800389c <HAL_GPIO_Init+0x2cc>)
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 80037e6:	4b2d      	ldr	r3, [pc, #180]	; (800389c <HAL_GPIO_Init+0x2cc>)
 80037e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	4013      	ands	r3, r2
 80037f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800380c:	4a23      	ldr	r2, [pc, #140]	; (800389c <HAL_GPIO_Init+0x2cc>)
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003814:	4b21      	ldr	r3, [pc, #132]	; (800389c <HAL_GPIO_Init+0x2cc>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43db      	mvns	r3, r3
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	4013      	ands	r3, r2
 8003822:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x268>
        {
          temp |= iocurrent;
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003838:	4a18      	ldr	r2, [pc, #96]	; (800389c <HAL_GPIO_Init+0x2cc>)
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800383e:	4b17      	ldr	r3, [pc, #92]	; (800389c <HAL_GPIO_Init+0x2cc>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003862:	4a0e      	ldr	r2, [pc, #56]	; (800389c <HAL_GPIO_Init+0x2cc>)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	3301      	adds	r3, #1
 800386c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f aeb1 	bne.w	80035e0 <HAL_GPIO_Init+0x10>
  }
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40010000 	.word	0x40010000
 8003890:	48000400 	.word	0x48000400
 8003894:	48000800 	.word	0x48000800
 8003898:	48001000 	.word	0x48001000
 800389c:	58000800 	.word	0x58000800

080038a0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	460b      	mov	r3, r1
 80038aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	887b      	ldrh	r3, [r7, #2]
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
 80038bc:	e001      	b.n	80038c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	807b      	strh	r3, [r7, #2]
 80038dc:	4613      	mov	r3, r2
 80038de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038e0:	787b      	ldrb	r3, [r7, #1]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038e6:	887a      	ldrh	r2, [r7, #2]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038ec:	e002      	b.n	80038f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038ee:	887a      	ldrh	r2, [r7, #2]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003904:	4b05      	ldr	r3, [pc, #20]	; (800391c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a04      	ldr	r2, [pc, #16]	; (800391c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800390a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390e:	6013      	str	r3, [r2, #0]
}
 8003910:	bf00      	nop
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	58000400 	.word	0x58000400

08003920 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800392e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003932:	d101      	bne.n	8003938 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003934:	2301      	movs	r3, #1
 8003936:	e000      	b.n	800393a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003948:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003956:	6013      	str	r3, [r2, #0]
}
 8003958:	bf00      	nop
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003966:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003970:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003974:	6013      	str	r3, [r2, #0]
}
 8003976:	bf00      	nop
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003992:	d101      	bne.n	8003998 <LL_RCC_HSE_IsReady+0x18>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <LL_RCC_HSE_IsReady+0x1a>
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80039a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b6:	6013      	str	r3, [r2, #0]
}
 80039b8:	bf00      	nop
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80039c2:	b480      	push	{r7}
 80039c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80039c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039d4:	6013      	str	r3, [r2, #0]
}
 80039d6:	bf00      	nop
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80039e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f2:	d101      	bne.n	80039f8 <LL_RCC_HSI_IsReady+0x18>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <LL_RCC_HSI_IsReady+0x1a>
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003a0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	061b      	lsls	r3, r3, #24
 8003a1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	604b      	str	r3, [r1, #4]
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a46:	bf00      	nop
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a60:	f023 0301 	bic.w	r3, r3, #1
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a68:	bf00      	nop
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8003a72:	b480      	push	{r7}
 8003a74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a82:	f043 0304 	orr.w	r3, r3, #4
 8003a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003aa4:	f023 0304 	bic.w	r3, r3, #4
 8003aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d101      	bne.n	8003ace <LL_RCC_LSE_IsReady+0x18>
 8003aca:	2301      	movs	r3, #1
 8003acc:	e000      	b.n	8003ad0 <LL_RCC_LSE_IsReady+0x1a>
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8003ada:	b480      	push	{r7}
 8003adc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003ade:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ae6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003af2:	bf00      	nop
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003b00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b0c:	f023 0301 	bic.w	r3, r3, #1
 8003b10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003b14:	bf00      	nop
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d101      	bne.n	8003b36 <LL_RCC_LSI1_IsReady+0x18>
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <LL_RCC_LSI1_IsReady+0x1a>
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr

08003b42 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8003b42:	b480      	push	{r7}
 8003b44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003b46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b52:	f043 0304 	orr.w	r3, r3, #4
 8003b56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003b5a:	bf00      	nop
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003b68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b74:	f023 0304 	bic.w	r3, r3, #4
 8003b78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003b7c:	bf00      	nop
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8003b86:	b480      	push	{r7}
 8003b88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b08      	cmp	r3, #8
 8003b98:	d101      	bne.n	8003b9e <LL_RCC_LSI2_IsReady+0x18>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <LL_RCC_LSI2_IsReady+0x1a>
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bba:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	021b      	lsls	r3, r3, #8
 8003bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003be6:	f043 0301 	orr.w	r3, r3, #1
 8003bea:	6013      	str	r3, [r2, #0]
}
 8003bec:	bf00      	nop
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c04:	f023 0301 	bic.w	r3, r3, #1
 8003c08:	6013      	str	r3, [r2, #0]
}
 8003c0a:	bf00      	nop
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003c18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d101      	bne.n	8003c2a <LL_RCC_MSI_IsReady+0x16>
 8003c26:	2301      	movs	r3, #1
 8003c28:	e000      	b.n	8003c2c <LL_RCC_MSI_IsReady+0x18>
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003c3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	600b      	str	r3, [r1, #0]
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003c64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c6e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2bb0      	cmp	r3, #176	; 0xb0
 8003c74:	d901      	bls.n	8003c7a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8003c76:	23b0      	movs	r3, #176	; 0xb0
 8003c78:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8003c7a:	687b      	ldr	r3, [r7, #4]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003c90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	021b      	lsls	r3, r3, #8
 8003c9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	604b      	str	r3, [r1, #4]
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f023 0203 	bic.w	r2, r3, #3
 8003cc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	608b      	str	r3, [r1, #8]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 030c 	and.w	r3, r3, #12
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	b083      	sub	sp, #12
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	608b      	str	r3, [r1, #8]
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d26:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003d2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d52:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003d56:	f023 020f 	bic.w	r2, r3, #15
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d62:	4313      	orrs	r3, r2
 8003d64:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	608b      	str	r3, [r1, #8]
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003da4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	608b      	str	r3, [r1, #8]
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8003de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003de4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003de8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8003df6:	b480      	push	{r7}
 8003df8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003dfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dfe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003e12:	b480      	push	{r7}
 8003e14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003e16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003e2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003e42:	b480      	push	{r7}
 8003e44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e54:	6013      	str	r3, [r2, #0]
}
 8003e56:	bf00      	nop
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e72:	6013      	str	r3, [r2, #0]
}
 8003e74:	bf00      	nop
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003e82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e90:	d101      	bne.n	8003e96 <LL_RCC_PLL_IsReady+0x18>
 8003e92:	2301      	movs	r3, #1
 8003e94:	e000      	b.n	8003e98 <LL_RCC_PLL_IsReady+0x1a>
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003ea6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	0a1b      	lsrs	r3, r3, #8
 8003eae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003ed8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f16:	d101      	bne.n	8003f1c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003f2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f30:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f3c:	d101      	bne.n	8003f42 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f56:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f62:	d101      	bne.n	8003f68 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003f64:	2301      	movs	r3, #1
 8003f66:	e000      	b.n	8003f6a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003f78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f86:	d101      	bne.n	8003f8c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fa6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003faa:	d101      	bne.n	8003fb0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fbc:	b590      	push	{r4, r7, lr}
 8003fbe:	b08d      	sub	sp, #52	; 0x34
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e33b      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0320 	and.w	r3, r3, #32
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 8092 	beq.w	8004100 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fdc:	f7ff fe7d 	bl	8003cda <LL_RCC_GetSysClkSource>
 8003fe0:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fe2:	f7ff ff83 	bl	8003eec <LL_RCC_PLL_GetMainSource>
 8003fe6:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d005      	beq.n	8003ffa <HAL_RCC_OscConfig+0x3e>
 8003fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff0:	2b0c      	cmp	r3, #12
 8003ff2:	d14c      	bne.n	800408e <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d149      	bne.n	800408e <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ffa:	f7ff fe0b 	bl	8003c14 <LL_RCC_MSI_IsReady>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d005      	beq.n	8004010 <HAL_RCC_OscConfig+0x54>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e31a      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004014:	f7ff fe23 	bl	8003c5e <LL_RCC_MSI_GetRange>
 8004018:	4603      	mov	r3, r0
 800401a:	429c      	cmp	r4, r3
 800401c:	d914      	bls.n	8004048 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fd38 	bl	8004a98 <RCC_SetFlashLatencyFromMSIRange>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e309      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	4618      	mov	r0, r3
 8004038:	f7ff fdfd 	bl	8003c36 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff fe21 	bl	8003c88 <LL_RCC_MSI_SetCalibTrimming>
 8004046:	e013      	b.n	8004070 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff fdf2 	bl	8003c36 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	4618      	mov	r0, r3
 8004058:	f7ff fe16 	bl	8003c88 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	4618      	mov	r0, r3
 8004062:	f000 fd19 	bl	8004a98 <RCC_SetFlashLatencyFromMSIRange>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e2ea      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004070:	f000 fca0 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 8004074:	4603      	mov	r3, r0
 8004076:	4ab3      	ldr	r2, [pc, #716]	; (8004344 <HAL_RCC_OscConfig+0x388>)
 8004078:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800407a:	4bb3      	ldr	r3, [pc, #716]	; (8004348 <HAL_RCC_OscConfig+0x38c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4618      	mov	r0, r3
 8004080:	f7fd fd92 	bl	8001ba8 <HAL_InitTick>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d039      	beq.n	80040fe <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e2db      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d01e      	beq.n	80040d4 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004096:	f7ff fd9f 	bl	8003bd8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800409a:	f7fd ff9b 	bl	8001fd4 <HAL_GetTick>
 800409e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040a2:	f7fd ff97 	bl	8001fd4 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e2c8      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80040b4:	f7ff fdae 	bl	8003c14 <LL_RCC_MSI_IsReady>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f1      	beq.n	80040a2 <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff fdb7 	bl	8003c36 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff fddb 	bl	8003c88 <LL_RCC_MSI_SetCalibTrimming>
 80040d2:	e015      	b.n	8004100 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80040d4:	f7ff fd8f 	bl	8003bf6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040d8:	f7fd ff7c 	bl	8001fd4 <HAL_GetTick>
 80040dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040e0:	f7fd ff78 	bl	8001fd4 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e2a9      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() != 0U)
 80040f2:	f7ff fd8f 	bl	8003c14 <LL_RCC_MSI_IsReady>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1f1      	bne.n	80040e0 <HAL_RCC_OscConfig+0x124>
 80040fc:	e000      	b.n	8004100 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040fe:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d04e      	beq.n	80041aa <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800410c:	f7ff fde5 	bl	8003cda <LL_RCC_GetSysClkSource>
 8004110:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004112:	f7ff feeb 	bl	8003eec <LL_RCC_PLL_GetMainSource>
 8004116:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004118:	6a3b      	ldr	r3, [r7, #32]
 800411a:	2b08      	cmp	r3, #8
 800411c:	d005      	beq.n	800412a <HAL_RCC_OscConfig+0x16e>
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	2b0c      	cmp	r3, #12
 8004122:	d10d      	bne.n	8004140 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b03      	cmp	r3, #3
 8004128:	d10a      	bne.n	8004140 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412a:	f7ff fc29 	bl	8003980 <LL_RCC_HSE_IsReady>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d039      	beq.n	80041a8 <HAL_RCC_OscConfig+0x1ec>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d135      	bne.n	80041a8 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e282      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004148:	d102      	bne.n	8004150 <HAL_RCC_OscConfig+0x194>
 800414a:	f7ff fbfb 	bl	8003944 <LL_RCC_HSE_Enable>
 800414e:	e001      	b.n	8004154 <HAL_RCC_OscConfig+0x198>
 8004150:	f7ff fc07 	bl	8003962 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d012      	beq.n	8004182 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800415c:	f7fd ff3a 	bl	8001fd4 <HAL_GetTick>
 8004160:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004164:	f7fd ff36 	bl	8001fd4 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b64      	cmp	r3, #100	; 0x64
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e267      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004176:	f7ff fc03 	bl	8003980 <LL_RCC_HSE_IsReady>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0f1      	beq.n	8004164 <HAL_RCC_OscConfig+0x1a8>
 8004180:	e013      	b.n	80041aa <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004182:	f7fd ff27 	bl	8001fd4 <HAL_GetTick>
 8004186:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800418a:	f7fd ff23 	bl	8001fd4 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b64      	cmp	r3, #100	; 0x64
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e254      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() != 0U)
 800419c:	f7ff fbf0 	bl	8003980 <LL_RCC_HSE_IsReady>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f1      	bne.n	800418a <HAL_RCC_OscConfig+0x1ce>
 80041a6:	e000      	b.n	80041aa <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d051      	beq.n	800425a <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041b6:	f7ff fd90 	bl	8003cda <LL_RCC_GetSysClkSource>
 80041ba:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041bc:	f7ff fe96 	bl	8003eec <LL_RCC_PLL_GetMainSource>
 80041c0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d005      	beq.n	80041d4 <HAL_RCC_OscConfig+0x218>
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	2b0c      	cmp	r3, #12
 80041cc:	d113      	bne.n	80041f6 <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d110      	bne.n	80041f6 <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041d4:	f7ff fc04 	bl	80039e0 <LL_RCC_HSI_IsReady>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d005      	beq.n	80041ea <HAL_RCC_OscConfig+0x22e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e22d      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7ff fc08 	bl	8003a04 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041f4:	e031      	b.n	800425a <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d019      	beq.n	8004232 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041fe:	f7ff fbd1 	bl	80039a4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004202:	f7fd fee7 	bl	8001fd4 <HAL_GetTick>
 8004206:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800420a:	f7fd fee3 	bl	8001fd4 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e214      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800421c:	f7ff fbe0 	bl	80039e0 <LL_RCC_HSI_IsReady>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f1      	beq.n	800420a <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff fbea 	bl	8003a04 <LL_RCC_HSI_SetCalibTrimming>
 8004230:	e013      	b.n	800425a <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004232:	f7ff fbc6 	bl	80039c2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004236:	f7fd fecd 	bl	8001fd4 <HAL_GetTick>
 800423a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800423e:	f7fd fec9 	bl	8001fd4 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e1fa      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004250:	f7ff fbc6 	bl	80039e0 <LL_RCC_HSI_IsReady>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1f1      	bne.n	800423e <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0308 	and.w	r3, r3, #8
 8004262:	2b00      	cmp	r3, #0
 8004264:	d106      	bne.n	8004274 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 80a3 	beq.w	80043ba <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	695b      	ldr	r3, [r3, #20]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d076      	beq.n	800436a <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b00      	cmp	r3, #0
 8004286:	d046      	beq.n	8004316 <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8004288:	f7ff fc49 	bl	8003b1e <LL_RCC_LSI1_IsReady>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d113      	bne.n	80042ba <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004292:	f7ff fc22 	bl	8003ada <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004296:	f7fd fe9d 	bl	8001fd4 <HAL_GetTick>
 800429a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800429e:	f7fd fe99 	bl	8001fd4 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e1ca      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80042b0:	f7ff fc35 	bl	8003b1e <LL_RCC_LSI1_IsReady>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0f1      	beq.n	800429e <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80042ba:	f7ff fc42 	bl	8003b42 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042be:	f7fd fe89 	bl	8001fd4 <HAL_GetTick>
 80042c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80042c6:	f7fd fe85 	bl	8001fd4 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b03      	cmp	r3, #3
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e1b6      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80042d8:	f7ff fc55 	bl	8003b86 <LL_RCC_LSI2_IsReady>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0f1      	beq.n	80042c6 <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7ff fc5f 	bl	8003baa <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80042ec:	f7ff fc06 	bl	8003afc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f0:	f7fd fe70 	bl	8001fd4 <HAL_GetTick>
 80042f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80042f8:	f7fd fe6c 	bl	8001fd4 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e19d      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800430a:	f7ff fc08 	bl	8003b1e <LL_RCC_LSI1_IsReady>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1f1      	bne.n	80042f8 <HAL_RCC_OscConfig+0x33c>
 8004314:	e051      	b.n	80043ba <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8004316:	f7ff fbe0 	bl	8003ada <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fd fe5b 	bl	8001fd4 <HAL_GetTick>
 800431e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004322:	f7fd fe57 	bl	8001fd4 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e188      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004334:	f7ff fbf3 	bl	8003b1e <LL_RCC_LSI1_IsReady>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f1      	beq.n	8004322 <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800433e:	f7ff fc11 	bl	8003b64 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004342:	e00c      	b.n	800435e <HAL_RCC_OscConfig+0x3a2>
 8004344:	20000004 	.word	0x20000004
 8004348:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800434c:	f7fd fe42 	bl	8001fd4 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b03      	cmp	r3, #3
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e173      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800435e:	f7ff fc12 	bl	8003b86 <LL_RCC_LSI2_IsReady>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f1      	bne.n	800434c <HAL_RCC_OscConfig+0x390>
 8004368:	e027      	b.n	80043ba <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800436a:	f7ff fbfb 	bl	8003b64 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436e:	f7fd fe31 	bl	8001fd4 <HAL_GetTick>
 8004372:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004374:	e008      	b.n	8004388 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004376:	f7fd fe2d 	bl	8001fd4 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b03      	cmp	r3, #3
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e15e      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004388:	f7ff fbfd 	bl	8003b86 <LL_RCC_LSI2_IsReady>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f1      	bne.n	8004376 <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004392:	f7ff fbb3 	bl	8003afc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004396:	f7fd fe1d 	bl	8001fd4 <HAL_GetTick>
 800439a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800439c:	e008      	b.n	80043b0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800439e:	f7fd fe19 	bl	8001fd4 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d901      	bls.n	80043b0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e14a      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80043b0:	f7ff fbb5 	bl	8003b1e <LL_RCC_LSI1_IsReady>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f1      	bne.n	800439e <HAL_RCC_OscConfig+0x3e2>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0304 	and.w	r3, r3, #4
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d05b      	beq.n	800447e <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043c6:	4ba2      	ldr	r3, [pc, #648]	; (8004650 <HAL_RCC_OscConfig+0x694>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d114      	bne.n	80043fc <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80043d2:	f7ff fa95 	bl	8003900 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043d6:	f7fd fdfd 	bl	8001fd4 <HAL_GetTick>
 80043da:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043de:	f7fd fdf9 	bl	8001fd4 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e12a      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043f0:	4b97      	ldr	r3, [pc, #604]	; (8004650 <HAL_RCC_OscConfig+0x694>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d0f0      	beq.n	80043de <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d102      	bne.n	800440a <HAL_RCC_OscConfig+0x44e>
 8004404:	f7ff fb13 	bl	8003a2e <LL_RCC_LSE_Enable>
 8004408:	e00c      	b.n	8004424 <HAL_RCC_OscConfig+0x468>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b05      	cmp	r3, #5
 8004410:	d104      	bne.n	800441c <HAL_RCC_OscConfig+0x460>
 8004412:	f7ff fb2e 	bl	8003a72 <LL_RCC_LSE_EnableBypass>
 8004416:	f7ff fb0a 	bl	8003a2e <LL_RCC_LSE_Enable>
 800441a:	e003      	b.n	8004424 <HAL_RCC_OscConfig+0x468>
 800441c:	f7ff fb18 	bl	8003a50 <LL_RCC_LSE_Disable>
 8004420:	f7ff fb38 	bl	8003a94 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d014      	beq.n	8004456 <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442c:	f7fd fdd2 	bl	8001fd4 <HAL_GetTick>
 8004430:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004432:	e00a      	b.n	800444a <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004434:	f7fd fdce 	bl	8001fd4 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004442:	4293      	cmp	r3, r2
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e0fd      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() == 0U)
 800444a:	f7ff fb34 	bl	8003ab6 <LL_RCC_LSE_IsReady>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ef      	beq.n	8004434 <HAL_RCC_OscConfig+0x478>
 8004454:	e013      	b.n	800447e <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004456:	f7fd fdbd 	bl	8001fd4 <HAL_GetTick>
 800445a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800445c:	e00a      	b.n	8004474 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7fd fdb9 	bl	8001fd4 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	; 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e0e8      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004474:	f7ff fb1f 	bl	8003ab6 <LL_RCC_LSE_IsReady>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1ef      	bne.n	800445e <HAL_RCC_OscConfig+0x4a2>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 80de 	beq.w	8004644 <HAL_RCC_OscConfig+0x688>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004488:	f7ff fc27 	bl	8003cda <LL_RCC_GetSysClkSource>
 800448c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800448e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449a:	2b02      	cmp	r3, #2
 800449c:	f040 80a6 	bne.w	80045ec <HAL_RCC_OscConfig+0x630>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f003 0203 	and.w	r2, r3, #3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d123      	bne.n	80044f6 <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d11c      	bne.n	80044f6 <HAL_RCC_OscConfig+0x53a>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	0a1b      	lsrs	r3, r3, #8
 80044c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d114      	bne.n	80044f6 <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d10d      	bne.n	80044f6 <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d106      	bne.n	80044f6 <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d054      	beq.n	80045a0 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b0c      	cmp	r3, #12
 80044fa:	d04f      	beq.n	800459c <HAL_RCC_OscConfig+0x5e0>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80044fc:	f7ff fcb0 	bl	8003e60 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004500:	f7fd fd68 	bl	8001fd4 <HAL_GetTick>
 8004504:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004506:	e008      	b.n	800451a <HAL_RCC_OscConfig+0x55e>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004508:	f7fd fd64 	bl	8001fd4 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x55e>
              {
                return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e095      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800451a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d1ef      	bne.n	8004508 <HAL_RCC_OscConfig+0x54c>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	4b49      	ldr	r3, [pc, #292]	; (8004654 <HAL_RCC_OscConfig+0x698>)
 8004530:	4013      	ands	r3, r2
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800453a:	4311      	orrs	r1, r2
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004540:	0212      	lsls	r2, r2, #8
 8004542:	4311      	orrs	r1, r2
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004548:	4311      	orrs	r1, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800454e:	4311      	orrs	r1, r2
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004554:	430a      	orrs	r2, r1
 8004556:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800455a:	4313      	orrs	r3, r2
 800455c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800455e:	f7ff fc70 	bl	8003e42 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800456c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004570:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004572:	f7fd fd2f 	bl	8001fd4 <HAL_GetTick>
 8004576:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x5d0>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800457a:	f7fd fd2b 	bl	8001fd4 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x5d0>
              {
                return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e05c      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800458c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d0ef      	beq.n	800457a <HAL_RCC_OscConfig+0x5be>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800459a:	e053      	b.n	8004644 <HAL_RCC_OscConfig+0x688>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e052      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d14a      	bne.n	8004644 <HAL_RCC_OscConfig+0x688>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80045ae:	f7ff fc48 	bl	8003e42 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045c0:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80045c2:	f7fd fd07 	bl	8001fd4 <HAL_GetTick>
 80045c6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x620>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ca:	f7fd fd03 	bl	8001fd4 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x620>
            {
              return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e034      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0ef      	beq.n	80045ca <HAL_RCC_OscConfig+0x60e>
 80045ea:	e02b      	b.n	8004644 <HAL_RCC_OscConfig+0x688>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	2b0c      	cmp	r3, #12
 80045f0:	d026      	beq.n	8004640 <HAL_RCC_OscConfig+0x684>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045f2:	f7ff fc35 	bl	8003e60 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80045f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004600:	f023 0303 	bic.w	r3, r3, #3
 8004604:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
 8004606:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004614:	60d3      	str	r3, [r2, #12]
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004616:	f7fd fcdd 	bl	8001fd4 <HAL_GetTick>
 800461a:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800461c:	e008      	b.n	8004630 <HAL_RCC_OscConfig+0x674>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800461e:	f7fd fcd9 	bl	8001fd4 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d901      	bls.n	8004630 <HAL_RCC_OscConfig+0x674>
          {
            return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e00a      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004630:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1ef      	bne.n	800461e <HAL_RCC_OscConfig+0x662>
 800463e:	e001      	b.n	8004644 <HAL_RCC_OscConfig+0x688>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e000      	b.n	8004646 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3734      	adds	r7, #52	; 0x34
 800464a:	46bd      	mov	sp, r7
 800464c:	bd90      	pop	{r4, r7, pc}
 800464e:	bf00      	nop
 8004650:	58000400 	.word	0x58000400
 8004654:	11c1808c 	.word	0x11c1808c

08004658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e12d      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800466c:	4b98      	ldr	r3, [pc, #608]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d91b      	bls.n	80046b2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467a:	4b95      	ldr	r3, [pc, #596]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 0207 	bic.w	r2, r3, #7
 8004682:	4993      	ldr	r1, [pc, #588]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	4313      	orrs	r3, r2
 8004688:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800468a:	f7fd fca3 	bl	8001fd4 <HAL_GetTick>
 800468e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004690:	e008      	b.n	80046a4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004692:	f7fd fc9f 	bl	8001fd4 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e111      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a4:	4b8a      	ldr	r3, [pc, #552]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d1ef      	bne.n	8004692 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d016      	beq.n	80046ec <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff fb15 	bl	8003cf2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80046c8:	f7fd fc84 	bl	8001fd4 <HAL_GetTick>
 80046cc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80046d0:	f7fd fc80 	bl	8001fd4 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e0f2      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80046e2:	f7ff fc0f 	bl	8003f04 <LL_RCC_IsActiveFlag_HPRE>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0f1      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0320 	and.w	r3, r3, #32
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d016      	beq.n	8004726 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f7ff fb0c 	bl	8003d1a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004702:	f7fd fc67 	bl	8001fd4 <HAL_GetTick>
 8004706:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004708:	e008      	b.n	800471c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800470a:	f7fd fc63 	bl	8001fd4 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e0d5      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800471c:	f7ff fc04 	bl	8003f28 <LL_RCC_IsActiveFlag_C2HPRE>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f1      	beq.n	800470a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d016      	beq.n	8004760 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff fb05 	bl	8003d46 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800473c:	f7fd fc4a 	bl	8001fd4 <HAL_GetTick>
 8004740:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004742:	e008      	b.n	8004756 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004744:	f7fd fc46 	bl	8001fd4 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e0b8      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004756:	f7ff fbfa 	bl	8003f4e <LL_RCC_IsActiveFlag_SHDHPRE>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0f1      	beq.n	8004744 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	d016      	beq.n	800479a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff faff 	bl	8003d74 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004776:	f7fd fc2d 	bl	8001fd4 <HAL_GetTick>
 800477a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800477c:	e008      	b.n	8004790 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800477e:	f7fd fc29 	bl	8001fd4 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e09b      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004790:	f7ff fbf0 	bl	8003f74 <LL_RCC_IsActiveFlag_PPRE1>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f1      	beq.n	800477e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d017      	beq.n	80047d6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff faf5 	bl	8003d9c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80047b2:	f7fd fc0f 	bl	8001fd4 <HAL_GetTick>
 80047b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80047b8:	e008      	b.n	80047cc <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80047ba:	f7fd fc0b 	bl	8001fd4 <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e07d      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80047cc:	f7ff fbe4 	bl	8003f98 <LL_RCC_IsActiveFlag_PPRE2>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f1      	beq.n	80047ba <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d043      	beq.n	800486a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d106      	bne.n	80047f8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80047ea:	f7ff f8c9 	bl	8003980 <LL_RCC_HSE_IsReady>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d11e      	bne.n	8004832 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e067      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d106      	bne.n	800480e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004800:	f7ff fb3d 	bl	8003e7e <LL_RCC_PLL_IsReady>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d113      	bne.n	8004832 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e05c      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004816:	f7ff f9fd 	bl	8003c14 <LL_RCC_MSI_IsReady>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d108      	bne.n	8004832 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e051      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004824:	f7ff f8dc 	bl	80039e0 <LL_RCC_HSI_IsReady>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e04a      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff fa3b 	bl	8003cb2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800483c:	f7fd fbca 	bl	8001fd4 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004842:	e00a      	b.n	800485a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004844:	f7fd fbc6 	bl	8001fd4 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004852:	4293      	cmp	r3, r2
 8004854:	d901      	bls.n	800485a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e036      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	f7ff fa3e 	bl	8003cda <LL_RCC_GetSysClkSource>
 800485e:	4602      	mov	r2, r0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	429a      	cmp	r2, r3
 8004868:	d1ec      	bne.n	8004844 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800486a:	4b19      	ldr	r3, [pc, #100]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0307 	and.w	r3, r3, #7
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d21b      	bcs.n	80048b0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004878:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f023 0207 	bic.w	r2, r3, #7
 8004880:	4913      	ldr	r1, [pc, #76]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	4313      	orrs	r3, r2
 8004886:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004888:	f7fd fba4 	bl	8001fd4 <HAL_GetTick>
 800488c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004890:	f7fd fba0 	bl	8001fd4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e012      	b.n	80048c8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <HAL_RCC_ClockConfig+0x278>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d1ef      	bne.n	8004890 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80048b0:	f000 f880 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 80048b4:	4603      	mov	r3, r0
 80048b6:	4a07      	ldr	r2, [pc, #28]	; (80048d4 <HAL_RCC_ClockConfig+0x27c>)
 80048b8:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80048ba:	f7fd fb97 	bl	8001fec <HAL_GetTickPrio>
 80048be:	4603      	mov	r3, r0
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fd f971 	bl	8001ba8 <HAL_InitTick>
 80048c6:	4603      	mov	r3, r0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	58004000 	.word	0x58004000
 80048d4:	20000004 	.word	0x20000004

080048d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048d8:	b590      	push	{r4, r7, lr}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048de:	f7ff f9fc 	bl	8003cda <LL_RCC_GetSysClkSource>
 80048e2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10a      	bne.n	8004900 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80048ea:	f7ff f9b8 	bl	8003c5e <LL_RCC_MSI_GetRange>
 80048ee:	4603      	mov	r3, r0
 80048f0:	091b      	lsrs	r3, r3, #4
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	4a2b      	ldr	r2, [pc, #172]	; (80049a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 80048f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048fc:	60fb      	str	r3, [r7, #12]
 80048fe:	e04b      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b04      	cmp	r3, #4
 8004904:	d102      	bne.n	800490c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004906:	4b28      	ldr	r3, [pc, #160]	; (80049a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	e045      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b08      	cmp	r3, #8
 8004910:	d10a      	bne.n	8004928 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004912:	f7ff f805 	bl	8003920 <LL_RCC_HSE_IsEnabledDiv2>
 8004916:	4603      	mov	r3, r0
 8004918:	2b01      	cmp	r3, #1
 800491a:	d102      	bne.n	8004922 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800491c:	4b23      	ldr	r3, [pc, #140]	; (80049ac <HAL_RCC_GetSysClockFreq+0xd4>)
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	e03a      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004922:	4b23      	ldr	r3, [pc, #140]	; (80049b0 <HAL_RCC_GetSysClockFreq+0xd8>)
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	e037      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004928:	f7ff fae0 	bl	8003eec <LL_RCC_PLL_GetMainSource>
 800492c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d003      	beq.n	800493c <HAL_RCC_GetSysClockFreq+0x64>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	2b03      	cmp	r3, #3
 8004938:	d003      	beq.n	8004942 <HAL_RCC_GetSysClockFreq+0x6a>
 800493a:	e00d      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800493c:	4b1a      	ldr	r3, [pc, #104]	; (80049a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 800493e:	60bb      	str	r3, [r7, #8]
        break;
 8004940:	e015      	b.n	800496e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004942:	f7fe ffed 	bl	8003920 <LL_RCC_HSE_IsEnabledDiv2>
 8004946:	4603      	mov	r3, r0
 8004948:	2b01      	cmp	r3, #1
 800494a:	d102      	bne.n	8004952 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800494c:	4b17      	ldr	r3, [pc, #92]	; (80049ac <HAL_RCC_GetSysClockFreq+0xd4>)
 800494e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004950:	e00d      	b.n	800496e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004952:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <HAL_RCC_GetSysClockFreq+0xd8>)
 8004954:	60bb      	str	r3, [r7, #8]
        break;
 8004956:	e00a      	b.n	800496e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004958:	f7ff f981 	bl	8003c5e <LL_RCC_MSI_GetRange>
 800495c:	4603      	mov	r3, r0
 800495e:	091b      	lsrs	r3, r3, #4
 8004960:	f003 030f 	and.w	r3, r3, #15
 8004964:	4a0f      	ldr	r2, [pc, #60]	; (80049a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496a:	60bb      	str	r3, [r7, #8]
        break;
 800496c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 800496e:	f7ff fa98 	bl	8003ea2 <LL_RCC_PLL_GetN>
 8004972:	4602      	mov	r2, r0
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	fb03 f402 	mul.w	r4, r3, r2
 800497a:	f7ff faab 	bl	8003ed4 <LL_RCC_PLL_GetDivider>
 800497e:	4603      	mov	r3, r0
 8004980:	091b      	lsrs	r3, r3, #4
 8004982:	3301      	adds	r3, #1
 8004984:	fbb4 f4f3 	udiv	r4, r4, r3
 8004988:	f7ff fa98 	bl	8003ebc <LL_RCC_PLL_GetR>
 800498c:	4603      	mov	r3, r0
 800498e:	0f5b      	lsrs	r3, r3, #29
 8004990:	3301      	adds	r3, #1
 8004992:	fbb4 f3f3 	udiv	r3, r4, r3
 8004996:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8004998:	68fb      	ldr	r3, [r7, #12]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd90      	pop	{r4, r7, pc}
 80049a2:	bf00      	nop
 80049a4:	080092c8 	.word	0x080092c8
 80049a8:	00f42400 	.word	0x00f42400
 80049ac:	003d0900 	.word	0x003d0900
 80049b0:	007a1200 	.word	0x007a1200

080049b4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b4:	b598      	push	{r3, r4, r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80049b8:	f7ff ff8e 	bl	80048d8 <HAL_RCC_GetSysClockFreq>
 80049bc:	4604      	mov	r4, r0
 80049be:	f7ff fa01 	bl	8003dc4 <LL_RCC_GetAHBPrescaler>
 80049c2:	4603      	mov	r3, r0
 80049c4:	091b      	lsrs	r3, r3, #4
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	4a03      	ldr	r2, [pc, #12]	; (80049d8 <HAL_RCC_GetHCLKFreq+0x24>)
 80049cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	bd98      	pop	{r3, r4, r7, pc}
 80049d8:	08009268 	.word	0x08009268

080049dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049dc:	b598      	push	{r3, r4, r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80049e0:	f7ff ffe8 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 80049e4:	4604      	mov	r4, r0
 80049e6:	f7ff fa14 	bl	8003e12 <LL_RCC_GetAPB1Prescaler>
 80049ea:	4603      	mov	r3, r0
 80049ec:	0a1b      	lsrs	r3, r3, #8
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	4a04      	ldr	r2, [pc, #16]	; (8004a04 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f8:	f003 031f 	and.w	r3, r3, #31
 80049fc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	bd98      	pop	{r3, r4, r7, pc}
 8004a04:	080092a8 	.word	0x080092a8

08004a08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a08:	b598      	push	{r3, r4, r7, lr}
 8004a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004a0c:	f7ff ffd2 	bl	80049b4 <HAL_RCC_GetHCLKFreq>
 8004a10:	4604      	mov	r4, r0
 8004a12:	f7ff fa0a 	bl	8003e2a <LL_RCC_GetAPB2Prescaler>
 8004a16:	4603      	mov	r3, r0
 8004a18:	0adb      	lsrs	r3, r3, #11
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	4a04      	ldr	r2, [pc, #16]	; (8004a30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a24:	f003 031f 	and.w	r3, r3, #31
 8004a28:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	bd98      	pop	{r3, r4, r7, pc}
 8004a30:	080092a8 	.word	0x080092a8

08004a34 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	226f      	movs	r2, #111	; 0x6f
 8004a42:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8004a44:	f7ff f949 	bl	8003cda <LL_RCC_GetSysClkSource>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8004a4e:	f7ff f9b9 	bl	8003dc4 <LL_RCC_GetAHBPrescaler>
 8004a52:	4602      	mov	r2, r0
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8004a58:	f7ff f9db 	bl	8003e12 <LL_RCC_GetAPB1Prescaler>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004a62:	f7ff f9e2 	bl	8003e2a <LL_RCC_GetAPB2Prescaler>
 8004a66:	4602      	mov	r2, r0
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8004a6c:	f7ff f9b6 	bl	8003ddc <LL_C2_RCC_GetAHBPrescaler>
 8004a70:	4602      	mov	r2, r0
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8004a76:	f7ff f9be 	bl	8003df6 <LL_RCC_GetAHB4Prescaler>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a80:	4b04      	ldr	r3, [pc, #16]	; (8004a94 <HAL_RCC_GetClockConfig+0x60>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0207 	and.w	r2, r3, #7
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	601a      	str	r2, [r3, #0]
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	58004000 	.word	0x58004000

08004a98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2bb0      	cmp	r3, #176	; 0xb0
 8004aa4:	d903      	bls.n	8004aae <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004aa6:	4b14      	ldr	r3, [pc, #80]	; (8004af8 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8004aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	e007      	b.n	8004abe <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	091b      	lsrs	r3, r3, #4
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8004ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004abc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004abe:	f7ff f99a 	bl	8003df6 <LL_RCC_GetAHB4Prescaler>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	4a0c      	ldr	r2, [pc, #48]	; (8004afc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4a09      	ldr	r2, [pc, #36]	; (8004b00 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004adc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae0:	0c9b      	lsrs	r3, r3, #18
 8004ae2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 f80c 	bl	8004b04 <RCC_SetFlashLatency>
 8004aec:	4603      	mov	r3, r0
#endif
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	080092c8 	.word	0x080092c8
 8004afc:	08009268 	.word	0x08009268
 8004b00:	431bde83 	.word	0x431bde83

08004b04 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004b04:	b590      	push	{r4, r7, lr}
 8004b06:	b08f      	sub	sp, #60	; 0x3c
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004b0e:	4b25      	ldr	r3, [pc, #148]	; (8004ba4 <RCC_SetFlashLatency+0xa0>)
 8004b10:	f107 041c 	add.w	r4, r7, #28
 8004b14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8004b1a:	4b23      	ldr	r3, [pc, #140]	; (8004ba8 <RCC_SetFlashLatency+0xa4>)
 8004b1c:	f107 040c 	add.w	r4, r7, #12
 8004b20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004b26:	2300      	movs	r3, #0
 8004b28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b2e:	e015      	b.n	8004b5c <RCC_SetFlashLatency+0x58>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004b38:	4413      	add	r3, r2
 8004b3a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d808      	bhi.n	8004b56 <RCC_SetFlashLatency+0x52>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8004b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004b52:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8004b54:	e005      	b.n	8004b62 <RCC_SetFlashLatency+0x5e>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b58:	3301      	adds	r3, #1
 8004b5a:	633b      	str	r3, [r7, #48]	; 0x30
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d9e6      	bls.n	8004b30 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004b62:	4b12      	ldr	r3, [pc, #72]	; (8004bac <RCC_SetFlashLatency+0xa8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 0207 	bic.w	r2, r3, #7
 8004b6a:	4910      	ldr	r1, [pc, #64]	; (8004bac <RCC_SetFlashLatency+0xa8>)
 8004b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004b72:	f7fd fa2f 	bl	8001fd4 <HAL_GetTick>
 8004b76:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004b78:	e008      	b.n	8004b8c <RCC_SetFlashLatency+0x88>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004b7a:	f7fd fa2b 	bl	8001fd4 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d901      	bls.n	8004b8c <RCC_SetFlashLatency+0x88>
    {
      return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e007      	b.n	8004b9c <RCC_SetFlashLatency+0x98>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004b8c:	4b07      	ldr	r3, [pc, #28]	; (8004bac <RCC_SetFlashLatency+0xa8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d1ef      	bne.n	8004b7a <RCC_SetFlashLatency+0x76>
    }
  }
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	373c      	adds	r7, #60	; 0x3c
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd90      	pop	{r4, r7, pc}
 8004ba4:	08009248 	.word	0x08009248
 8004ba8:	08009258 	.word	0x08009258
 8004bac:	58004000 	.word	0x58004000

08004bb0 <LL_RCC_LSE_IsEnabled>:
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d101      	bne.n	8004bc8 <LL_RCC_LSE_IsEnabled+0x18>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e000      	b.n	8004bca <LL_RCC_LSE_IsEnabled+0x1a>
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <LL_RCC_LSE_IsReady>:
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004bd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d101      	bne.n	8004bec <LL_RCC_LSE_IsReady+0x18>
 8004be8:	2301      	movs	r3, #1
 8004bea:	e000      	b.n	8004bee <LL_RCC_LSE_IsReady+0x1a>
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <LL_RCC_SetRFWKPClockSource>:
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004c00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c08:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c0c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <LL_RCC_SetSMPSClockSource>:
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	f023 0203 	bic.w	r2, r3, #3
 8004c36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <LL_RCC_SetSMPSPrescaler>:
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <LL_RCC_SetUSARTClockSource>:
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004c7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c84:	f023 0203 	bic.w	r2, r3, #3
 8004c88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <LL_RCC_SetLPUARTClockSource>:
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <LL_RCC_SetI2CClockSource>:
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	091b      	lsrs	r3, r3, #4
 8004ce0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004ce4:	43db      	mvns	r3, r3
 8004ce6:	401a      	ands	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004cf0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr

08004d06 <LL_RCC_SetLPTIMClockSource>:
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004d0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d12:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	0c1b      	lsrs	r3, r3, #16
 8004d1a:	041b      	lsls	r3, r3, #16
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	401a      	ands	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	041b      	lsls	r3, r3, #16
 8004d24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d2e:	bf00      	nop
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <LL_RCC_SetRNGClockSource>:
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b083      	sub	sp, #12
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004d4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <LL_RCC_SetCLK48ClockSource>:
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004d6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <LL_RCC_SetADCClockSource>:
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004da6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <LL_RCC_SetRTCClockSource>:
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004dde:	bf00      	nop
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <LL_RCC_GetRTCClockSource>:
{
 8004dea:	b480      	push	{r7}
 8004dec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <LL_RCC_ForceBackupDomainReset>:
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e1c:	bf00      	nop
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004e26:	b480      	push	{r7}
 8004e28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004e3e:	bf00      	nop
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b088      	sub	sp, #32
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004e50:	2300      	movs	r3, #0
 8004e52:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004e54:	2300      	movs	r3, #0
 8004e56:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d046      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004e64:	f7ff ffc1 	bl	8004dea <LL_RCC_GetRTCClockSource>
 8004e68:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	69ba      	ldr	r2, [r7, #24]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d03c      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004e74:	f7fe fd44 	bl	8003900 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d105      	bne.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff ff9b 	bl	8004dbe <LL_RCC_SetRTCClockSource>
 8004e88:	e02e      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e92:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004e94:	f7ff ffb6 	bl	8004e04 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004e98:	f7ff ffc5 	bl	8004e26 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004eaa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004eb4:	f7ff fe7c 	bl	8004bb0 <LL_RCC_LSE_IsEnabled>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d114      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ebe:	f7fd f889 	bl	8001fd4 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004ec4:	e00b      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ec6:	f7fd f885 	bl	8001fd4 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d902      	bls.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	77fb      	strb	r3, [r7, #31]
              break;
 8004edc:	e004      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004ede:	f7ff fe79 	bl	8004bd4 <LL_RCC_LSE_IsReady>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d1ee      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004ee8:	7ffb      	ldrb	r3, [r7, #31]
 8004eea:	77bb      	strb	r3, [r7, #30]
 8004eec:	e001      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eee:	7ffb      	ldrb	r3, [r7, #31]
 8004ef0:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d004      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff feb6 	bl	8004c74 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d004      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f7ff fec1 	bl	8004ca0 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0310 	and.w	r3, r3, #16
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d004      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff fee9 	bl	8004d06 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0320 	and.w	r3, r3, #32
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d004      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7ff fede 	bl	8004d06 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d004      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7ff feb6 	bl	8004ccc <LL_RCC_SetI2CClockSource>
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d02b      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f74:	d008      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f7e:	d003      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d105      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7ff fed4 	bl	8004d3a <LL_RCC_SetRNGClockSource>
 8004f92:	e00a      	b.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	f7ff fecb 	bl	8004d3a <LL_RCC_SetRNGClockSource>
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f7ff fede 	bl	8004d66 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004fb2:	d107      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fc2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d011      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fedc 	bl	8004d92 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fe2:	d107      	bne.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff2:	60d3      	str	r3, [r2, #12]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d004      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fdf7 	bl	8004bf8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d009      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	4618      	mov	r0, r3
 800501c:	f7ff fe16 	bl	8004c4c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff fdfd 	bl	8004c24 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 800502a:	7fbb      	ldrb	r3, [r7, #30]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3720      	adds	r7, #32
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e049      	b.n	80050da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fc fd2c 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f000 fad8 	bl	8005628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3708      	adds	r7, #8
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
	...

080050e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d001      	beq.n	80050fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e02e      	b.n	800515a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a17      	ldr	r2, [pc, #92]	; (8005168 <HAL_TIM_Base_Start+0x84>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d004      	beq.n	8005118 <HAL_TIM_Base_Start+0x34>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005116:	d115      	bne.n	8005144 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	4b13      	ldr	r3, [pc, #76]	; (800516c <HAL_TIM_Base_Start+0x88>)
 8005120:	4013      	ands	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b06      	cmp	r3, #6
 8005128:	d015      	beq.n	8005156 <HAL_TIM_Base_Start+0x72>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005130:	d011      	beq.n	8005156 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0201 	orr.w	r2, r2, #1
 8005140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005142:	e008      	b.n	8005156 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0201 	orr.w	r2, r2, #1
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	e000      	b.n	8005158 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005156:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40012c00 	.word	0x40012c00
 800516c:	00010007 	.word	0x00010007

08005170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	d001      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e036      	b.n	80051f6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a17      	ldr	r2, [pc, #92]	; (8005204 <HAL_TIM_Base_Start_IT+0x94>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIM_Base_Start_IT+0x44>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d115      	bne.n	80051e0 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689a      	ldr	r2, [r3, #8]
 80051ba:	4b13      	ldr	r3, [pc, #76]	; (8005208 <HAL_TIM_Base_Start_IT+0x98>)
 80051bc:	4013      	ands	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2b06      	cmp	r3, #6
 80051c4:	d015      	beq.n	80051f2 <HAL_TIM_Base_Start_IT+0x82>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051cc:	d011      	beq.n	80051f2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f042 0201 	orr.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051de:	e008      	b.n	80051f2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	e000      	b.n	80051f4 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3714      	adds	r7, #20
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40012c00 	.word	0x40012c00
 8005208:	00010007 	.word	0x00010007

0800520c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b02      	cmp	r3, #2
 8005220:	d122      	bne.n	8005268 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b02      	cmp	r3, #2
 800522e:	d11b      	bne.n	8005268 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f06f 0202 	mvn.w	r2, #2
 8005238:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f9cb 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 8005254:	e005      	b.n	8005262 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f9bd 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f9ce 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	2b04      	cmp	r3, #4
 8005274:	d122      	bne.n	80052bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b04      	cmp	r3, #4
 8005282:	d11b      	bne.n	80052bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0204 	mvn.w	r2, #4
 800528c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2202      	movs	r2, #2
 8005292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f9a1 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 80052a8:	e005      	b.n	80052b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f993 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f9a4 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d122      	bne.n	8005310 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0308 	and.w	r3, r3, #8
 80052d4:	2b08      	cmp	r3, #8
 80052d6:	d11b      	bne.n	8005310 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0208 	mvn.w	r2, #8
 80052e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2204      	movs	r2, #4
 80052e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	f003 0303 	and.w	r3, r3, #3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f977 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 80052fc:	e005      	b.n	800530a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f969 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f97a 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	2b10      	cmp	r3, #16
 800531c:	d122      	bne.n	8005364 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f003 0310 	and.w	r3, r3, #16
 8005328:	2b10      	cmp	r3, #16
 800532a:	d11b      	bne.n	8005364 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f06f 0210 	mvn.w	r2, #16
 8005334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2208      	movs	r2, #8
 800533a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f94d 	bl	80055ea <HAL_TIM_IC_CaptureCallback>
 8005350:	e005      	b.n	800535e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f93f 	bl	80055d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f950 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b01      	cmp	r3, #1
 8005370:	d10e      	bne.n	8005390 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b01      	cmp	r3, #1
 800537e:	d107      	bne.n	8005390 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f06f 0201 	mvn.w	r2, #1
 8005388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f7fc fa52 	bl	8001834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800539a:	2b80      	cmp	r3, #128	; 0x80
 800539c:	d10e      	bne.n	80053bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a8:	2b80      	cmp	r3, #128	; 0x80
 80053aa:	d107      	bne.n	80053bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fa8c 	bl	80058d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053ca:	d10e      	bne.n	80053ea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053d6:	2b80      	cmp	r3, #128	; 0x80
 80053d8:	d107      	bne.n	80053ea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80053e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 fa7f 	bl	80058e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	d10e      	bne.n	8005416 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005402:	2b40      	cmp	r3, #64	; 0x40
 8005404:	d107      	bne.n	8005416 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800540e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f8fe 	bl	8005612 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b20      	cmp	r3, #32
 8005422:	d10e      	bne.n	8005442 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b20      	cmp	r3, #32
 8005430:	d107      	bne.n	8005442 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f06f 0220 	mvn.w	r2, #32
 800543a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fa3f 	bl	80058c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800544a:	b580      	push	{r7, lr}
 800544c:	b084      	sub	sp, #16
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
 8005452:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800545a:	2b01      	cmp	r3, #1
 800545c:	d101      	bne.n	8005462 <HAL_TIM_ConfigClockSource+0x18>
 800545e:	2302      	movs	r3, #2
 8005460:	e0b5      	b.n	80055ce <HAL_TIM_ConfigClockSource+0x184>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2202      	movs	r2, #2
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005480:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005484:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800548c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800549e:	d03e      	beq.n	800551e <HAL_TIM_ConfigClockSource+0xd4>
 80054a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054a4:	f200 8087 	bhi.w	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ac:	f000 8085 	beq.w	80055ba <HAL_TIM_ConfigClockSource+0x170>
 80054b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054b4:	d87f      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054b6:	2b70      	cmp	r3, #112	; 0x70
 80054b8:	d01a      	beq.n	80054f0 <HAL_TIM_ConfigClockSource+0xa6>
 80054ba:	2b70      	cmp	r3, #112	; 0x70
 80054bc:	d87b      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054be:	2b60      	cmp	r3, #96	; 0x60
 80054c0:	d050      	beq.n	8005564 <HAL_TIM_ConfigClockSource+0x11a>
 80054c2:	2b60      	cmp	r3, #96	; 0x60
 80054c4:	d877      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054c6:	2b50      	cmp	r3, #80	; 0x50
 80054c8:	d03c      	beq.n	8005544 <HAL_TIM_ConfigClockSource+0xfa>
 80054ca:	2b50      	cmp	r3, #80	; 0x50
 80054cc:	d873      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054ce:	2b40      	cmp	r3, #64	; 0x40
 80054d0:	d058      	beq.n	8005584 <HAL_TIM_ConfigClockSource+0x13a>
 80054d2:	2b40      	cmp	r3, #64	; 0x40
 80054d4:	d86f      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054d6:	2b30      	cmp	r3, #48	; 0x30
 80054d8:	d064      	beq.n	80055a4 <HAL_TIM_ConfigClockSource+0x15a>
 80054da:	2b30      	cmp	r3, #48	; 0x30
 80054dc:	d86b      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d060      	beq.n	80055a4 <HAL_TIM_ConfigClockSource+0x15a>
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	d867      	bhi.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d05c      	beq.n	80055a4 <HAL_TIM_ConfigClockSource+0x15a>
 80054ea:	2b10      	cmp	r3, #16
 80054ec:	d05a      	beq.n	80055a4 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80054ee:	e062      	b.n	80055b6 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	6899      	ldr	r1, [r3, #8]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f000 f95e 	bl	80057c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005512:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	609a      	str	r2, [r3, #8]
      break;
 800551c:	e04e      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6818      	ldr	r0, [r3, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6899      	ldr	r1, [r3, #8]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f000 f947 	bl	80057c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005540:	609a      	str	r2, [r3, #8]
      break;
 8005542:	e03b      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6818      	ldr	r0, [r3, #0]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6859      	ldr	r1, [r3, #4]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	461a      	mov	r2, r3
 8005552:	f000 f8b9 	bl	80056c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2150      	movs	r1, #80	; 0x50
 800555c:	4618      	mov	r0, r3
 800555e:	f000 f912 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8005562:	e02b      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6818      	ldr	r0, [r3, #0]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6859      	ldr	r1, [r3, #4]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	461a      	mov	r2, r3
 8005572:	f000 f8d8 	bl	8005726 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2160      	movs	r1, #96	; 0x60
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f902 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 8005582:	e01b      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6818      	ldr	r0, [r3, #0]
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	6859      	ldr	r1, [r3, #4]
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	461a      	mov	r2, r3
 8005592:	f000 f899 	bl	80056c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2140      	movs	r1, #64	; 0x40
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f8f2 	bl	8005786 <TIM_ITRx_SetConfig>
      break;
 80055a2:	e00b      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4619      	mov	r1, r3
 80055ae:	4610      	mov	r0, r2
 80055b0:	f000 f8e9 	bl	8005786 <TIM_ITRx_SetConfig>
        break;
 80055b4:	e002      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80055b6:	bf00      	nop
 80055b8:	e000      	b.n	80055bc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80055ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b083      	sub	sp, #12
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055de:	bf00      	nop
 80055e0:	370c      	adds	r7, #12
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b083      	sub	sp, #12
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr

080055fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
	...

08005628 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a22      	ldr	r2, [pc, #136]	; (80056c4 <TIM_Base_SetConfig+0x9c>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d003      	beq.n	8005648 <TIM_Base_SetConfig+0x20>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005646:	d108      	bne.n	800565a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800564e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a19      	ldr	r2, [pc, #100]	; (80056c4 <TIM_Base_SetConfig+0x9c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d003      	beq.n	800566a <TIM_Base_SetConfig+0x42>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005668:	d108      	bne.n	800567c <TIM_Base_SetConfig+0x54>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005670:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	4313      	orrs	r3, r2
 800567a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a08      	ldr	r2, [pc, #32]	; (80056c4 <TIM_Base_SetConfig+0x9c>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d103      	bne.n	80056b0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	691a      	ldr	r2, [r3, #16]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	615a      	str	r2, [r3, #20]
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	40012c00 	.word	0x40012c00

080056c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6a1b      	ldr	r3, [r3, #32]
 80056de:	f023 0201 	bic.w	r2, r3, #1
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f023 030a 	bic.w	r3, r3, #10
 8005704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	621a      	str	r2, [r3, #32]
}
 800571a:	bf00      	nop
 800571c:	371c      	adds	r7, #28
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005726:	b480      	push	{r7}
 8005728:	b087      	sub	sp, #28
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	f023 0210 	bic.w	r2, r3, #16
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005750:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	031b      	lsls	r3, r3, #12
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	4313      	orrs	r3, r2
 800575a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005762:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	011b      	lsls	r3, r3, #4
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	621a      	str	r2, [r3, #32]
}
 800577a:	bf00      	nop
 800577c:	371c      	adds	r7, #28
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800579c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f043 0307 	orr.w	r3, r3, #7
 80057ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	609a      	str	r2, [r3, #8]
}
 80057b4:	bf00      	nop
 80057b6:	3714      	adds	r7, #20
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	021a      	lsls	r2, r3, #8
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	431a      	orrs	r2, r3
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	609a      	str	r2, [r3, #8]
}
 80057f4:	bf00      	nop
 80057f6:	371c      	adds	r7, #28
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005800:	b480      	push	{r7}
 8005802:	b085      	sub	sp, #20
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005810:	2b01      	cmp	r3, #1
 8005812:	d101      	bne.n	8005818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005814:	2302      	movs	r3, #2
 8005816:	e04a      	b.n	80058ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1f      	ldr	r2, [pc, #124]	; (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d108      	bne.n	8005854 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005848:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800585a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a12      	ldr	r2, [pc, #72]	; (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d004      	beq.n	8005882 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005880:	d10c      	bne.n	800589c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005888:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	4313      	orrs	r3, r2
 8005892:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3714      	adds	r7, #20
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	40012c00 	.word	0x40012c00

080058c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80058f0:	bf00      	nop
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <LL_RCC_GetUSARTClockSource>:
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8005904:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005908:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4013      	ands	r3, r2
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <LL_RCC_GetLPUARTClockSource>:
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005928:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4013      	ands	r3, r2
}
 8005930:	4618      	mov	r0, r3
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e042      	b.n	80059d4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005954:	2b00      	cmp	r3, #0
 8005956:	d106      	bne.n	8005966 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7fc f8c1 	bl	8001ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2224      	movs	r2, #36	; 0x24
 800596a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 0201 	bic.w	r2, r2, #1
 800597c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f8c2 	bl	8005b08 <UART_SetConfig>
 8005984:	4603      	mov	r3, r0
 8005986:	2b01      	cmp	r3, #1
 8005988:	d101      	bne.n	800598e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e022      	b.n	80059d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005992:	2b00      	cmp	r3, #0
 8005994:	d002      	beq.n	800599c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fabc 	bl	8005f14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689a      	ldr	r2, [r3, #8]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0201 	orr.w	r2, r2, #1
 80059ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 fb43 	bl	8006058 <UART_CheckIdleState>
 80059d2:	4603      	mov	r3, r0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b08a      	sub	sp, #40	; 0x28
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	603b      	str	r3, [r7, #0]
 80059e8:	4613      	mov	r3, r2
 80059ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059f2:	2b20      	cmp	r3, #32
 80059f4:	f040 8083 	bne.w	8005afe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <HAL_UART_Transmit+0x28>
 80059fe:	88fb      	ldrh	r3, [r7, #6]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e07b      	b.n	8005b00 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d101      	bne.n	8005a16 <HAL_UART_Transmit+0x3a>
 8005a12:	2302      	movs	r3, #2
 8005a14:	e074      	b.n	8005b00 <HAL_UART_Transmit+0x124>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2221      	movs	r2, #33	; 0x21
 8005a2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a2e:	f7fc fad1 	bl	8001fd4 <HAL_GetTick>
 8005a32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	88fa      	ldrh	r2, [r7, #6]
 8005a38:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	88fa      	ldrh	r2, [r7, #6]
 8005a40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a4c:	d108      	bne.n	8005a60 <HAL_UART_Transmit+0x84>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d104      	bne.n	8005a60 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	61bb      	str	r3, [r7, #24]
 8005a5e:	e003      	b.n	8005a68 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a64:	2300      	movs	r3, #0
 8005a66:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005a70:	e02c      	b.n	8005acc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	2180      	movs	r1, #128	; 0x80
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 fb36 	bl	80060ee <UART_WaitOnFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e039      	b.n	8005b00 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10b      	bne.n	8005aaa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	881b      	ldrh	r3, [r3, #0]
 8005a96:	461a      	mov	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005aa0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	3302      	adds	r3, #2
 8005aa6:	61bb      	str	r3, [r7, #24]
 8005aa8:	e007      	b.n	8005aba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	781a      	ldrb	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1cc      	bne.n	8005a72 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2140      	movs	r1, #64	; 0x40
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 fb03 	bl	80060ee <UART_WaitOnFlagUntilTimeout>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e006      	b.n	8005b00 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005afa:	2300      	movs	r3, #0
 8005afc:	e000      	b.n	8005b00 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005afe:	2302      	movs	r3, #2
  }
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3720      	adds	r7, #32
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b08:	b5b0      	push	{r4, r5, r7, lr}
 8005b0a:	b088      	sub	sp, #32
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b10:	2300      	movs	r3, #0
 8005b12:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	431a      	orrs	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	431a      	orrs	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	4ba3      	ldr	r3, [pc, #652]	; (8005dc0 <UART_SetConfig+0x2b8>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	6812      	ldr	r2, [r2, #0]
 8005b3a:	69f9      	ldr	r1, [r7, #28]
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	430a      	orrs	r2, r1
 8005b54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	61fb      	str	r3, [r7, #28]

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a98      	ldr	r2, [pc, #608]	; (8005dc4 <UART_SetConfig+0x2bc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d004      	beq.n	8005b70 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	69fa      	ldr	r2, [r7, #28]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	61fb      	str	r3, [r7, #28]
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005b7a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6812      	ldr	r2, [r2, #0]
 8005b82:	69f9      	ldr	r1, [r7, #28]
 8005b84:	430b      	orrs	r3, r1
 8005b86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8e:	f023 010f 	bic.w	r1, r3, #15
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a89      	ldr	r2, [pc, #548]	; (8005dc8 <UART_SetConfig+0x2c0>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d120      	bne.n	8005bea <UART_SetConfig+0xe2>
 8005ba8:	2003      	movs	r0, #3
 8005baa:	f7ff fea7 	bl	80058fc <LL_RCC_GetUSARTClockSource>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d817      	bhi.n	8005be4 <UART_SetConfig+0xdc>
 8005bb4:	a201      	add	r2, pc, #4	; (adr r2, 8005bbc <UART_SetConfig+0xb4>)
 8005bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bba:	bf00      	nop
 8005bbc:	08005bcd 	.word	0x08005bcd
 8005bc0:	08005bd9 	.word	0x08005bd9
 8005bc4:	08005bd3 	.word	0x08005bd3
 8005bc8:	08005bdf 	.word	0x08005bdf
 8005bcc:	2301      	movs	r3, #1
 8005bce:	76fb      	strb	r3, [r7, #27]
 8005bd0:	e038      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	76fb      	strb	r3, [r7, #27]
 8005bd6:	e035      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005bd8:	2304      	movs	r3, #4
 8005bda:	76fb      	strb	r3, [r7, #27]
 8005bdc:	e032      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005bde:	2308      	movs	r3, #8
 8005be0:	76fb      	strb	r3, [r7, #27]
 8005be2:	e02f      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005be4:	2310      	movs	r3, #16
 8005be6:	76fb      	strb	r3, [r7, #27]
 8005be8:	e02c      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a75      	ldr	r2, [pc, #468]	; (8005dc4 <UART_SetConfig+0x2bc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d125      	bne.n	8005c40 <UART_SetConfig+0x138>
 8005bf4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005bf8:	f7ff fe90 	bl	800591c <LL_RCC_GetLPUARTClockSource>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c02:	d017      	beq.n	8005c34 <UART_SetConfig+0x12c>
 8005c04:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c08:	d817      	bhi.n	8005c3a <UART_SetConfig+0x132>
 8005c0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c0e:	d00b      	beq.n	8005c28 <UART_SetConfig+0x120>
 8005c10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c14:	d811      	bhi.n	8005c3a <UART_SetConfig+0x132>
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <UART_SetConfig+0x11a>
 8005c1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c1e:	d006      	beq.n	8005c2e <UART_SetConfig+0x126>
 8005c20:	e00b      	b.n	8005c3a <UART_SetConfig+0x132>
 8005c22:	2300      	movs	r3, #0
 8005c24:	76fb      	strb	r3, [r7, #27]
 8005c26:	e00d      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	76fb      	strb	r3, [r7, #27]
 8005c2c:	e00a      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005c2e:	2304      	movs	r3, #4
 8005c30:	76fb      	strb	r3, [r7, #27]
 8005c32:	e007      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005c34:	2308      	movs	r3, #8
 8005c36:	76fb      	strb	r3, [r7, #27]
 8005c38:	e004      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005c3a:	2310      	movs	r3, #16
 8005c3c:	76fb      	strb	r3, [r7, #27]
 8005c3e:	e001      	b.n	8005c44 <UART_SetConfig+0x13c>
 8005c40:	2310      	movs	r3, #16
 8005c42:	76fb      	strb	r3, [r7, #27]

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a5e      	ldr	r2, [pc, #376]	; (8005dc4 <UART_SetConfig+0x2bc>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	f040 808b 	bne.w	8005d66 <UART_SetConfig+0x25e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c50:	7efb      	ldrb	r3, [r7, #27]
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d823      	bhi.n	8005c9e <UART_SetConfig+0x196>
 8005c56:	a201      	add	r2, pc, #4	; (adr r2, 8005c5c <UART_SetConfig+0x154>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005c81 	.word	0x08005c81
 8005c60:	08005c9f 	.word	0x08005c9f
 8005c64:	08005c89 	.word	0x08005c89
 8005c68:	08005c9f 	.word	0x08005c9f
 8005c6c:	08005c8f 	.word	0x08005c8f
 8005c70:	08005c9f 	.word	0x08005c9f
 8005c74:	08005c9f 	.word	0x08005c9f
 8005c78:	08005c9f 	.word	0x08005c9f
 8005c7c:	08005c97 	.word	0x08005c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c80:	f7fe feac 	bl	80049dc <HAL_RCC_GetPCLK1Freq>
 8005c84:	6178      	str	r0, [r7, #20]
        break;
 8005c86:	e00f      	b.n	8005ca8 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c88:	4b50      	ldr	r3, [pc, #320]	; (8005dcc <UART_SetConfig+0x2c4>)
 8005c8a:	617b      	str	r3, [r7, #20]
        break;
 8005c8c:	e00c      	b.n	8005ca8 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c8e:	f7fe fe23 	bl	80048d8 <HAL_RCC_GetSysClockFreq>
 8005c92:	6178      	str	r0, [r7, #20]
        break;
 8005c94:	e008      	b.n	8005ca8 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c9a:	617b      	str	r3, [r7, #20]
        break;
 8005c9c:	e004      	b.n	8005ca8 <UART_SetConfig+0x1a0>
      default:
        pclk = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	76bb      	strb	r3, [r7, #26]
        break;
 8005ca6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 811a 	beq.w	8005ee4 <UART_SetConfig+0x3dc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb4:	4a46      	ldr	r2, [pc, #280]	; (8005dd0 <UART_SetConfig+0x2c8>)
 8005cb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cba:	461a      	mov	r2, r3
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc2:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	4413      	add	r3, r2
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d305      	bcc.n	8005ce0 <UART_SetConfig+0x1d8>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d902      	bls.n	8005ce6 <UART_SetConfig+0x1de>
      {
        ret = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	76bb      	strb	r3, [r7, #26]
 8005ce4:	e0fe      	b.n	8005ee4 <UART_SetConfig+0x3dc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f04f 0100 	mov.w	r1, #0
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	4a37      	ldr	r2, [pc, #220]	; (8005dd0 <UART_SetConfig+0x2c8>)
 8005cf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	f04f 0300 	mov.w	r3, #0
 8005cfe:	f7fa ff7b 	bl	8000bf8 <__aeabi_uldivmod>
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	4610      	mov	r0, r2
 8005d08:	4619      	mov	r1, r3
 8005d0a:	f04f 0200 	mov.w	r2, #0
 8005d0e:	f04f 0300 	mov.w	r3, #0
 8005d12:	020b      	lsls	r3, r1, #8
 8005d14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d18:	0202      	lsls	r2, r0, #8
 8005d1a:	6879      	ldr	r1, [r7, #4]
 8005d1c:	6849      	ldr	r1, [r1, #4]
 8005d1e:	0849      	lsrs	r1, r1, #1
 8005d20:	4608      	mov	r0, r1
 8005d22:	f04f 0100 	mov.w	r1, #0
 8005d26:	1814      	adds	r4, r2, r0
 8005d28:	eb43 0501 	adc.w	r5, r3, r1
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	461a      	mov	r2, r3
 8005d32:	f04f 0300 	mov.w	r3, #0
 8005d36:	4620      	mov	r0, r4
 8005d38:	4629      	mov	r1, r5
 8005d3a:	f7fa ff5d 	bl	8000bf8 <__aeabi_uldivmod>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4613      	mov	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d4c:	d308      	bcc.n	8005d60 <UART_SetConfig+0x258>
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d54:	d204      	bcs.n	8005d60 <UART_SetConfig+0x258>
        {
          huart->Instance->BRR = usartdiv;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	60da      	str	r2, [r3, #12]
 8005d5e:	e0c1      	b.n	8005ee4 <UART_SetConfig+0x3dc>
        }
        else
        {
          ret = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	76bb      	strb	r3, [r7, #26]
 8005d64:	e0be      	b.n	8005ee4 <UART_SetConfig+0x3dc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d6e:	d16a      	bne.n	8005e46 <UART_SetConfig+0x33e>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005d70:	7efb      	ldrb	r3, [r7, #27]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	2b07      	cmp	r3, #7
 8005d76:	d82d      	bhi.n	8005dd4 <UART_SetConfig+0x2cc>
 8005d78:	a201      	add	r2, pc, #4	; (adr r2, 8005d80 <UART_SetConfig+0x278>)
 8005d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7e:	bf00      	nop
 8005d80:	08005da1 	.word	0x08005da1
 8005d84:	08005da9 	.word	0x08005da9
 8005d88:	08005dd5 	.word	0x08005dd5
 8005d8c:	08005daf 	.word	0x08005daf
 8005d90:	08005dd5 	.word	0x08005dd5
 8005d94:	08005dd5 	.word	0x08005dd5
 8005d98:	08005dd5 	.word	0x08005dd5
 8005d9c:	08005db7 	.word	0x08005db7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005da0:	f7fe fe32 	bl	8004a08 <HAL_RCC_GetPCLK2Freq>
 8005da4:	6178      	str	r0, [r7, #20]
        break;
 8005da6:	e01a      	b.n	8005dde <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005da8:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <UART_SetConfig+0x2c4>)
 8005daa:	617b      	str	r3, [r7, #20]
        break;
 8005dac:	e017      	b.n	8005dde <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dae:	f7fe fd93 	bl	80048d8 <HAL_RCC_GetSysClockFreq>
 8005db2:	6178      	str	r0, [r7, #20]
        break;
 8005db4:	e013      	b.n	8005dde <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005db6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dba:	617b      	str	r3, [r7, #20]
        break;
 8005dbc:	e00f      	b.n	8005dde <UART_SetConfig+0x2d6>
 8005dbe:	bf00      	nop
 8005dc0:	cfff69f3 	.word	0xcfff69f3
 8005dc4:	40008000 	.word	0x40008000
 8005dc8:	40013800 	.word	0x40013800
 8005dcc:	00f42400 	.word	0x00f42400
 8005dd0:	08009308 	.word	0x08009308
      default:
        pclk = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	76bb      	strb	r3, [r7, #26]
        break;
 8005ddc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d07f      	beq.n	8005ee4 <UART_SetConfig+0x3dc>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	4a48      	ldr	r2, [pc, #288]	; (8005f0c <UART_SetConfig+0x404>)
 8005dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dee:	461a      	mov	r2, r3
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005df6:	005a      	lsls	r2, r3, #1
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	085b      	lsrs	r3, r3, #1
 8005dfe:	441a      	add	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	2b0f      	cmp	r3, #15
 8005e10:	d916      	bls.n	8005e40 <UART_SetConfig+0x338>
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e18:	d212      	bcs.n	8005e40 <UART_SetConfig+0x338>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	f023 030f 	bic.w	r3, r3, #15
 8005e22:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	f003 0307 	and.w	r3, r3, #7
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	89fb      	ldrh	r3, [r7, #14]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	89fa      	ldrh	r2, [r7, #14]
 8005e3c:	60da      	str	r2, [r3, #12]
 8005e3e:	e051      	b.n	8005ee4 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	76bb      	strb	r3, [r7, #26]
 8005e44:	e04e      	b.n	8005ee4 <UART_SetConfig+0x3dc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e46:	7efb      	ldrb	r3, [r7, #27]
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	2b07      	cmp	r3, #7
 8005e4c:	d821      	bhi.n	8005e92 <UART_SetConfig+0x38a>
 8005e4e:	a201      	add	r2, pc, #4	; (adr r2, 8005e54 <UART_SetConfig+0x34c>)
 8005e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e54:	08005e75 	.word	0x08005e75
 8005e58:	08005e7d 	.word	0x08005e7d
 8005e5c:	08005e93 	.word	0x08005e93
 8005e60:	08005e83 	.word	0x08005e83
 8005e64:	08005e93 	.word	0x08005e93
 8005e68:	08005e93 	.word	0x08005e93
 8005e6c:	08005e93 	.word	0x08005e93
 8005e70:	08005e8b 	.word	0x08005e8b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e74:	f7fe fdc8 	bl	8004a08 <HAL_RCC_GetPCLK2Freq>
 8005e78:	6178      	str	r0, [r7, #20]
        break;
 8005e7a:	e00f      	b.n	8005e9c <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e7c:	4b24      	ldr	r3, [pc, #144]	; (8005f10 <UART_SetConfig+0x408>)
 8005e7e:	617b      	str	r3, [r7, #20]
        break;
 8005e80:	e00c      	b.n	8005e9c <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e82:	f7fe fd29 	bl	80048d8 <HAL_RCC_GetSysClockFreq>
 8005e86:	6178      	str	r0, [r7, #20]
        break;
 8005e88:	e008      	b.n	8005e9c <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e8e:	617b      	str	r3, [r7, #20]
        break;
 8005e90:	e004      	b.n	8005e9c <UART_SetConfig+0x394>
      default:
        pclk = 0U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	76bb      	strb	r3, [r7, #26]
        break;
 8005e9a:	bf00      	nop
    }

    if (pclk != 0U)
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <UART_SetConfig+0x3dc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea6:	4a19      	ldr	r2, [pc, #100]	; (8005f0c <UART_SetConfig+0x404>)
 8005ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005eac:	461a      	mov	r2, r3
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	fbb3 f2f2 	udiv	r2, r3, r2
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	085b      	lsrs	r3, r3, #1
 8005eba:	441a      	add	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	2b0f      	cmp	r3, #15
 8005ecc:	d908      	bls.n	8005ee0 <UART_SetConfig+0x3d8>
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ed4:	d204      	bcs.n	8005ee0 <UART_SetConfig+0x3d8>
      {
        huart->Instance->BRR = usartdiv;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	60da      	str	r2, [r3, #12]
 8005ede:	e001      	b.n	8005ee4 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005f00:	7ebb      	ldrb	r3, [r7, #26]
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3720      	adds	r7, #32
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bdb0      	pop	{r4, r5, r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	08009308 	.word	0x08009308
 8005f10:	00f42400 	.word	0x00f42400

08005f14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00a      	beq.n	8005f3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00a      	beq.n	8005f60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00a      	beq.n	8005f82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f86:	f003 0308 	and.w	r3, r3, #8
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00a      	beq.n	8005fa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa8:	f003 0310 	and.w	r3, r3, #16
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00a      	beq.n	8005fc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fca:	f003 0320 	and.w	r3, r3, #32
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00a      	beq.n	8005fe8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01a      	beq.n	800602a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	430a      	orrs	r2, r1
 8006008:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800600e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006012:	d10a      	bne.n	800602a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00a      	beq.n	800604c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	430a      	orrs	r2, r1
 800604a:	605a      	str	r2, [r3, #4]
  }
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af02      	add	r7, sp, #8
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006068:	f7fb ffb4 	bl	8001fd4 <HAL_GetTick>
 800606c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0308 	and.w	r3, r3, #8
 8006078:	2b08      	cmp	r3, #8
 800607a:	d10e      	bne.n	800609a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800607c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f82f 	bl	80060ee <UART_WaitOnFlagUntilTimeout>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e025      	b.n	80060e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b04      	cmp	r3, #4
 80060a6:	d10e      	bne.n	80060c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f819 	bl	80060ee <UART_WaitOnFlagUntilTimeout>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e00f      	b.n	80060e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b09c      	sub	sp, #112	; 0x70
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	60f8      	str	r0, [r7, #12]
 80060f6:	60b9      	str	r1, [r7, #8]
 80060f8:	603b      	str	r3, [r7, #0]
 80060fa:	4613      	mov	r3, r2
 80060fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060fe:	e0a9      	b.n	8006254 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006100:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006106:	f000 80a5 	beq.w	8006254 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610a:	f7fb ff63 	bl	8001fd4 <HAL_GetTick>
 800610e:	4602      	mov	r2, r0
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006116:	429a      	cmp	r2, r3
 8006118:	d302      	bcc.n	8006120 <UART_WaitOnFlagUntilTimeout+0x32>
 800611a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800611c:	2b00      	cmp	r3, #0
 800611e:	d140      	bne.n	80061a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800612e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006130:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006134:	667b      	str	r3, [r7, #100]	; 0x64
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	461a      	mov	r2, r3
 800613c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800613e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006140:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006144:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006146:	e841 2300 	strex	r3, r2, [r1]
 800614a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800614c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1e6      	bne.n	8006120 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	3308      	adds	r3, #8
 8006158:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006164:	f023 0301 	bic.w	r3, r3, #1
 8006168:	663b      	str	r3, [r7, #96]	; 0x60
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3308      	adds	r3, #8
 8006170:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006172:	64ba      	str	r2, [r7, #72]	; 0x48
 8006174:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800617a:	e841 2300 	strex	r3, r2, [r1]
 800617e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006180:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e5      	bne.n	8006152 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2220      	movs	r2, #32
 800618a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2220      	movs	r2, #32
 8006192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e069      	b.n	8006276 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d051      	beq.n	8006254 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061be:	d149      	bne.n	8006254 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061c8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	461a      	mov	r2, r3
 80061e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061e8:	637b      	str	r3, [r7, #52]	; 0x34
 80061ea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061f0:	e841 2300 	strex	r3, r2, [r1]
 80061f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80061f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e6      	bne.n	80061ca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3308      	adds	r3, #8
 8006202:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	e853 3f00 	ldrex	r3, [r3]
 800620a:	613b      	str	r3, [r7, #16]
   return(result);
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f023 0301 	bic.w	r3, r3, #1
 8006212:	66bb      	str	r3, [r7, #104]	; 0x68
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	3308      	adds	r3, #8
 800621a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800621c:	623a      	str	r2, [r7, #32]
 800621e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	69f9      	ldr	r1, [r7, #28]
 8006222:	6a3a      	ldr	r2, [r7, #32]
 8006224:	e841 2300 	strex	r3, r2, [r1]
 8006228:	61bb      	str	r3, [r7, #24]
   return(result);
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1e5      	bne.n	80061fc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2220      	movs	r2, #32
 8006234:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e010      	b.n	8006276 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69da      	ldr	r2, [r3, #28]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	4013      	ands	r3, r2
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	429a      	cmp	r2, r3
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	461a      	mov	r2, r3
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	429a      	cmp	r2, r3
 8006270:	f43f af46 	beq.w	8006100 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3770      	adds	r7, #112	; 0x70
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800627e:	b480      	push	{r7}
 8006280:	b085      	sub	sp, #20
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_UARTEx_DisableFifoMode+0x16>
 8006290:	2302      	movs	r3, #2
 8006292:	e027      	b.n	80062e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2224      	movs	r2, #36	; 0x24
 80062a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80062c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006300:	2b01      	cmp	r3, #1
 8006302:	d101      	bne.n	8006308 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006304:	2302      	movs	r3, #2
 8006306:	e02d      	b.n	8006364 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2224      	movs	r2, #36	; 0x24
 8006314:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0201 	bic.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	430a      	orrs	r2, r1
 8006342:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 f84f 	bl	80063e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2220      	movs	r2, #32
 8006356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800637c:	2b01      	cmp	r3, #1
 800637e:	d101      	bne.n	8006384 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006380:	2302      	movs	r3, #2
 8006382:	e02d      	b.n	80063e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2224      	movs	r2, #36	; 0x24
 8006390:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f022 0201 	bic.w	r2, r2, #1
 80063aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f811 	bl	80063e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2220      	movs	r2, #32
 80063d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d108      	bne.n	800640a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006408:	e031      	b.n	800646e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800640a:	2308      	movs	r3, #8
 800640c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800640e:	2308      	movs	r3, #8
 8006410:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	0e5b      	lsrs	r3, r3, #25
 800641a:	b2db      	uxtb	r3, r3
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	0f5b      	lsrs	r3, r3, #29
 800642a:	b2db      	uxtb	r3, r3
 800642c:	f003 0307 	and.w	r3, r3, #7
 8006430:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006432:	7bbb      	ldrb	r3, [r7, #14]
 8006434:	7b3a      	ldrb	r2, [r7, #12]
 8006436:	4911      	ldr	r1, [pc, #68]	; (800647c <UARTEx_SetNbDataToProcess+0x94>)
 8006438:	5c8a      	ldrb	r2, [r1, r2]
 800643a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800643e:	7b3a      	ldrb	r2, [r7, #12]
 8006440:	490f      	ldr	r1, [pc, #60]	; (8006480 <UARTEx_SetNbDataToProcess+0x98>)
 8006442:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006444:	fb93 f3f2 	sdiv	r3, r3, r2
 8006448:	b29a      	uxth	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006450:	7bfb      	ldrb	r3, [r7, #15]
 8006452:	7b7a      	ldrb	r2, [r7, #13]
 8006454:	4909      	ldr	r1, [pc, #36]	; (800647c <UARTEx_SetNbDataToProcess+0x94>)
 8006456:	5c8a      	ldrb	r2, [r1, r2]
 8006458:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800645c:	7b7a      	ldrb	r2, [r7, #13]
 800645e:	4908      	ldr	r1, [pc, #32]	; (8006480 <UARTEx_SetNbDataToProcess+0x98>)
 8006460:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006462:	fb93 f3f2 	sdiv	r3, r3, r2
 8006466:	b29a      	uxth	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800646e:	bf00      	nop
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	08009320 	.word	0x08009320
 8006480:	08009328 	.word	0x08009328

08006484 <__errno>:
 8006484:	4b01      	ldr	r3, [pc, #4]	; (800648c <__errno+0x8>)
 8006486:	6818      	ldr	r0, [r3, #0]
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	20000010 	.word	0x20000010

08006490 <__libc_init_array>:
 8006490:	b570      	push	{r4, r5, r6, lr}
 8006492:	4d0d      	ldr	r5, [pc, #52]	; (80064c8 <__libc_init_array+0x38>)
 8006494:	4c0d      	ldr	r4, [pc, #52]	; (80064cc <__libc_init_array+0x3c>)
 8006496:	1b64      	subs	r4, r4, r5
 8006498:	10a4      	asrs	r4, r4, #2
 800649a:	2600      	movs	r6, #0
 800649c:	42a6      	cmp	r6, r4
 800649e:	d109      	bne.n	80064b4 <__libc_init_array+0x24>
 80064a0:	4d0b      	ldr	r5, [pc, #44]	; (80064d0 <__libc_init_array+0x40>)
 80064a2:	4c0c      	ldr	r4, [pc, #48]	; (80064d4 <__libc_init_array+0x44>)
 80064a4:	f002 feb4 	bl	8009210 <_init>
 80064a8:	1b64      	subs	r4, r4, r5
 80064aa:	10a4      	asrs	r4, r4, #2
 80064ac:	2600      	movs	r6, #0
 80064ae:	42a6      	cmp	r6, r4
 80064b0:	d105      	bne.n	80064be <__libc_init_array+0x2e>
 80064b2:	bd70      	pop	{r4, r5, r6, pc}
 80064b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b8:	4798      	blx	r3
 80064ba:	3601      	adds	r6, #1
 80064bc:	e7ee      	b.n	800649c <__libc_init_array+0xc>
 80064be:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c2:	4798      	blx	r3
 80064c4:	3601      	adds	r6, #1
 80064c6:	e7f2      	b.n	80064ae <__libc_init_array+0x1e>
 80064c8:	0800971c 	.word	0x0800971c
 80064cc:	0800971c 	.word	0x0800971c
 80064d0:	0800971c 	.word	0x0800971c
 80064d4:	08009720 	.word	0x08009720

080064d8 <malloc>:
 80064d8:	4b02      	ldr	r3, [pc, #8]	; (80064e4 <malloc+0xc>)
 80064da:	4601      	mov	r1, r0
 80064dc:	6818      	ldr	r0, [r3, #0]
 80064de:	f000 b869 	b.w	80065b4 <_malloc_r>
 80064e2:	bf00      	nop
 80064e4:	20000010 	.word	0x20000010

080064e8 <memcpy>:
 80064e8:	440a      	add	r2, r1
 80064ea:	4291      	cmp	r1, r2
 80064ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80064f0:	d100      	bne.n	80064f4 <memcpy+0xc>
 80064f2:	4770      	bx	lr
 80064f4:	b510      	push	{r4, lr}
 80064f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064fe:	4291      	cmp	r1, r2
 8006500:	d1f9      	bne.n	80064f6 <memcpy+0xe>
 8006502:	bd10      	pop	{r4, pc}

08006504 <memset>:
 8006504:	4402      	add	r2, r0
 8006506:	4603      	mov	r3, r0
 8006508:	4293      	cmp	r3, r2
 800650a:	d100      	bne.n	800650e <memset+0xa>
 800650c:	4770      	bx	lr
 800650e:	f803 1b01 	strb.w	r1, [r3], #1
 8006512:	e7f9      	b.n	8006508 <memset+0x4>

08006514 <_free_r>:
 8006514:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006516:	2900      	cmp	r1, #0
 8006518:	d048      	beq.n	80065ac <_free_r+0x98>
 800651a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800651e:	9001      	str	r0, [sp, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	f1a1 0404 	sub.w	r4, r1, #4
 8006526:	bfb8      	it	lt
 8006528:	18e4      	addlt	r4, r4, r3
 800652a:	f001 fbb5 	bl	8007c98 <__malloc_lock>
 800652e:	4a20      	ldr	r2, [pc, #128]	; (80065b0 <_free_r+0x9c>)
 8006530:	9801      	ldr	r0, [sp, #4]
 8006532:	6813      	ldr	r3, [r2, #0]
 8006534:	4615      	mov	r5, r2
 8006536:	b933      	cbnz	r3, 8006546 <_free_r+0x32>
 8006538:	6063      	str	r3, [r4, #4]
 800653a:	6014      	str	r4, [r2, #0]
 800653c:	b003      	add	sp, #12
 800653e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006542:	f001 bbaf 	b.w	8007ca4 <__malloc_unlock>
 8006546:	42a3      	cmp	r3, r4
 8006548:	d90b      	bls.n	8006562 <_free_r+0x4e>
 800654a:	6821      	ldr	r1, [r4, #0]
 800654c:	1862      	adds	r2, r4, r1
 800654e:	4293      	cmp	r3, r2
 8006550:	bf04      	itt	eq
 8006552:	681a      	ldreq	r2, [r3, #0]
 8006554:	685b      	ldreq	r3, [r3, #4]
 8006556:	6063      	str	r3, [r4, #4]
 8006558:	bf04      	itt	eq
 800655a:	1852      	addeq	r2, r2, r1
 800655c:	6022      	streq	r2, [r4, #0]
 800655e:	602c      	str	r4, [r5, #0]
 8006560:	e7ec      	b.n	800653c <_free_r+0x28>
 8006562:	461a      	mov	r2, r3
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b10b      	cbz	r3, 800656c <_free_r+0x58>
 8006568:	42a3      	cmp	r3, r4
 800656a:	d9fa      	bls.n	8006562 <_free_r+0x4e>
 800656c:	6811      	ldr	r1, [r2, #0]
 800656e:	1855      	adds	r5, r2, r1
 8006570:	42a5      	cmp	r5, r4
 8006572:	d10b      	bne.n	800658c <_free_r+0x78>
 8006574:	6824      	ldr	r4, [r4, #0]
 8006576:	4421      	add	r1, r4
 8006578:	1854      	adds	r4, r2, r1
 800657a:	42a3      	cmp	r3, r4
 800657c:	6011      	str	r1, [r2, #0]
 800657e:	d1dd      	bne.n	800653c <_free_r+0x28>
 8006580:	681c      	ldr	r4, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	6053      	str	r3, [r2, #4]
 8006586:	4421      	add	r1, r4
 8006588:	6011      	str	r1, [r2, #0]
 800658a:	e7d7      	b.n	800653c <_free_r+0x28>
 800658c:	d902      	bls.n	8006594 <_free_r+0x80>
 800658e:	230c      	movs	r3, #12
 8006590:	6003      	str	r3, [r0, #0]
 8006592:	e7d3      	b.n	800653c <_free_r+0x28>
 8006594:	6825      	ldr	r5, [r4, #0]
 8006596:	1961      	adds	r1, r4, r5
 8006598:	428b      	cmp	r3, r1
 800659a:	bf04      	itt	eq
 800659c:	6819      	ldreq	r1, [r3, #0]
 800659e:	685b      	ldreq	r3, [r3, #4]
 80065a0:	6063      	str	r3, [r4, #4]
 80065a2:	bf04      	itt	eq
 80065a4:	1949      	addeq	r1, r1, r5
 80065a6:	6021      	streq	r1, [r4, #0]
 80065a8:	6054      	str	r4, [r2, #4]
 80065aa:	e7c7      	b.n	800653c <_free_r+0x28>
 80065ac:	b003      	add	sp, #12
 80065ae:	bd30      	pop	{r4, r5, pc}
 80065b0:	20000200 	.word	0x20000200

080065b4 <_malloc_r>:
 80065b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b6:	1ccd      	adds	r5, r1, #3
 80065b8:	f025 0503 	bic.w	r5, r5, #3
 80065bc:	3508      	adds	r5, #8
 80065be:	2d0c      	cmp	r5, #12
 80065c0:	bf38      	it	cc
 80065c2:	250c      	movcc	r5, #12
 80065c4:	2d00      	cmp	r5, #0
 80065c6:	4606      	mov	r6, r0
 80065c8:	db01      	blt.n	80065ce <_malloc_r+0x1a>
 80065ca:	42a9      	cmp	r1, r5
 80065cc:	d903      	bls.n	80065d6 <_malloc_r+0x22>
 80065ce:	230c      	movs	r3, #12
 80065d0:	6033      	str	r3, [r6, #0]
 80065d2:	2000      	movs	r0, #0
 80065d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065d6:	f001 fb5f 	bl	8007c98 <__malloc_lock>
 80065da:	4921      	ldr	r1, [pc, #132]	; (8006660 <_malloc_r+0xac>)
 80065dc:	680a      	ldr	r2, [r1, #0]
 80065de:	4614      	mov	r4, r2
 80065e0:	b99c      	cbnz	r4, 800660a <_malloc_r+0x56>
 80065e2:	4f20      	ldr	r7, [pc, #128]	; (8006664 <_malloc_r+0xb0>)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	b923      	cbnz	r3, 80065f2 <_malloc_r+0x3e>
 80065e8:	4621      	mov	r1, r4
 80065ea:	4630      	mov	r0, r6
 80065ec:	f000 fca6 	bl	8006f3c <_sbrk_r>
 80065f0:	6038      	str	r0, [r7, #0]
 80065f2:	4629      	mov	r1, r5
 80065f4:	4630      	mov	r0, r6
 80065f6:	f000 fca1 	bl	8006f3c <_sbrk_r>
 80065fa:	1c43      	adds	r3, r0, #1
 80065fc:	d123      	bne.n	8006646 <_malloc_r+0x92>
 80065fe:	230c      	movs	r3, #12
 8006600:	6033      	str	r3, [r6, #0]
 8006602:	4630      	mov	r0, r6
 8006604:	f001 fb4e 	bl	8007ca4 <__malloc_unlock>
 8006608:	e7e3      	b.n	80065d2 <_malloc_r+0x1e>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	1b5b      	subs	r3, r3, r5
 800660e:	d417      	bmi.n	8006640 <_malloc_r+0x8c>
 8006610:	2b0b      	cmp	r3, #11
 8006612:	d903      	bls.n	800661c <_malloc_r+0x68>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	441c      	add	r4, r3
 8006618:	6025      	str	r5, [r4, #0]
 800661a:	e004      	b.n	8006626 <_malloc_r+0x72>
 800661c:	6863      	ldr	r3, [r4, #4]
 800661e:	42a2      	cmp	r2, r4
 8006620:	bf0c      	ite	eq
 8006622:	600b      	streq	r3, [r1, #0]
 8006624:	6053      	strne	r3, [r2, #4]
 8006626:	4630      	mov	r0, r6
 8006628:	f001 fb3c 	bl	8007ca4 <__malloc_unlock>
 800662c:	f104 000b 	add.w	r0, r4, #11
 8006630:	1d23      	adds	r3, r4, #4
 8006632:	f020 0007 	bic.w	r0, r0, #7
 8006636:	1ac2      	subs	r2, r0, r3
 8006638:	d0cc      	beq.n	80065d4 <_malloc_r+0x20>
 800663a:	1a1b      	subs	r3, r3, r0
 800663c:	50a3      	str	r3, [r4, r2]
 800663e:	e7c9      	b.n	80065d4 <_malloc_r+0x20>
 8006640:	4622      	mov	r2, r4
 8006642:	6864      	ldr	r4, [r4, #4]
 8006644:	e7cc      	b.n	80065e0 <_malloc_r+0x2c>
 8006646:	1cc4      	adds	r4, r0, #3
 8006648:	f024 0403 	bic.w	r4, r4, #3
 800664c:	42a0      	cmp	r0, r4
 800664e:	d0e3      	beq.n	8006618 <_malloc_r+0x64>
 8006650:	1a21      	subs	r1, r4, r0
 8006652:	4630      	mov	r0, r6
 8006654:	f000 fc72 	bl	8006f3c <_sbrk_r>
 8006658:	3001      	adds	r0, #1
 800665a:	d1dd      	bne.n	8006618 <_malloc_r+0x64>
 800665c:	e7cf      	b.n	80065fe <_malloc_r+0x4a>
 800665e:	bf00      	nop
 8006660:	20000200 	.word	0x20000200
 8006664:	20000204 	.word	0x20000204

08006668 <__cvt>:
 8006668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800666c:	ec55 4b10 	vmov	r4, r5, d0
 8006670:	2d00      	cmp	r5, #0
 8006672:	460e      	mov	r6, r1
 8006674:	4619      	mov	r1, r3
 8006676:	462b      	mov	r3, r5
 8006678:	bfbb      	ittet	lt
 800667a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800667e:	461d      	movlt	r5, r3
 8006680:	2300      	movge	r3, #0
 8006682:	232d      	movlt	r3, #45	; 0x2d
 8006684:	700b      	strb	r3, [r1, #0]
 8006686:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006688:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800668c:	4691      	mov	r9, r2
 800668e:	f023 0820 	bic.w	r8, r3, #32
 8006692:	bfbc      	itt	lt
 8006694:	4622      	movlt	r2, r4
 8006696:	4614      	movlt	r4, r2
 8006698:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800669c:	d005      	beq.n	80066aa <__cvt+0x42>
 800669e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80066a2:	d100      	bne.n	80066a6 <__cvt+0x3e>
 80066a4:	3601      	adds	r6, #1
 80066a6:	2102      	movs	r1, #2
 80066a8:	e000      	b.n	80066ac <__cvt+0x44>
 80066aa:	2103      	movs	r1, #3
 80066ac:	ab03      	add	r3, sp, #12
 80066ae:	9301      	str	r3, [sp, #4]
 80066b0:	ab02      	add	r3, sp, #8
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	ec45 4b10 	vmov	d0, r4, r5
 80066b8:	4653      	mov	r3, sl
 80066ba:	4632      	mov	r2, r6
 80066bc:	f000 fcfc 	bl	80070b8 <_dtoa_r>
 80066c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80066c4:	4607      	mov	r7, r0
 80066c6:	d102      	bne.n	80066ce <__cvt+0x66>
 80066c8:	f019 0f01 	tst.w	r9, #1
 80066cc:	d022      	beq.n	8006714 <__cvt+0xac>
 80066ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066d2:	eb07 0906 	add.w	r9, r7, r6
 80066d6:	d110      	bne.n	80066fa <__cvt+0x92>
 80066d8:	783b      	ldrb	r3, [r7, #0]
 80066da:	2b30      	cmp	r3, #48	; 0x30
 80066dc:	d10a      	bne.n	80066f4 <__cvt+0x8c>
 80066de:	2200      	movs	r2, #0
 80066e0:	2300      	movs	r3, #0
 80066e2:	4620      	mov	r0, r4
 80066e4:	4629      	mov	r1, r5
 80066e6:	f7fa f9c7 	bl	8000a78 <__aeabi_dcmpeq>
 80066ea:	b918      	cbnz	r0, 80066f4 <__cvt+0x8c>
 80066ec:	f1c6 0601 	rsb	r6, r6, #1
 80066f0:	f8ca 6000 	str.w	r6, [sl]
 80066f4:	f8da 3000 	ldr.w	r3, [sl]
 80066f8:	4499      	add	r9, r3
 80066fa:	2200      	movs	r2, #0
 80066fc:	2300      	movs	r3, #0
 80066fe:	4620      	mov	r0, r4
 8006700:	4629      	mov	r1, r5
 8006702:	f7fa f9b9 	bl	8000a78 <__aeabi_dcmpeq>
 8006706:	b108      	cbz	r0, 800670c <__cvt+0xa4>
 8006708:	f8cd 900c 	str.w	r9, [sp, #12]
 800670c:	2230      	movs	r2, #48	; 0x30
 800670e:	9b03      	ldr	r3, [sp, #12]
 8006710:	454b      	cmp	r3, r9
 8006712:	d307      	bcc.n	8006724 <__cvt+0xbc>
 8006714:	9b03      	ldr	r3, [sp, #12]
 8006716:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006718:	1bdb      	subs	r3, r3, r7
 800671a:	4638      	mov	r0, r7
 800671c:	6013      	str	r3, [r2, #0]
 800671e:	b004      	add	sp, #16
 8006720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006724:	1c59      	adds	r1, r3, #1
 8006726:	9103      	str	r1, [sp, #12]
 8006728:	701a      	strb	r2, [r3, #0]
 800672a:	e7f0      	b.n	800670e <__cvt+0xa6>

0800672c <__exponent>:
 800672c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800672e:	4603      	mov	r3, r0
 8006730:	2900      	cmp	r1, #0
 8006732:	bfb8      	it	lt
 8006734:	4249      	neglt	r1, r1
 8006736:	f803 2b02 	strb.w	r2, [r3], #2
 800673a:	bfb4      	ite	lt
 800673c:	222d      	movlt	r2, #45	; 0x2d
 800673e:	222b      	movge	r2, #43	; 0x2b
 8006740:	2909      	cmp	r1, #9
 8006742:	7042      	strb	r2, [r0, #1]
 8006744:	dd2a      	ble.n	800679c <__exponent+0x70>
 8006746:	f10d 0407 	add.w	r4, sp, #7
 800674a:	46a4      	mov	ip, r4
 800674c:	270a      	movs	r7, #10
 800674e:	46a6      	mov	lr, r4
 8006750:	460a      	mov	r2, r1
 8006752:	fb91 f6f7 	sdiv	r6, r1, r7
 8006756:	fb07 1516 	mls	r5, r7, r6, r1
 800675a:	3530      	adds	r5, #48	; 0x30
 800675c:	2a63      	cmp	r2, #99	; 0x63
 800675e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006762:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006766:	4631      	mov	r1, r6
 8006768:	dcf1      	bgt.n	800674e <__exponent+0x22>
 800676a:	3130      	adds	r1, #48	; 0x30
 800676c:	f1ae 0502 	sub.w	r5, lr, #2
 8006770:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006774:	1c44      	adds	r4, r0, #1
 8006776:	4629      	mov	r1, r5
 8006778:	4561      	cmp	r1, ip
 800677a:	d30a      	bcc.n	8006792 <__exponent+0x66>
 800677c:	f10d 0209 	add.w	r2, sp, #9
 8006780:	eba2 020e 	sub.w	r2, r2, lr
 8006784:	4565      	cmp	r5, ip
 8006786:	bf88      	it	hi
 8006788:	2200      	movhi	r2, #0
 800678a:	4413      	add	r3, r2
 800678c:	1a18      	subs	r0, r3, r0
 800678e:	b003      	add	sp, #12
 8006790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006792:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006796:	f804 2f01 	strb.w	r2, [r4, #1]!
 800679a:	e7ed      	b.n	8006778 <__exponent+0x4c>
 800679c:	2330      	movs	r3, #48	; 0x30
 800679e:	3130      	adds	r1, #48	; 0x30
 80067a0:	7083      	strb	r3, [r0, #2]
 80067a2:	70c1      	strb	r1, [r0, #3]
 80067a4:	1d03      	adds	r3, r0, #4
 80067a6:	e7f1      	b.n	800678c <__exponent+0x60>

080067a8 <_printf_float>:
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	ed2d 8b02 	vpush	{d8}
 80067b0:	b08d      	sub	sp, #52	; 0x34
 80067b2:	460c      	mov	r4, r1
 80067b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067b8:	4616      	mov	r6, r2
 80067ba:	461f      	mov	r7, r3
 80067bc:	4605      	mov	r5, r0
 80067be:	f001 fa67 	bl	8007c90 <_localeconv_r>
 80067c2:	f8d0 a000 	ldr.w	sl, [r0]
 80067c6:	4650      	mov	r0, sl
 80067c8:	f7f9 fcda 	bl	8000180 <strlen>
 80067cc:	2300      	movs	r3, #0
 80067ce:	930a      	str	r3, [sp, #40]	; 0x28
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	9305      	str	r3, [sp, #20]
 80067d4:	f8d8 3000 	ldr.w	r3, [r8]
 80067d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80067dc:	3307      	adds	r3, #7
 80067de:	f023 0307 	bic.w	r3, r3, #7
 80067e2:	f103 0208 	add.w	r2, r3, #8
 80067e6:	f8c8 2000 	str.w	r2, [r8]
 80067ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80067f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80067f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80067fa:	9307      	str	r3, [sp, #28]
 80067fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8006800:	ee08 0a10 	vmov	s16, r0
 8006804:	4b9f      	ldr	r3, [pc, #636]	; (8006a84 <_printf_float+0x2dc>)
 8006806:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800680a:	f04f 32ff 	mov.w	r2, #4294967295
 800680e:	f7fa f965 	bl	8000adc <__aeabi_dcmpun>
 8006812:	bb88      	cbnz	r0, 8006878 <_printf_float+0xd0>
 8006814:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006818:	4b9a      	ldr	r3, [pc, #616]	; (8006a84 <_printf_float+0x2dc>)
 800681a:	f04f 32ff 	mov.w	r2, #4294967295
 800681e:	f7fa f93f 	bl	8000aa0 <__aeabi_dcmple>
 8006822:	bb48      	cbnz	r0, 8006878 <_printf_float+0xd0>
 8006824:	2200      	movs	r2, #0
 8006826:	2300      	movs	r3, #0
 8006828:	4640      	mov	r0, r8
 800682a:	4649      	mov	r1, r9
 800682c:	f7fa f92e 	bl	8000a8c <__aeabi_dcmplt>
 8006830:	b110      	cbz	r0, 8006838 <_printf_float+0x90>
 8006832:	232d      	movs	r3, #45	; 0x2d
 8006834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006838:	4b93      	ldr	r3, [pc, #588]	; (8006a88 <_printf_float+0x2e0>)
 800683a:	4894      	ldr	r0, [pc, #592]	; (8006a8c <_printf_float+0x2e4>)
 800683c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006840:	bf94      	ite	ls
 8006842:	4698      	movls	r8, r3
 8006844:	4680      	movhi	r8, r0
 8006846:	2303      	movs	r3, #3
 8006848:	6123      	str	r3, [r4, #16]
 800684a:	9b05      	ldr	r3, [sp, #20]
 800684c:	f023 0204 	bic.w	r2, r3, #4
 8006850:	6022      	str	r2, [r4, #0]
 8006852:	f04f 0900 	mov.w	r9, #0
 8006856:	9700      	str	r7, [sp, #0]
 8006858:	4633      	mov	r3, r6
 800685a:	aa0b      	add	r2, sp, #44	; 0x2c
 800685c:	4621      	mov	r1, r4
 800685e:	4628      	mov	r0, r5
 8006860:	f000 f9d8 	bl	8006c14 <_printf_common>
 8006864:	3001      	adds	r0, #1
 8006866:	f040 8090 	bne.w	800698a <_printf_float+0x1e2>
 800686a:	f04f 30ff 	mov.w	r0, #4294967295
 800686e:	b00d      	add	sp, #52	; 0x34
 8006870:	ecbd 8b02 	vpop	{d8}
 8006874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006878:	4642      	mov	r2, r8
 800687a:	464b      	mov	r3, r9
 800687c:	4640      	mov	r0, r8
 800687e:	4649      	mov	r1, r9
 8006880:	f7fa f92c 	bl	8000adc <__aeabi_dcmpun>
 8006884:	b140      	cbz	r0, 8006898 <_printf_float+0xf0>
 8006886:	464b      	mov	r3, r9
 8006888:	2b00      	cmp	r3, #0
 800688a:	bfbc      	itt	lt
 800688c:	232d      	movlt	r3, #45	; 0x2d
 800688e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006892:	487f      	ldr	r0, [pc, #508]	; (8006a90 <_printf_float+0x2e8>)
 8006894:	4b7f      	ldr	r3, [pc, #508]	; (8006a94 <_printf_float+0x2ec>)
 8006896:	e7d1      	b.n	800683c <_printf_float+0x94>
 8006898:	6863      	ldr	r3, [r4, #4]
 800689a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800689e:	9206      	str	r2, [sp, #24]
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	d13f      	bne.n	8006924 <_printf_float+0x17c>
 80068a4:	2306      	movs	r3, #6
 80068a6:	6063      	str	r3, [r4, #4]
 80068a8:	9b05      	ldr	r3, [sp, #20]
 80068aa:	6861      	ldr	r1, [r4, #4]
 80068ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80068b0:	2300      	movs	r3, #0
 80068b2:	9303      	str	r3, [sp, #12]
 80068b4:	ab0a      	add	r3, sp, #40	; 0x28
 80068b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80068ba:	ab09      	add	r3, sp, #36	; 0x24
 80068bc:	ec49 8b10 	vmov	d0, r8, r9
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	6022      	str	r2, [r4, #0]
 80068c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80068c8:	4628      	mov	r0, r5
 80068ca:	f7ff fecd 	bl	8006668 <__cvt>
 80068ce:	9b06      	ldr	r3, [sp, #24]
 80068d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068d2:	2b47      	cmp	r3, #71	; 0x47
 80068d4:	4680      	mov	r8, r0
 80068d6:	d108      	bne.n	80068ea <_printf_float+0x142>
 80068d8:	1cc8      	adds	r0, r1, #3
 80068da:	db02      	blt.n	80068e2 <_printf_float+0x13a>
 80068dc:	6863      	ldr	r3, [r4, #4]
 80068de:	4299      	cmp	r1, r3
 80068e0:	dd41      	ble.n	8006966 <_printf_float+0x1be>
 80068e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80068e6:	fa5f fb8b 	uxtb.w	fp, fp
 80068ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068ee:	d820      	bhi.n	8006932 <_printf_float+0x18a>
 80068f0:	3901      	subs	r1, #1
 80068f2:	465a      	mov	r2, fp
 80068f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80068f8:	9109      	str	r1, [sp, #36]	; 0x24
 80068fa:	f7ff ff17 	bl	800672c <__exponent>
 80068fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006900:	1813      	adds	r3, r2, r0
 8006902:	2a01      	cmp	r2, #1
 8006904:	4681      	mov	r9, r0
 8006906:	6123      	str	r3, [r4, #16]
 8006908:	dc02      	bgt.n	8006910 <_printf_float+0x168>
 800690a:	6822      	ldr	r2, [r4, #0]
 800690c:	07d2      	lsls	r2, r2, #31
 800690e:	d501      	bpl.n	8006914 <_printf_float+0x16c>
 8006910:	3301      	adds	r3, #1
 8006912:	6123      	str	r3, [r4, #16]
 8006914:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006918:	2b00      	cmp	r3, #0
 800691a:	d09c      	beq.n	8006856 <_printf_float+0xae>
 800691c:	232d      	movs	r3, #45	; 0x2d
 800691e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006922:	e798      	b.n	8006856 <_printf_float+0xae>
 8006924:	9a06      	ldr	r2, [sp, #24]
 8006926:	2a47      	cmp	r2, #71	; 0x47
 8006928:	d1be      	bne.n	80068a8 <_printf_float+0x100>
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1bc      	bne.n	80068a8 <_printf_float+0x100>
 800692e:	2301      	movs	r3, #1
 8006930:	e7b9      	b.n	80068a6 <_printf_float+0xfe>
 8006932:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006936:	d118      	bne.n	800696a <_printf_float+0x1c2>
 8006938:	2900      	cmp	r1, #0
 800693a:	6863      	ldr	r3, [r4, #4]
 800693c:	dd0b      	ble.n	8006956 <_printf_float+0x1ae>
 800693e:	6121      	str	r1, [r4, #16]
 8006940:	b913      	cbnz	r3, 8006948 <_printf_float+0x1a0>
 8006942:	6822      	ldr	r2, [r4, #0]
 8006944:	07d0      	lsls	r0, r2, #31
 8006946:	d502      	bpl.n	800694e <_printf_float+0x1a6>
 8006948:	3301      	adds	r3, #1
 800694a:	440b      	add	r3, r1
 800694c:	6123      	str	r3, [r4, #16]
 800694e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006950:	f04f 0900 	mov.w	r9, #0
 8006954:	e7de      	b.n	8006914 <_printf_float+0x16c>
 8006956:	b913      	cbnz	r3, 800695e <_printf_float+0x1b6>
 8006958:	6822      	ldr	r2, [r4, #0]
 800695a:	07d2      	lsls	r2, r2, #31
 800695c:	d501      	bpl.n	8006962 <_printf_float+0x1ba>
 800695e:	3302      	adds	r3, #2
 8006960:	e7f4      	b.n	800694c <_printf_float+0x1a4>
 8006962:	2301      	movs	r3, #1
 8006964:	e7f2      	b.n	800694c <_printf_float+0x1a4>
 8006966:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800696a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800696c:	4299      	cmp	r1, r3
 800696e:	db05      	blt.n	800697c <_printf_float+0x1d4>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	6121      	str	r1, [r4, #16]
 8006974:	07d8      	lsls	r0, r3, #31
 8006976:	d5ea      	bpl.n	800694e <_printf_float+0x1a6>
 8006978:	1c4b      	adds	r3, r1, #1
 800697a:	e7e7      	b.n	800694c <_printf_float+0x1a4>
 800697c:	2900      	cmp	r1, #0
 800697e:	bfd4      	ite	le
 8006980:	f1c1 0202 	rsble	r2, r1, #2
 8006984:	2201      	movgt	r2, #1
 8006986:	4413      	add	r3, r2
 8006988:	e7e0      	b.n	800694c <_printf_float+0x1a4>
 800698a:	6823      	ldr	r3, [r4, #0]
 800698c:	055a      	lsls	r2, r3, #21
 800698e:	d407      	bmi.n	80069a0 <_printf_float+0x1f8>
 8006990:	6923      	ldr	r3, [r4, #16]
 8006992:	4642      	mov	r2, r8
 8006994:	4631      	mov	r1, r6
 8006996:	4628      	mov	r0, r5
 8006998:	47b8      	blx	r7
 800699a:	3001      	adds	r0, #1
 800699c:	d12c      	bne.n	80069f8 <_printf_float+0x250>
 800699e:	e764      	b.n	800686a <_printf_float+0xc2>
 80069a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069a4:	f240 80e0 	bls.w	8006b68 <_printf_float+0x3c0>
 80069a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069ac:	2200      	movs	r2, #0
 80069ae:	2300      	movs	r3, #0
 80069b0:	f7fa f862 	bl	8000a78 <__aeabi_dcmpeq>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	d034      	beq.n	8006a22 <_printf_float+0x27a>
 80069b8:	4a37      	ldr	r2, [pc, #220]	; (8006a98 <_printf_float+0x2f0>)
 80069ba:	2301      	movs	r3, #1
 80069bc:	4631      	mov	r1, r6
 80069be:	4628      	mov	r0, r5
 80069c0:	47b8      	blx	r7
 80069c2:	3001      	adds	r0, #1
 80069c4:	f43f af51 	beq.w	800686a <_printf_float+0xc2>
 80069c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069cc:	429a      	cmp	r2, r3
 80069ce:	db02      	blt.n	80069d6 <_printf_float+0x22e>
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	07d8      	lsls	r0, r3, #31
 80069d4:	d510      	bpl.n	80069f8 <_printf_float+0x250>
 80069d6:	ee18 3a10 	vmov	r3, s16
 80069da:	4652      	mov	r2, sl
 80069dc:	4631      	mov	r1, r6
 80069de:	4628      	mov	r0, r5
 80069e0:	47b8      	blx	r7
 80069e2:	3001      	adds	r0, #1
 80069e4:	f43f af41 	beq.w	800686a <_printf_float+0xc2>
 80069e8:	f04f 0800 	mov.w	r8, #0
 80069ec:	f104 091a 	add.w	r9, r4, #26
 80069f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069f2:	3b01      	subs	r3, #1
 80069f4:	4543      	cmp	r3, r8
 80069f6:	dc09      	bgt.n	8006a0c <_printf_float+0x264>
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	079b      	lsls	r3, r3, #30
 80069fc:	f100 8105 	bmi.w	8006c0a <_printf_float+0x462>
 8006a00:	68e0      	ldr	r0, [r4, #12]
 8006a02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a04:	4298      	cmp	r0, r3
 8006a06:	bfb8      	it	lt
 8006a08:	4618      	movlt	r0, r3
 8006a0a:	e730      	b.n	800686e <_printf_float+0xc6>
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	464a      	mov	r2, r9
 8006a10:	4631      	mov	r1, r6
 8006a12:	4628      	mov	r0, r5
 8006a14:	47b8      	blx	r7
 8006a16:	3001      	adds	r0, #1
 8006a18:	f43f af27 	beq.w	800686a <_printf_float+0xc2>
 8006a1c:	f108 0801 	add.w	r8, r8, #1
 8006a20:	e7e6      	b.n	80069f0 <_printf_float+0x248>
 8006a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dc39      	bgt.n	8006a9c <_printf_float+0x2f4>
 8006a28:	4a1b      	ldr	r2, [pc, #108]	; (8006a98 <_printf_float+0x2f0>)
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	4631      	mov	r1, r6
 8006a2e:	4628      	mov	r0, r5
 8006a30:	47b8      	blx	r7
 8006a32:	3001      	adds	r0, #1
 8006a34:	f43f af19 	beq.w	800686a <_printf_float+0xc2>
 8006a38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	d102      	bne.n	8006a46 <_printf_float+0x29e>
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	07d9      	lsls	r1, r3, #31
 8006a44:	d5d8      	bpl.n	80069f8 <_printf_float+0x250>
 8006a46:	ee18 3a10 	vmov	r3, s16
 8006a4a:	4652      	mov	r2, sl
 8006a4c:	4631      	mov	r1, r6
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	f43f af09 	beq.w	800686a <_printf_float+0xc2>
 8006a58:	f04f 0900 	mov.w	r9, #0
 8006a5c:	f104 0a1a 	add.w	sl, r4, #26
 8006a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a62:	425b      	negs	r3, r3
 8006a64:	454b      	cmp	r3, r9
 8006a66:	dc01      	bgt.n	8006a6c <_printf_float+0x2c4>
 8006a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a6a:	e792      	b.n	8006992 <_printf_float+0x1ea>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	4652      	mov	r2, sl
 8006a70:	4631      	mov	r1, r6
 8006a72:	4628      	mov	r0, r5
 8006a74:	47b8      	blx	r7
 8006a76:	3001      	adds	r0, #1
 8006a78:	f43f aef7 	beq.w	800686a <_printf_float+0xc2>
 8006a7c:	f109 0901 	add.w	r9, r9, #1
 8006a80:	e7ee      	b.n	8006a60 <_printf_float+0x2b8>
 8006a82:	bf00      	nop
 8006a84:	7fefffff 	.word	0x7fefffff
 8006a88:	08009334 	.word	0x08009334
 8006a8c:	08009338 	.word	0x08009338
 8006a90:	08009340 	.word	0x08009340
 8006a94:	0800933c 	.word	0x0800933c
 8006a98:	08009344 	.word	0x08009344
 8006a9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	bfa8      	it	ge
 8006aa4:	461a      	movge	r2, r3
 8006aa6:	2a00      	cmp	r2, #0
 8006aa8:	4691      	mov	r9, r2
 8006aaa:	dc37      	bgt.n	8006b1c <_printf_float+0x374>
 8006aac:	f04f 0b00 	mov.w	fp, #0
 8006ab0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ab4:	f104 021a 	add.w	r2, r4, #26
 8006ab8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006aba:	9305      	str	r3, [sp, #20]
 8006abc:	eba3 0309 	sub.w	r3, r3, r9
 8006ac0:	455b      	cmp	r3, fp
 8006ac2:	dc33      	bgt.n	8006b2c <_printf_float+0x384>
 8006ac4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	db3b      	blt.n	8006b44 <_printf_float+0x39c>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	07da      	lsls	r2, r3, #31
 8006ad0:	d438      	bmi.n	8006b44 <_printf_float+0x39c>
 8006ad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ad4:	9b05      	ldr	r3, [sp, #20]
 8006ad6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	eba2 0901 	sub.w	r9, r2, r1
 8006ade:	4599      	cmp	r9, r3
 8006ae0:	bfa8      	it	ge
 8006ae2:	4699      	movge	r9, r3
 8006ae4:	f1b9 0f00 	cmp.w	r9, #0
 8006ae8:	dc35      	bgt.n	8006b56 <_printf_float+0x3ae>
 8006aea:	f04f 0800 	mov.w	r8, #0
 8006aee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006af2:	f104 0a1a 	add.w	sl, r4, #26
 8006af6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006afa:	1a9b      	subs	r3, r3, r2
 8006afc:	eba3 0309 	sub.w	r3, r3, r9
 8006b00:	4543      	cmp	r3, r8
 8006b02:	f77f af79 	ble.w	80069f8 <_printf_float+0x250>
 8006b06:	2301      	movs	r3, #1
 8006b08:	4652      	mov	r2, sl
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	f43f aeaa 	beq.w	800686a <_printf_float+0xc2>
 8006b16:	f108 0801 	add.w	r8, r8, #1
 8006b1a:	e7ec      	b.n	8006af6 <_printf_float+0x34e>
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	4631      	mov	r1, r6
 8006b20:	4642      	mov	r2, r8
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b8      	blx	r7
 8006b26:	3001      	adds	r0, #1
 8006b28:	d1c0      	bne.n	8006aac <_printf_float+0x304>
 8006b2a:	e69e      	b.n	800686a <_printf_float+0xc2>
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	4631      	mov	r1, r6
 8006b30:	4628      	mov	r0, r5
 8006b32:	9205      	str	r2, [sp, #20]
 8006b34:	47b8      	blx	r7
 8006b36:	3001      	adds	r0, #1
 8006b38:	f43f ae97 	beq.w	800686a <_printf_float+0xc2>
 8006b3c:	9a05      	ldr	r2, [sp, #20]
 8006b3e:	f10b 0b01 	add.w	fp, fp, #1
 8006b42:	e7b9      	b.n	8006ab8 <_printf_float+0x310>
 8006b44:	ee18 3a10 	vmov	r3, s16
 8006b48:	4652      	mov	r2, sl
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	47b8      	blx	r7
 8006b50:	3001      	adds	r0, #1
 8006b52:	d1be      	bne.n	8006ad2 <_printf_float+0x32a>
 8006b54:	e689      	b.n	800686a <_printf_float+0xc2>
 8006b56:	9a05      	ldr	r2, [sp, #20]
 8006b58:	464b      	mov	r3, r9
 8006b5a:	4442      	add	r2, r8
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4628      	mov	r0, r5
 8006b60:	47b8      	blx	r7
 8006b62:	3001      	adds	r0, #1
 8006b64:	d1c1      	bne.n	8006aea <_printf_float+0x342>
 8006b66:	e680      	b.n	800686a <_printf_float+0xc2>
 8006b68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b6a:	2a01      	cmp	r2, #1
 8006b6c:	dc01      	bgt.n	8006b72 <_printf_float+0x3ca>
 8006b6e:	07db      	lsls	r3, r3, #31
 8006b70:	d538      	bpl.n	8006be4 <_printf_float+0x43c>
 8006b72:	2301      	movs	r3, #1
 8006b74:	4642      	mov	r2, r8
 8006b76:	4631      	mov	r1, r6
 8006b78:	4628      	mov	r0, r5
 8006b7a:	47b8      	blx	r7
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	f43f ae74 	beq.w	800686a <_printf_float+0xc2>
 8006b82:	ee18 3a10 	vmov	r3, s16
 8006b86:	4652      	mov	r2, sl
 8006b88:	4631      	mov	r1, r6
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	47b8      	blx	r7
 8006b8e:	3001      	adds	r0, #1
 8006b90:	f43f ae6b 	beq.w	800686a <_printf_float+0xc2>
 8006b94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	f7f9 ff6c 	bl	8000a78 <__aeabi_dcmpeq>
 8006ba0:	b9d8      	cbnz	r0, 8006bda <_printf_float+0x432>
 8006ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba4:	f108 0201 	add.w	r2, r8, #1
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	4631      	mov	r1, r6
 8006bac:	4628      	mov	r0, r5
 8006bae:	47b8      	blx	r7
 8006bb0:	3001      	adds	r0, #1
 8006bb2:	d10e      	bne.n	8006bd2 <_printf_float+0x42a>
 8006bb4:	e659      	b.n	800686a <_printf_float+0xc2>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	4652      	mov	r2, sl
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b8      	blx	r7
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	f43f ae52 	beq.w	800686a <_printf_float+0xc2>
 8006bc6:	f108 0801 	add.w	r8, r8, #1
 8006bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	4543      	cmp	r3, r8
 8006bd0:	dcf1      	bgt.n	8006bb6 <_printf_float+0x40e>
 8006bd2:	464b      	mov	r3, r9
 8006bd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006bd8:	e6dc      	b.n	8006994 <_printf_float+0x1ec>
 8006bda:	f04f 0800 	mov.w	r8, #0
 8006bde:	f104 0a1a 	add.w	sl, r4, #26
 8006be2:	e7f2      	b.n	8006bca <_printf_float+0x422>
 8006be4:	2301      	movs	r3, #1
 8006be6:	4642      	mov	r2, r8
 8006be8:	e7df      	b.n	8006baa <_printf_float+0x402>
 8006bea:	2301      	movs	r3, #1
 8006bec:	464a      	mov	r2, r9
 8006bee:	4631      	mov	r1, r6
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b8      	blx	r7
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	f43f ae38 	beq.w	800686a <_printf_float+0xc2>
 8006bfa:	f108 0801 	add.w	r8, r8, #1
 8006bfe:	68e3      	ldr	r3, [r4, #12]
 8006c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c02:	1a5b      	subs	r3, r3, r1
 8006c04:	4543      	cmp	r3, r8
 8006c06:	dcf0      	bgt.n	8006bea <_printf_float+0x442>
 8006c08:	e6fa      	b.n	8006a00 <_printf_float+0x258>
 8006c0a:	f04f 0800 	mov.w	r8, #0
 8006c0e:	f104 0919 	add.w	r9, r4, #25
 8006c12:	e7f4      	b.n	8006bfe <_printf_float+0x456>

08006c14 <_printf_common>:
 8006c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c18:	4616      	mov	r6, r2
 8006c1a:	4699      	mov	r9, r3
 8006c1c:	688a      	ldr	r2, [r1, #8]
 8006c1e:	690b      	ldr	r3, [r1, #16]
 8006c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c24:	4293      	cmp	r3, r2
 8006c26:	bfb8      	it	lt
 8006c28:	4613      	movlt	r3, r2
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c30:	4607      	mov	r7, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b10a      	cbz	r2, 8006c3a <_printf_common+0x26>
 8006c36:	3301      	adds	r3, #1
 8006c38:	6033      	str	r3, [r6, #0]
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	0699      	lsls	r1, r3, #26
 8006c3e:	bf42      	ittt	mi
 8006c40:	6833      	ldrmi	r3, [r6, #0]
 8006c42:	3302      	addmi	r3, #2
 8006c44:	6033      	strmi	r3, [r6, #0]
 8006c46:	6825      	ldr	r5, [r4, #0]
 8006c48:	f015 0506 	ands.w	r5, r5, #6
 8006c4c:	d106      	bne.n	8006c5c <_printf_common+0x48>
 8006c4e:	f104 0a19 	add.w	sl, r4, #25
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	6832      	ldr	r2, [r6, #0]
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	dc26      	bgt.n	8006caa <_printf_common+0x96>
 8006c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c60:	1e13      	subs	r3, r2, #0
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	bf18      	it	ne
 8006c66:	2301      	movne	r3, #1
 8006c68:	0692      	lsls	r2, r2, #26
 8006c6a:	d42b      	bmi.n	8006cc4 <_printf_common+0xb0>
 8006c6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c70:	4649      	mov	r1, r9
 8006c72:	4638      	mov	r0, r7
 8006c74:	47c0      	blx	r8
 8006c76:	3001      	adds	r0, #1
 8006c78:	d01e      	beq.n	8006cb8 <_printf_common+0xa4>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	68e5      	ldr	r5, [r4, #12]
 8006c7e:	6832      	ldr	r2, [r6, #0]
 8006c80:	f003 0306 	and.w	r3, r3, #6
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	bf08      	it	eq
 8006c88:	1aad      	subeq	r5, r5, r2
 8006c8a:	68a3      	ldr	r3, [r4, #8]
 8006c8c:	6922      	ldr	r2, [r4, #16]
 8006c8e:	bf0c      	ite	eq
 8006c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c94:	2500      	movne	r5, #0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfc4      	itt	gt
 8006c9a:	1a9b      	subgt	r3, r3, r2
 8006c9c:	18ed      	addgt	r5, r5, r3
 8006c9e:	2600      	movs	r6, #0
 8006ca0:	341a      	adds	r4, #26
 8006ca2:	42b5      	cmp	r5, r6
 8006ca4:	d11a      	bne.n	8006cdc <_printf_common+0xc8>
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	e008      	b.n	8006cbc <_printf_common+0xa8>
 8006caa:	2301      	movs	r3, #1
 8006cac:	4652      	mov	r2, sl
 8006cae:	4649      	mov	r1, r9
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	47c0      	blx	r8
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d103      	bne.n	8006cc0 <_printf_common+0xac>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	e7c6      	b.n	8006c52 <_printf_common+0x3e>
 8006cc4:	18e1      	adds	r1, r4, r3
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	2030      	movs	r0, #48	; 0x30
 8006cca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cce:	4422      	add	r2, r4
 8006cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cd8:	3302      	adds	r3, #2
 8006cda:	e7c7      	b.n	8006c6c <_printf_common+0x58>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	4622      	mov	r2, r4
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c0      	blx	r8
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d0e6      	beq.n	8006cb8 <_printf_common+0xa4>
 8006cea:	3601      	adds	r6, #1
 8006cec:	e7d9      	b.n	8006ca2 <_printf_common+0x8e>
	...

08006cf0 <_printf_i>:
 8006cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	460c      	mov	r4, r1
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	7e27      	ldrb	r7, [r4, #24]
 8006cfa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006cfc:	2f78      	cmp	r7, #120	; 0x78
 8006cfe:	4680      	mov	r8, r0
 8006d00:	469a      	mov	sl, r3
 8006d02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d06:	d807      	bhi.n	8006d18 <_printf_i+0x28>
 8006d08:	2f62      	cmp	r7, #98	; 0x62
 8006d0a:	d80a      	bhi.n	8006d22 <_printf_i+0x32>
 8006d0c:	2f00      	cmp	r7, #0
 8006d0e:	f000 80d8 	beq.w	8006ec2 <_printf_i+0x1d2>
 8006d12:	2f58      	cmp	r7, #88	; 0x58
 8006d14:	f000 80a3 	beq.w	8006e5e <_printf_i+0x16e>
 8006d18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d20:	e03a      	b.n	8006d98 <_printf_i+0xa8>
 8006d22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d26:	2b15      	cmp	r3, #21
 8006d28:	d8f6      	bhi.n	8006d18 <_printf_i+0x28>
 8006d2a:	a001      	add	r0, pc, #4	; (adr r0, 8006d30 <_printf_i+0x40>)
 8006d2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006d30:	08006d89 	.word	0x08006d89
 8006d34:	08006d9d 	.word	0x08006d9d
 8006d38:	08006d19 	.word	0x08006d19
 8006d3c:	08006d19 	.word	0x08006d19
 8006d40:	08006d19 	.word	0x08006d19
 8006d44:	08006d19 	.word	0x08006d19
 8006d48:	08006d9d 	.word	0x08006d9d
 8006d4c:	08006d19 	.word	0x08006d19
 8006d50:	08006d19 	.word	0x08006d19
 8006d54:	08006d19 	.word	0x08006d19
 8006d58:	08006d19 	.word	0x08006d19
 8006d5c:	08006ea9 	.word	0x08006ea9
 8006d60:	08006dcd 	.word	0x08006dcd
 8006d64:	08006e8b 	.word	0x08006e8b
 8006d68:	08006d19 	.word	0x08006d19
 8006d6c:	08006d19 	.word	0x08006d19
 8006d70:	08006ecb 	.word	0x08006ecb
 8006d74:	08006d19 	.word	0x08006d19
 8006d78:	08006dcd 	.word	0x08006dcd
 8006d7c:	08006d19 	.word	0x08006d19
 8006d80:	08006d19 	.word	0x08006d19
 8006d84:	08006e93 	.word	0x08006e93
 8006d88:	680b      	ldr	r3, [r1, #0]
 8006d8a:	1d1a      	adds	r2, r3, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	600a      	str	r2, [r1, #0]
 8006d90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e0a3      	b.n	8006ee4 <_printf_i+0x1f4>
 8006d9c:	6825      	ldr	r5, [r4, #0]
 8006d9e:	6808      	ldr	r0, [r1, #0]
 8006da0:	062e      	lsls	r6, r5, #24
 8006da2:	f100 0304 	add.w	r3, r0, #4
 8006da6:	d50a      	bpl.n	8006dbe <_printf_i+0xce>
 8006da8:	6805      	ldr	r5, [r0, #0]
 8006daa:	600b      	str	r3, [r1, #0]
 8006dac:	2d00      	cmp	r5, #0
 8006dae:	da03      	bge.n	8006db8 <_printf_i+0xc8>
 8006db0:	232d      	movs	r3, #45	; 0x2d
 8006db2:	426d      	negs	r5, r5
 8006db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006db8:	485e      	ldr	r0, [pc, #376]	; (8006f34 <_printf_i+0x244>)
 8006dba:	230a      	movs	r3, #10
 8006dbc:	e019      	b.n	8006df2 <_printf_i+0x102>
 8006dbe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006dc2:	6805      	ldr	r5, [r0, #0]
 8006dc4:	600b      	str	r3, [r1, #0]
 8006dc6:	bf18      	it	ne
 8006dc8:	b22d      	sxthne	r5, r5
 8006dca:	e7ef      	b.n	8006dac <_printf_i+0xbc>
 8006dcc:	680b      	ldr	r3, [r1, #0]
 8006dce:	6825      	ldr	r5, [r4, #0]
 8006dd0:	1d18      	adds	r0, r3, #4
 8006dd2:	6008      	str	r0, [r1, #0]
 8006dd4:	0628      	lsls	r0, r5, #24
 8006dd6:	d501      	bpl.n	8006ddc <_printf_i+0xec>
 8006dd8:	681d      	ldr	r5, [r3, #0]
 8006dda:	e002      	b.n	8006de2 <_printf_i+0xf2>
 8006ddc:	0669      	lsls	r1, r5, #25
 8006dde:	d5fb      	bpl.n	8006dd8 <_printf_i+0xe8>
 8006de0:	881d      	ldrh	r5, [r3, #0]
 8006de2:	4854      	ldr	r0, [pc, #336]	; (8006f34 <_printf_i+0x244>)
 8006de4:	2f6f      	cmp	r7, #111	; 0x6f
 8006de6:	bf0c      	ite	eq
 8006de8:	2308      	moveq	r3, #8
 8006dea:	230a      	movne	r3, #10
 8006dec:	2100      	movs	r1, #0
 8006dee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006df2:	6866      	ldr	r6, [r4, #4]
 8006df4:	60a6      	str	r6, [r4, #8]
 8006df6:	2e00      	cmp	r6, #0
 8006df8:	bfa2      	ittt	ge
 8006dfa:	6821      	ldrge	r1, [r4, #0]
 8006dfc:	f021 0104 	bicge.w	r1, r1, #4
 8006e00:	6021      	strge	r1, [r4, #0]
 8006e02:	b90d      	cbnz	r5, 8006e08 <_printf_i+0x118>
 8006e04:	2e00      	cmp	r6, #0
 8006e06:	d04d      	beq.n	8006ea4 <_printf_i+0x1b4>
 8006e08:	4616      	mov	r6, r2
 8006e0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e0e:	fb03 5711 	mls	r7, r3, r1, r5
 8006e12:	5dc7      	ldrb	r7, [r0, r7]
 8006e14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e18:	462f      	mov	r7, r5
 8006e1a:	42bb      	cmp	r3, r7
 8006e1c:	460d      	mov	r5, r1
 8006e1e:	d9f4      	bls.n	8006e0a <_printf_i+0x11a>
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	d10b      	bne.n	8006e3c <_printf_i+0x14c>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	07df      	lsls	r7, r3, #31
 8006e28:	d508      	bpl.n	8006e3c <_printf_i+0x14c>
 8006e2a:	6923      	ldr	r3, [r4, #16]
 8006e2c:	6861      	ldr	r1, [r4, #4]
 8006e2e:	4299      	cmp	r1, r3
 8006e30:	bfde      	ittt	le
 8006e32:	2330      	movle	r3, #48	; 0x30
 8006e34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e3c:	1b92      	subs	r2, r2, r6
 8006e3e:	6122      	str	r2, [r4, #16]
 8006e40:	f8cd a000 	str.w	sl, [sp]
 8006e44:	464b      	mov	r3, r9
 8006e46:	aa03      	add	r2, sp, #12
 8006e48:	4621      	mov	r1, r4
 8006e4a:	4640      	mov	r0, r8
 8006e4c:	f7ff fee2 	bl	8006c14 <_printf_common>
 8006e50:	3001      	adds	r0, #1
 8006e52:	d14c      	bne.n	8006eee <_printf_i+0x1fe>
 8006e54:	f04f 30ff 	mov.w	r0, #4294967295
 8006e58:	b004      	add	sp, #16
 8006e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5e:	4835      	ldr	r0, [pc, #212]	; (8006f34 <_printf_i+0x244>)
 8006e60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	680e      	ldr	r6, [r1, #0]
 8006e68:	061f      	lsls	r7, r3, #24
 8006e6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006e6e:	600e      	str	r6, [r1, #0]
 8006e70:	d514      	bpl.n	8006e9c <_printf_i+0x1ac>
 8006e72:	07d9      	lsls	r1, r3, #31
 8006e74:	bf44      	itt	mi
 8006e76:	f043 0320 	orrmi.w	r3, r3, #32
 8006e7a:	6023      	strmi	r3, [r4, #0]
 8006e7c:	b91d      	cbnz	r5, 8006e86 <_printf_i+0x196>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	f023 0320 	bic.w	r3, r3, #32
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	2310      	movs	r3, #16
 8006e88:	e7b0      	b.n	8006dec <_printf_i+0xfc>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	f043 0320 	orr.w	r3, r3, #32
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	2378      	movs	r3, #120	; 0x78
 8006e94:	4828      	ldr	r0, [pc, #160]	; (8006f38 <_printf_i+0x248>)
 8006e96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e9a:	e7e3      	b.n	8006e64 <_printf_i+0x174>
 8006e9c:	065e      	lsls	r6, r3, #25
 8006e9e:	bf48      	it	mi
 8006ea0:	b2ad      	uxthmi	r5, r5
 8006ea2:	e7e6      	b.n	8006e72 <_printf_i+0x182>
 8006ea4:	4616      	mov	r6, r2
 8006ea6:	e7bb      	b.n	8006e20 <_printf_i+0x130>
 8006ea8:	680b      	ldr	r3, [r1, #0]
 8006eaa:	6826      	ldr	r6, [r4, #0]
 8006eac:	6960      	ldr	r0, [r4, #20]
 8006eae:	1d1d      	adds	r5, r3, #4
 8006eb0:	600d      	str	r5, [r1, #0]
 8006eb2:	0635      	lsls	r5, r6, #24
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	d501      	bpl.n	8006ebc <_printf_i+0x1cc>
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	e002      	b.n	8006ec2 <_printf_i+0x1d2>
 8006ebc:	0671      	lsls	r1, r6, #25
 8006ebe:	d5fb      	bpl.n	8006eb8 <_printf_i+0x1c8>
 8006ec0:	8018      	strh	r0, [r3, #0]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	6123      	str	r3, [r4, #16]
 8006ec6:	4616      	mov	r6, r2
 8006ec8:	e7ba      	b.n	8006e40 <_printf_i+0x150>
 8006eca:	680b      	ldr	r3, [r1, #0]
 8006ecc:	1d1a      	adds	r2, r3, #4
 8006ece:	600a      	str	r2, [r1, #0]
 8006ed0:	681e      	ldr	r6, [r3, #0]
 8006ed2:	6862      	ldr	r2, [r4, #4]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f7f9 f95a 	bl	8000190 <memchr>
 8006edc:	b108      	cbz	r0, 8006ee2 <_printf_i+0x1f2>
 8006ede:	1b80      	subs	r0, r0, r6
 8006ee0:	6060      	str	r0, [r4, #4]
 8006ee2:	6863      	ldr	r3, [r4, #4]
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eec:	e7a8      	b.n	8006e40 <_printf_i+0x150>
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	4632      	mov	r2, r6
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	47d0      	blx	sl
 8006ef8:	3001      	adds	r0, #1
 8006efa:	d0ab      	beq.n	8006e54 <_printf_i+0x164>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	079b      	lsls	r3, r3, #30
 8006f00:	d413      	bmi.n	8006f2a <_printf_i+0x23a>
 8006f02:	68e0      	ldr	r0, [r4, #12]
 8006f04:	9b03      	ldr	r3, [sp, #12]
 8006f06:	4298      	cmp	r0, r3
 8006f08:	bfb8      	it	lt
 8006f0a:	4618      	movlt	r0, r3
 8006f0c:	e7a4      	b.n	8006e58 <_printf_i+0x168>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	4632      	mov	r2, r6
 8006f12:	4649      	mov	r1, r9
 8006f14:	4640      	mov	r0, r8
 8006f16:	47d0      	blx	sl
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d09b      	beq.n	8006e54 <_printf_i+0x164>
 8006f1c:	3501      	adds	r5, #1
 8006f1e:	68e3      	ldr	r3, [r4, #12]
 8006f20:	9903      	ldr	r1, [sp, #12]
 8006f22:	1a5b      	subs	r3, r3, r1
 8006f24:	42ab      	cmp	r3, r5
 8006f26:	dcf2      	bgt.n	8006f0e <_printf_i+0x21e>
 8006f28:	e7eb      	b.n	8006f02 <_printf_i+0x212>
 8006f2a:	2500      	movs	r5, #0
 8006f2c:	f104 0619 	add.w	r6, r4, #25
 8006f30:	e7f5      	b.n	8006f1e <_printf_i+0x22e>
 8006f32:	bf00      	nop
 8006f34:	08009346 	.word	0x08009346
 8006f38:	08009357 	.word	0x08009357

08006f3c <_sbrk_r>:
 8006f3c:	b538      	push	{r3, r4, r5, lr}
 8006f3e:	4d06      	ldr	r5, [pc, #24]	; (8006f58 <_sbrk_r+0x1c>)
 8006f40:	2300      	movs	r3, #0
 8006f42:	4604      	mov	r4, r0
 8006f44:	4608      	mov	r0, r1
 8006f46:	602b      	str	r3, [r5, #0]
 8006f48:	f7fa ff54 	bl	8001df4 <_sbrk>
 8006f4c:	1c43      	adds	r3, r0, #1
 8006f4e:	d102      	bne.n	8006f56 <_sbrk_r+0x1a>
 8006f50:	682b      	ldr	r3, [r5, #0]
 8006f52:	b103      	cbz	r3, 8006f56 <_sbrk_r+0x1a>
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	bd38      	pop	{r3, r4, r5, pc}
 8006f58:	200025c4 	.word	0x200025c4

08006f5c <siprintf>:
 8006f5c:	b40e      	push	{r1, r2, r3}
 8006f5e:	b500      	push	{lr}
 8006f60:	b09c      	sub	sp, #112	; 0x70
 8006f62:	ab1d      	add	r3, sp, #116	; 0x74
 8006f64:	9002      	str	r0, [sp, #8]
 8006f66:	9006      	str	r0, [sp, #24]
 8006f68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f6c:	4809      	ldr	r0, [pc, #36]	; (8006f94 <siprintf+0x38>)
 8006f6e:	9107      	str	r1, [sp, #28]
 8006f70:	9104      	str	r1, [sp, #16]
 8006f72:	4909      	ldr	r1, [pc, #36]	; (8006f98 <siprintf+0x3c>)
 8006f74:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f78:	9105      	str	r1, [sp, #20]
 8006f7a:	6800      	ldr	r0, [r0, #0]
 8006f7c:	9301      	str	r3, [sp, #4]
 8006f7e:	a902      	add	r1, sp, #8
 8006f80:	f001 fa7e 	bl	8008480 <_svfiprintf_r>
 8006f84:	9b02      	ldr	r3, [sp, #8]
 8006f86:	2200      	movs	r2, #0
 8006f88:	701a      	strb	r2, [r3, #0]
 8006f8a:	b01c      	add	sp, #112	; 0x70
 8006f8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f90:	b003      	add	sp, #12
 8006f92:	4770      	bx	lr
 8006f94:	20000010 	.word	0x20000010
 8006f98:	ffff0208 	.word	0xffff0208

08006f9c <quorem>:
 8006f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa0:	6903      	ldr	r3, [r0, #16]
 8006fa2:	690c      	ldr	r4, [r1, #16]
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	4607      	mov	r7, r0
 8006fa8:	f2c0 8081 	blt.w	80070ae <quorem+0x112>
 8006fac:	3c01      	subs	r4, #1
 8006fae:	f101 0814 	add.w	r8, r1, #20
 8006fb2:	f100 0514 	add.w	r5, r0, #20
 8006fb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fba:	9301      	str	r3, [sp, #4]
 8006fbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006fcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fd4:	d331      	bcc.n	800703a <quorem+0x9e>
 8006fd6:	f04f 0e00 	mov.w	lr, #0
 8006fda:	4640      	mov	r0, r8
 8006fdc:	46ac      	mov	ip, r5
 8006fde:	46f2      	mov	sl, lr
 8006fe0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006fe4:	b293      	uxth	r3, r2
 8006fe6:	fb06 e303 	mla	r3, r6, r3, lr
 8006fea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	ebaa 0303 	sub.w	r3, sl, r3
 8006ff4:	0c12      	lsrs	r2, r2, #16
 8006ff6:	f8dc a000 	ldr.w	sl, [ip]
 8006ffa:	fb06 e202 	mla	r2, r6, r2, lr
 8006ffe:	fa13 f38a 	uxtah	r3, r3, sl
 8007002:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007006:	fa1f fa82 	uxth.w	sl, r2
 800700a:	f8dc 2000 	ldr.w	r2, [ip]
 800700e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007012:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007016:	b29b      	uxth	r3, r3
 8007018:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800701c:	4581      	cmp	r9, r0
 800701e:	f84c 3b04 	str.w	r3, [ip], #4
 8007022:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007026:	d2db      	bcs.n	8006fe0 <quorem+0x44>
 8007028:	f855 300b 	ldr.w	r3, [r5, fp]
 800702c:	b92b      	cbnz	r3, 800703a <quorem+0x9e>
 800702e:	9b01      	ldr	r3, [sp, #4]
 8007030:	3b04      	subs	r3, #4
 8007032:	429d      	cmp	r5, r3
 8007034:	461a      	mov	r2, r3
 8007036:	d32e      	bcc.n	8007096 <quorem+0xfa>
 8007038:	613c      	str	r4, [r7, #16]
 800703a:	4638      	mov	r0, r7
 800703c:	f001 f8b6 	bl	80081ac <__mcmp>
 8007040:	2800      	cmp	r0, #0
 8007042:	db24      	blt.n	800708e <quorem+0xf2>
 8007044:	3601      	adds	r6, #1
 8007046:	4628      	mov	r0, r5
 8007048:	f04f 0c00 	mov.w	ip, #0
 800704c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007050:	f8d0 e000 	ldr.w	lr, [r0]
 8007054:	b293      	uxth	r3, r2
 8007056:	ebac 0303 	sub.w	r3, ip, r3
 800705a:	0c12      	lsrs	r2, r2, #16
 800705c:	fa13 f38e 	uxtah	r3, r3, lr
 8007060:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007064:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007068:	b29b      	uxth	r3, r3
 800706a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800706e:	45c1      	cmp	r9, r8
 8007070:	f840 3b04 	str.w	r3, [r0], #4
 8007074:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007078:	d2e8      	bcs.n	800704c <quorem+0xb0>
 800707a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800707e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007082:	b922      	cbnz	r2, 800708e <quorem+0xf2>
 8007084:	3b04      	subs	r3, #4
 8007086:	429d      	cmp	r5, r3
 8007088:	461a      	mov	r2, r3
 800708a:	d30a      	bcc.n	80070a2 <quorem+0x106>
 800708c:	613c      	str	r4, [r7, #16]
 800708e:	4630      	mov	r0, r6
 8007090:	b003      	add	sp, #12
 8007092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007096:	6812      	ldr	r2, [r2, #0]
 8007098:	3b04      	subs	r3, #4
 800709a:	2a00      	cmp	r2, #0
 800709c:	d1cc      	bne.n	8007038 <quorem+0x9c>
 800709e:	3c01      	subs	r4, #1
 80070a0:	e7c7      	b.n	8007032 <quorem+0x96>
 80070a2:	6812      	ldr	r2, [r2, #0]
 80070a4:	3b04      	subs	r3, #4
 80070a6:	2a00      	cmp	r2, #0
 80070a8:	d1f0      	bne.n	800708c <quorem+0xf0>
 80070aa:	3c01      	subs	r4, #1
 80070ac:	e7eb      	b.n	8007086 <quorem+0xea>
 80070ae:	2000      	movs	r0, #0
 80070b0:	e7ee      	b.n	8007090 <quorem+0xf4>
 80070b2:	0000      	movs	r0, r0
 80070b4:	0000      	movs	r0, r0
	...

080070b8 <_dtoa_r>:
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	ed2d 8b02 	vpush	{d8}
 80070c0:	ec57 6b10 	vmov	r6, r7, d0
 80070c4:	b095      	sub	sp, #84	; 0x54
 80070c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070cc:	9105      	str	r1, [sp, #20]
 80070ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80070d2:	4604      	mov	r4, r0
 80070d4:	9209      	str	r2, [sp, #36]	; 0x24
 80070d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80070d8:	b975      	cbnz	r5, 80070f8 <_dtoa_r+0x40>
 80070da:	2010      	movs	r0, #16
 80070dc:	f7ff f9fc 	bl	80064d8 <malloc>
 80070e0:	4602      	mov	r2, r0
 80070e2:	6260      	str	r0, [r4, #36]	; 0x24
 80070e4:	b920      	cbnz	r0, 80070f0 <_dtoa_r+0x38>
 80070e6:	4bb2      	ldr	r3, [pc, #712]	; (80073b0 <_dtoa_r+0x2f8>)
 80070e8:	21ea      	movs	r1, #234	; 0xea
 80070ea:	48b2      	ldr	r0, [pc, #712]	; (80073b4 <_dtoa_r+0x2fc>)
 80070ec:	f001 fac8 	bl	8008680 <__assert_func>
 80070f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80070f4:	6005      	str	r5, [r0, #0]
 80070f6:	60c5      	str	r5, [r0, #12]
 80070f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070fa:	6819      	ldr	r1, [r3, #0]
 80070fc:	b151      	cbz	r1, 8007114 <_dtoa_r+0x5c>
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	604a      	str	r2, [r1, #4]
 8007102:	2301      	movs	r3, #1
 8007104:	4093      	lsls	r3, r2
 8007106:	608b      	str	r3, [r1, #8]
 8007108:	4620      	mov	r0, r4
 800710a:	f000 fe11 	bl	8007d30 <_Bfree>
 800710e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007110:	2200      	movs	r2, #0
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	1e3b      	subs	r3, r7, #0
 8007116:	bfb9      	ittee	lt
 8007118:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800711c:	9303      	strlt	r3, [sp, #12]
 800711e:	2300      	movge	r3, #0
 8007120:	f8c8 3000 	strge.w	r3, [r8]
 8007124:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007128:	4ba3      	ldr	r3, [pc, #652]	; (80073b8 <_dtoa_r+0x300>)
 800712a:	bfbc      	itt	lt
 800712c:	2201      	movlt	r2, #1
 800712e:	f8c8 2000 	strlt.w	r2, [r8]
 8007132:	ea33 0309 	bics.w	r3, r3, r9
 8007136:	d11b      	bne.n	8007170 <_dtoa_r+0xb8>
 8007138:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800713a:	f242 730f 	movw	r3, #9999	; 0x270f
 800713e:	6013      	str	r3, [r2, #0]
 8007140:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007144:	4333      	orrs	r3, r6
 8007146:	f000 857a 	beq.w	8007c3e <_dtoa_r+0xb86>
 800714a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800714c:	b963      	cbnz	r3, 8007168 <_dtoa_r+0xb0>
 800714e:	4b9b      	ldr	r3, [pc, #620]	; (80073bc <_dtoa_r+0x304>)
 8007150:	e024      	b.n	800719c <_dtoa_r+0xe4>
 8007152:	4b9b      	ldr	r3, [pc, #620]	; (80073c0 <_dtoa_r+0x308>)
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	3308      	adds	r3, #8
 8007158:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	9800      	ldr	r0, [sp, #0]
 800715e:	b015      	add	sp, #84	; 0x54
 8007160:	ecbd 8b02 	vpop	{d8}
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	4b94      	ldr	r3, [pc, #592]	; (80073bc <_dtoa_r+0x304>)
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	3303      	adds	r3, #3
 800716e:	e7f3      	b.n	8007158 <_dtoa_r+0xa0>
 8007170:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007174:	2200      	movs	r2, #0
 8007176:	ec51 0b17 	vmov	r0, r1, d7
 800717a:	2300      	movs	r3, #0
 800717c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007180:	f7f9 fc7a 	bl	8000a78 <__aeabi_dcmpeq>
 8007184:	4680      	mov	r8, r0
 8007186:	b158      	cbz	r0, 80071a0 <_dtoa_r+0xe8>
 8007188:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800718a:	2301      	movs	r3, #1
 800718c:	6013      	str	r3, [r2, #0]
 800718e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 8551 	beq.w	8007c38 <_dtoa_r+0xb80>
 8007196:	488b      	ldr	r0, [pc, #556]	; (80073c4 <_dtoa_r+0x30c>)
 8007198:	6018      	str	r0, [r3, #0]
 800719a:	1e43      	subs	r3, r0, #1
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	e7dd      	b.n	800715c <_dtoa_r+0xa4>
 80071a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80071a4:	aa12      	add	r2, sp, #72	; 0x48
 80071a6:	a913      	add	r1, sp, #76	; 0x4c
 80071a8:	4620      	mov	r0, r4
 80071aa:	f001 f8a3 	bl	80082f4 <__d2b>
 80071ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071b2:	4683      	mov	fp, r0
 80071b4:	2d00      	cmp	r5, #0
 80071b6:	d07c      	beq.n	80072b2 <_dtoa_r+0x1fa>
 80071b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80071be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80071c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80071ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80071ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071d2:	4b7d      	ldr	r3, [pc, #500]	; (80073c8 <_dtoa_r+0x310>)
 80071d4:	2200      	movs	r2, #0
 80071d6:	4630      	mov	r0, r6
 80071d8:	4639      	mov	r1, r7
 80071da:	f7f9 f82d 	bl	8000238 <__aeabi_dsub>
 80071de:	a36e      	add	r3, pc, #440	; (adr r3, 8007398 <_dtoa_r+0x2e0>)
 80071e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e4:	f7f9 f9e0 	bl	80005a8 <__aeabi_dmul>
 80071e8:	a36d      	add	r3, pc, #436	; (adr r3, 80073a0 <_dtoa_r+0x2e8>)
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	f7f9 f825 	bl	800023c <__adddf3>
 80071f2:	4606      	mov	r6, r0
 80071f4:	4628      	mov	r0, r5
 80071f6:	460f      	mov	r7, r1
 80071f8:	f7f9 f96c 	bl	80004d4 <__aeabi_i2d>
 80071fc:	a36a      	add	r3, pc, #424	; (adr r3, 80073a8 <_dtoa_r+0x2f0>)
 80071fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007202:	f7f9 f9d1 	bl	80005a8 <__aeabi_dmul>
 8007206:	4602      	mov	r2, r0
 8007208:	460b      	mov	r3, r1
 800720a:	4630      	mov	r0, r6
 800720c:	4639      	mov	r1, r7
 800720e:	f7f9 f815 	bl	800023c <__adddf3>
 8007212:	4606      	mov	r6, r0
 8007214:	460f      	mov	r7, r1
 8007216:	f7f9 fc77 	bl	8000b08 <__aeabi_d2iz>
 800721a:	2200      	movs	r2, #0
 800721c:	4682      	mov	sl, r0
 800721e:	2300      	movs	r3, #0
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 fc32 	bl	8000a8c <__aeabi_dcmplt>
 8007228:	b148      	cbz	r0, 800723e <_dtoa_r+0x186>
 800722a:	4650      	mov	r0, sl
 800722c:	f7f9 f952 	bl	80004d4 <__aeabi_i2d>
 8007230:	4632      	mov	r2, r6
 8007232:	463b      	mov	r3, r7
 8007234:	f7f9 fc20 	bl	8000a78 <__aeabi_dcmpeq>
 8007238:	b908      	cbnz	r0, 800723e <_dtoa_r+0x186>
 800723a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800723e:	f1ba 0f16 	cmp.w	sl, #22
 8007242:	d854      	bhi.n	80072ee <_dtoa_r+0x236>
 8007244:	4b61      	ldr	r3, [pc, #388]	; (80073cc <_dtoa_r+0x314>)
 8007246:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800724a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007252:	f7f9 fc1b 	bl	8000a8c <__aeabi_dcmplt>
 8007256:	2800      	cmp	r0, #0
 8007258:	d04b      	beq.n	80072f2 <_dtoa_r+0x23a>
 800725a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800725e:	2300      	movs	r3, #0
 8007260:	930e      	str	r3, [sp, #56]	; 0x38
 8007262:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007264:	1b5d      	subs	r5, r3, r5
 8007266:	1e6b      	subs	r3, r5, #1
 8007268:	9304      	str	r3, [sp, #16]
 800726a:	bf43      	ittte	mi
 800726c:	2300      	movmi	r3, #0
 800726e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007272:	9304      	strmi	r3, [sp, #16]
 8007274:	f04f 0800 	movpl.w	r8, #0
 8007278:	f1ba 0f00 	cmp.w	sl, #0
 800727c:	db3b      	blt.n	80072f6 <_dtoa_r+0x23e>
 800727e:	9b04      	ldr	r3, [sp, #16]
 8007280:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007284:	4453      	add	r3, sl
 8007286:	9304      	str	r3, [sp, #16]
 8007288:	2300      	movs	r3, #0
 800728a:	9306      	str	r3, [sp, #24]
 800728c:	9b05      	ldr	r3, [sp, #20]
 800728e:	2b09      	cmp	r3, #9
 8007290:	d869      	bhi.n	8007366 <_dtoa_r+0x2ae>
 8007292:	2b05      	cmp	r3, #5
 8007294:	bfc4      	itt	gt
 8007296:	3b04      	subgt	r3, #4
 8007298:	9305      	strgt	r3, [sp, #20]
 800729a:	9b05      	ldr	r3, [sp, #20]
 800729c:	f1a3 0302 	sub.w	r3, r3, #2
 80072a0:	bfcc      	ite	gt
 80072a2:	2500      	movgt	r5, #0
 80072a4:	2501      	movle	r5, #1
 80072a6:	2b03      	cmp	r3, #3
 80072a8:	d869      	bhi.n	800737e <_dtoa_r+0x2c6>
 80072aa:	e8df f003 	tbb	[pc, r3]
 80072ae:	4e2c      	.short	0x4e2c
 80072b0:	5a4c      	.short	0x5a4c
 80072b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80072b6:	441d      	add	r5, r3
 80072b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80072bc:	2b20      	cmp	r3, #32
 80072be:	bfc1      	itttt	gt
 80072c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80072c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80072c8:	fa09 f303 	lslgt.w	r3, r9, r3
 80072cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80072d0:	bfda      	itte	le
 80072d2:	f1c3 0320 	rsble	r3, r3, #32
 80072d6:	fa06 f003 	lslle.w	r0, r6, r3
 80072da:	4318      	orrgt	r0, r3
 80072dc:	f7f9 f8ea 	bl	80004b4 <__aeabi_ui2d>
 80072e0:	2301      	movs	r3, #1
 80072e2:	4606      	mov	r6, r0
 80072e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80072e8:	3d01      	subs	r5, #1
 80072ea:	9310      	str	r3, [sp, #64]	; 0x40
 80072ec:	e771      	b.n	80071d2 <_dtoa_r+0x11a>
 80072ee:	2301      	movs	r3, #1
 80072f0:	e7b6      	b.n	8007260 <_dtoa_r+0x1a8>
 80072f2:	900e      	str	r0, [sp, #56]	; 0x38
 80072f4:	e7b5      	b.n	8007262 <_dtoa_r+0x1aa>
 80072f6:	f1ca 0300 	rsb	r3, sl, #0
 80072fa:	9306      	str	r3, [sp, #24]
 80072fc:	2300      	movs	r3, #0
 80072fe:	eba8 080a 	sub.w	r8, r8, sl
 8007302:	930d      	str	r3, [sp, #52]	; 0x34
 8007304:	e7c2      	b.n	800728c <_dtoa_r+0x1d4>
 8007306:	2300      	movs	r3, #0
 8007308:	9308      	str	r3, [sp, #32]
 800730a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730c:	2b00      	cmp	r3, #0
 800730e:	dc39      	bgt.n	8007384 <_dtoa_r+0x2cc>
 8007310:	f04f 0901 	mov.w	r9, #1
 8007314:	f8cd 9004 	str.w	r9, [sp, #4]
 8007318:	464b      	mov	r3, r9
 800731a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800731e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007320:	2200      	movs	r2, #0
 8007322:	6042      	str	r2, [r0, #4]
 8007324:	2204      	movs	r2, #4
 8007326:	f102 0614 	add.w	r6, r2, #20
 800732a:	429e      	cmp	r6, r3
 800732c:	6841      	ldr	r1, [r0, #4]
 800732e:	d92f      	bls.n	8007390 <_dtoa_r+0x2d8>
 8007330:	4620      	mov	r0, r4
 8007332:	f000 fcbd 	bl	8007cb0 <_Balloc>
 8007336:	9000      	str	r0, [sp, #0]
 8007338:	2800      	cmp	r0, #0
 800733a:	d14b      	bne.n	80073d4 <_dtoa_r+0x31c>
 800733c:	4b24      	ldr	r3, [pc, #144]	; (80073d0 <_dtoa_r+0x318>)
 800733e:	4602      	mov	r2, r0
 8007340:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007344:	e6d1      	b.n	80070ea <_dtoa_r+0x32>
 8007346:	2301      	movs	r3, #1
 8007348:	e7de      	b.n	8007308 <_dtoa_r+0x250>
 800734a:	2300      	movs	r3, #0
 800734c:	9308      	str	r3, [sp, #32]
 800734e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007350:	eb0a 0903 	add.w	r9, sl, r3
 8007354:	f109 0301 	add.w	r3, r9, #1
 8007358:	2b01      	cmp	r3, #1
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	bfb8      	it	lt
 800735e:	2301      	movlt	r3, #1
 8007360:	e7dd      	b.n	800731e <_dtoa_r+0x266>
 8007362:	2301      	movs	r3, #1
 8007364:	e7f2      	b.n	800734c <_dtoa_r+0x294>
 8007366:	2501      	movs	r5, #1
 8007368:	2300      	movs	r3, #0
 800736a:	9305      	str	r3, [sp, #20]
 800736c:	9508      	str	r5, [sp, #32]
 800736e:	f04f 39ff 	mov.w	r9, #4294967295
 8007372:	2200      	movs	r2, #0
 8007374:	f8cd 9004 	str.w	r9, [sp, #4]
 8007378:	2312      	movs	r3, #18
 800737a:	9209      	str	r2, [sp, #36]	; 0x24
 800737c:	e7cf      	b.n	800731e <_dtoa_r+0x266>
 800737e:	2301      	movs	r3, #1
 8007380:	9308      	str	r3, [sp, #32]
 8007382:	e7f4      	b.n	800736e <_dtoa_r+0x2b6>
 8007384:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007388:	f8cd 9004 	str.w	r9, [sp, #4]
 800738c:	464b      	mov	r3, r9
 800738e:	e7c6      	b.n	800731e <_dtoa_r+0x266>
 8007390:	3101      	adds	r1, #1
 8007392:	6041      	str	r1, [r0, #4]
 8007394:	0052      	lsls	r2, r2, #1
 8007396:	e7c6      	b.n	8007326 <_dtoa_r+0x26e>
 8007398:	636f4361 	.word	0x636f4361
 800739c:	3fd287a7 	.word	0x3fd287a7
 80073a0:	8b60c8b3 	.word	0x8b60c8b3
 80073a4:	3fc68a28 	.word	0x3fc68a28
 80073a8:	509f79fb 	.word	0x509f79fb
 80073ac:	3fd34413 	.word	0x3fd34413
 80073b0:	08009375 	.word	0x08009375
 80073b4:	0800938c 	.word	0x0800938c
 80073b8:	7ff00000 	.word	0x7ff00000
 80073bc:	08009371 	.word	0x08009371
 80073c0:	08009368 	.word	0x08009368
 80073c4:	08009345 	.word	0x08009345
 80073c8:	3ff80000 	.word	0x3ff80000
 80073cc:	08009488 	.word	0x08009488
 80073d0:	080093eb 	.word	0x080093eb
 80073d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073d6:	9a00      	ldr	r2, [sp, #0]
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	9b01      	ldr	r3, [sp, #4]
 80073dc:	2b0e      	cmp	r3, #14
 80073de:	f200 80ad 	bhi.w	800753c <_dtoa_r+0x484>
 80073e2:	2d00      	cmp	r5, #0
 80073e4:	f000 80aa 	beq.w	800753c <_dtoa_r+0x484>
 80073e8:	f1ba 0f00 	cmp.w	sl, #0
 80073ec:	dd36      	ble.n	800745c <_dtoa_r+0x3a4>
 80073ee:	4ac3      	ldr	r2, [pc, #780]	; (80076fc <_dtoa_r+0x644>)
 80073f0:	f00a 030f 	and.w	r3, sl, #15
 80073f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80073f8:	ed93 7b00 	vldr	d7, [r3]
 80073fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007400:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007404:	eeb0 8a47 	vmov.f32	s16, s14
 8007408:	eef0 8a67 	vmov.f32	s17, s15
 800740c:	d016      	beq.n	800743c <_dtoa_r+0x384>
 800740e:	4bbc      	ldr	r3, [pc, #752]	; (8007700 <_dtoa_r+0x648>)
 8007410:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007414:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007418:	f7f9 f9f0 	bl	80007fc <__aeabi_ddiv>
 800741c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007420:	f007 070f 	and.w	r7, r7, #15
 8007424:	2503      	movs	r5, #3
 8007426:	4eb6      	ldr	r6, [pc, #728]	; (8007700 <_dtoa_r+0x648>)
 8007428:	b957      	cbnz	r7, 8007440 <_dtoa_r+0x388>
 800742a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800742e:	ec53 2b18 	vmov	r2, r3, d8
 8007432:	f7f9 f9e3 	bl	80007fc <__aeabi_ddiv>
 8007436:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800743a:	e029      	b.n	8007490 <_dtoa_r+0x3d8>
 800743c:	2502      	movs	r5, #2
 800743e:	e7f2      	b.n	8007426 <_dtoa_r+0x36e>
 8007440:	07f9      	lsls	r1, r7, #31
 8007442:	d508      	bpl.n	8007456 <_dtoa_r+0x39e>
 8007444:	ec51 0b18 	vmov	r0, r1, d8
 8007448:	e9d6 2300 	ldrd	r2, r3, [r6]
 800744c:	f7f9 f8ac 	bl	80005a8 <__aeabi_dmul>
 8007450:	ec41 0b18 	vmov	d8, r0, r1
 8007454:	3501      	adds	r5, #1
 8007456:	107f      	asrs	r7, r7, #1
 8007458:	3608      	adds	r6, #8
 800745a:	e7e5      	b.n	8007428 <_dtoa_r+0x370>
 800745c:	f000 80a6 	beq.w	80075ac <_dtoa_r+0x4f4>
 8007460:	f1ca 0600 	rsb	r6, sl, #0
 8007464:	4ba5      	ldr	r3, [pc, #660]	; (80076fc <_dtoa_r+0x644>)
 8007466:	4fa6      	ldr	r7, [pc, #664]	; (8007700 <_dtoa_r+0x648>)
 8007468:	f006 020f 	and.w	r2, r6, #15
 800746c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007474:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007478:	f7f9 f896 	bl	80005a8 <__aeabi_dmul>
 800747c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007480:	1136      	asrs	r6, r6, #4
 8007482:	2300      	movs	r3, #0
 8007484:	2502      	movs	r5, #2
 8007486:	2e00      	cmp	r6, #0
 8007488:	f040 8085 	bne.w	8007596 <_dtoa_r+0x4de>
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1d2      	bne.n	8007436 <_dtoa_r+0x37e>
 8007490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007492:	2b00      	cmp	r3, #0
 8007494:	f000 808c 	beq.w	80075b0 <_dtoa_r+0x4f8>
 8007498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800749c:	4b99      	ldr	r3, [pc, #612]	; (8007704 <_dtoa_r+0x64c>)
 800749e:	2200      	movs	r2, #0
 80074a0:	4630      	mov	r0, r6
 80074a2:	4639      	mov	r1, r7
 80074a4:	f7f9 faf2 	bl	8000a8c <__aeabi_dcmplt>
 80074a8:	2800      	cmp	r0, #0
 80074aa:	f000 8081 	beq.w	80075b0 <_dtoa_r+0x4f8>
 80074ae:	9b01      	ldr	r3, [sp, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d07d      	beq.n	80075b0 <_dtoa_r+0x4f8>
 80074b4:	f1b9 0f00 	cmp.w	r9, #0
 80074b8:	dd3c      	ble.n	8007534 <_dtoa_r+0x47c>
 80074ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 80074be:	9307      	str	r3, [sp, #28]
 80074c0:	2200      	movs	r2, #0
 80074c2:	4b91      	ldr	r3, [pc, #580]	; (8007708 <_dtoa_r+0x650>)
 80074c4:	4630      	mov	r0, r6
 80074c6:	4639      	mov	r1, r7
 80074c8:	f7f9 f86e 	bl	80005a8 <__aeabi_dmul>
 80074cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074d0:	3501      	adds	r5, #1
 80074d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80074d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80074da:	4628      	mov	r0, r5
 80074dc:	f7f8 fffa 	bl	80004d4 <__aeabi_i2d>
 80074e0:	4632      	mov	r2, r6
 80074e2:	463b      	mov	r3, r7
 80074e4:	f7f9 f860 	bl	80005a8 <__aeabi_dmul>
 80074e8:	4b88      	ldr	r3, [pc, #544]	; (800770c <_dtoa_r+0x654>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	f7f8 fea6 	bl	800023c <__adddf3>
 80074f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80074f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f8:	9303      	str	r3, [sp, #12]
 80074fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d15c      	bne.n	80075ba <_dtoa_r+0x502>
 8007500:	4b83      	ldr	r3, [pc, #524]	; (8007710 <_dtoa_r+0x658>)
 8007502:	2200      	movs	r2, #0
 8007504:	4630      	mov	r0, r6
 8007506:	4639      	mov	r1, r7
 8007508:	f7f8 fe96 	bl	8000238 <__aeabi_dsub>
 800750c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007510:	4606      	mov	r6, r0
 8007512:	460f      	mov	r7, r1
 8007514:	f7f9 fad8 	bl	8000ac8 <__aeabi_dcmpgt>
 8007518:	2800      	cmp	r0, #0
 800751a:	f040 8296 	bne.w	8007a4a <_dtoa_r+0x992>
 800751e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007522:	4630      	mov	r0, r6
 8007524:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007528:	4639      	mov	r1, r7
 800752a:	f7f9 faaf 	bl	8000a8c <__aeabi_dcmplt>
 800752e:	2800      	cmp	r0, #0
 8007530:	f040 8288 	bne.w	8007a44 <_dtoa_r+0x98c>
 8007534:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007538:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800753c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800753e:	2b00      	cmp	r3, #0
 8007540:	f2c0 8158 	blt.w	80077f4 <_dtoa_r+0x73c>
 8007544:	f1ba 0f0e 	cmp.w	sl, #14
 8007548:	f300 8154 	bgt.w	80077f4 <_dtoa_r+0x73c>
 800754c:	4b6b      	ldr	r3, [pc, #428]	; (80076fc <_dtoa_r+0x644>)
 800754e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007552:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007558:	2b00      	cmp	r3, #0
 800755a:	f280 80e3 	bge.w	8007724 <_dtoa_r+0x66c>
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	f300 80df 	bgt.w	8007724 <_dtoa_r+0x66c>
 8007566:	f040 826d 	bne.w	8007a44 <_dtoa_r+0x98c>
 800756a:	4b69      	ldr	r3, [pc, #420]	; (8007710 <_dtoa_r+0x658>)
 800756c:	2200      	movs	r2, #0
 800756e:	4640      	mov	r0, r8
 8007570:	4649      	mov	r1, r9
 8007572:	f7f9 f819 	bl	80005a8 <__aeabi_dmul>
 8007576:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800757a:	f7f9 fa9b 	bl	8000ab4 <__aeabi_dcmpge>
 800757e:	9e01      	ldr	r6, [sp, #4]
 8007580:	4637      	mov	r7, r6
 8007582:	2800      	cmp	r0, #0
 8007584:	f040 8243 	bne.w	8007a0e <_dtoa_r+0x956>
 8007588:	9d00      	ldr	r5, [sp, #0]
 800758a:	2331      	movs	r3, #49	; 0x31
 800758c:	f805 3b01 	strb.w	r3, [r5], #1
 8007590:	f10a 0a01 	add.w	sl, sl, #1
 8007594:	e23f      	b.n	8007a16 <_dtoa_r+0x95e>
 8007596:	07f2      	lsls	r2, r6, #31
 8007598:	d505      	bpl.n	80075a6 <_dtoa_r+0x4ee>
 800759a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800759e:	f7f9 f803 	bl	80005a8 <__aeabi_dmul>
 80075a2:	3501      	adds	r5, #1
 80075a4:	2301      	movs	r3, #1
 80075a6:	1076      	asrs	r6, r6, #1
 80075a8:	3708      	adds	r7, #8
 80075aa:	e76c      	b.n	8007486 <_dtoa_r+0x3ce>
 80075ac:	2502      	movs	r5, #2
 80075ae:	e76f      	b.n	8007490 <_dtoa_r+0x3d8>
 80075b0:	9b01      	ldr	r3, [sp, #4]
 80075b2:	f8cd a01c 	str.w	sl, [sp, #28]
 80075b6:	930c      	str	r3, [sp, #48]	; 0x30
 80075b8:	e78d      	b.n	80074d6 <_dtoa_r+0x41e>
 80075ba:	9900      	ldr	r1, [sp, #0]
 80075bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80075be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075c0:	4b4e      	ldr	r3, [pc, #312]	; (80076fc <_dtoa_r+0x644>)
 80075c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075c6:	4401      	add	r1, r0
 80075c8:	9102      	str	r1, [sp, #8]
 80075ca:	9908      	ldr	r1, [sp, #32]
 80075cc:	eeb0 8a47 	vmov.f32	s16, s14
 80075d0:	eef0 8a67 	vmov.f32	s17, s15
 80075d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075dc:	2900      	cmp	r1, #0
 80075de:	d045      	beq.n	800766c <_dtoa_r+0x5b4>
 80075e0:	494c      	ldr	r1, [pc, #304]	; (8007714 <_dtoa_r+0x65c>)
 80075e2:	2000      	movs	r0, #0
 80075e4:	f7f9 f90a 	bl	80007fc <__aeabi_ddiv>
 80075e8:	ec53 2b18 	vmov	r2, r3, d8
 80075ec:	f7f8 fe24 	bl	8000238 <__aeabi_dsub>
 80075f0:	9d00      	ldr	r5, [sp, #0]
 80075f2:	ec41 0b18 	vmov	d8, r0, r1
 80075f6:	4639      	mov	r1, r7
 80075f8:	4630      	mov	r0, r6
 80075fa:	f7f9 fa85 	bl	8000b08 <__aeabi_d2iz>
 80075fe:	900c      	str	r0, [sp, #48]	; 0x30
 8007600:	f7f8 ff68 	bl	80004d4 <__aeabi_i2d>
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	4630      	mov	r0, r6
 800760a:	4639      	mov	r1, r7
 800760c:	f7f8 fe14 	bl	8000238 <__aeabi_dsub>
 8007610:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007612:	3330      	adds	r3, #48	; 0x30
 8007614:	f805 3b01 	strb.w	r3, [r5], #1
 8007618:	ec53 2b18 	vmov	r2, r3, d8
 800761c:	4606      	mov	r6, r0
 800761e:	460f      	mov	r7, r1
 8007620:	f7f9 fa34 	bl	8000a8c <__aeabi_dcmplt>
 8007624:	2800      	cmp	r0, #0
 8007626:	d165      	bne.n	80076f4 <_dtoa_r+0x63c>
 8007628:	4632      	mov	r2, r6
 800762a:	463b      	mov	r3, r7
 800762c:	4935      	ldr	r1, [pc, #212]	; (8007704 <_dtoa_r+0x64c>)
 800762e:	2000      	movs	r0, #0
 8007630:	f7f8 fe02 	bl	8000238 <__aeabi_dsub>
 8007634:	ec53 2b18 	vmov	r2, r3, d8
 8007638:	f7f9 fa28 	bl	8000a8c <__aeabi_dcmplt>
 800763c:	2800      	cmp	r0, #0
 800763e:	f040 80b9 	bne.w	80077b4 <_dtoa_r+0x6fc>
 8007642:	9b02      	ldr	r3, [sp, #8]
 8007644:	429d      	cmp	r5, r3
 8007646:	f43f af75 	beq.w	8007534 <_dtoa_r+0x47c>
 800764a:	4b2f      	ldr	r3, [pc, #188]	; (8007708 <_dtoa_r+0x650>)
 800764c:	ec51 0b18 	vmov	r0, r1, d8
 8007650:	2200      	movs	r2, #0
 8007652:	f7f8 ffa9 	bl	80005a8 <__aeabi_dmul>
 8007656:	4b2c      	ldr	r3, [pc, #176]	; (8007708 <_dtoa_r+0x650>)
 8007658:	ec41 0b18 	vmov	d8, r0, r1
 800765c:	2200      	movs	r2, #0
 800765e:	4630      	mov	r0, r6
 8007660:	4639      	mov	r1, r7
 8007662:	f7f8 ffa1 	bl	80005a8 <__aeabi_dmul>
 8007666:	4606      	mov	r6, r0
 8007668:	460f      	mov	r7, r1
 800766a:	e7c4      	b.n	80075f6 <_dtoa_r+0x53e>
 800766c:	ec51 0b17 	vmov	r0, r1, d7
 8007670:	f7f8 ff9a 	bl	80005a8 <__aeabi_dmul>
 8007674:	9b02      	ldr	r3, [sp, #8]
 8007676:	9d00      	ldr	r5, [sp, #0]
 8007678:	930c      	str	r3, [sp, #48]	; 0x30
 800767a:	ec41 0b18 	vmov	d8, r0, r1
 800767e:	4639      	mov	r1, r7
 8007680:	4630      	mov	r0, r6
 8007682:	f7f9 fa41 	bl	8000b08 <__aeabi_d2iz>
 8007686:	9011      	str	r0, [sp, #68]	; 0x44
 8007688:	f7f8 ff24 	bl	80004d4 <__aeabi_i2d>
 800768c:	4602      	mov	r2, r0
 800768e:	460b      	mov	r3, r1
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	f7f8 fdd0 	bl	8000238 <__aeabi_dsub>
 8007698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800769a:	3330      	adds	r3, #48	; 0x30
 800769c:	f805 3b01 	strb.w	r3, [r5], #1
 80076a0:	9b02      	ldr	r3, [sp, #8]
 80076a2:	429d      	cmp	r5, r3
 80076a4:	4606      	mov	r6, r0
 80076a6:	460f      	mov	r7, r1
 80076a8:	f04f 0200 	mov.w	r2, #0
 80076ac:	d134      	bne.n	8007718 <_dtoa_r+0x660>
 80076ae:	4b19      	ldr	r3, [pc, #100]	; (8007714 <_dtoa_r+0x65c>)
 80076b0:	ec51 0b18 	vmov	r0, r1, d8
 80076b4:	f7f8 fdc2 	bl	800023c <__adddf3>
 80076b8:	4602      	mov	r2, r0
 80076ba:	460b      	mov	r3, r1
 80076bc:	4630      	mov	r0, r6
 80076be:	4639      	mov	r1, r7
 80076c0:	f7f9 fa02 	bl	8000ac8 <__aeabi_dcmpgt>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	d175      	bne.n	80077b4 <_dtoa_r+0x6fc>
 80076c8:	ec53 2b18 	vmov	r2, r3, d8
 80076cc:	4911      	ldr	r1, [pc, #68]	; (8007714 <_dtoa_r+0x65c>)
 80076ce:	2000      	movs	r0, #0
 80076d0:	f7f8 fdb2 	bl	8000238 <__aeabi_dsub>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	4630      	mov	r0, r6
 80076da:	4639      	mov	r1, r7
 80076dc:	f7f9 f9d6 	bl	8000a8c <__aeabi_dcmplt>
 80076e0:	2800      	cmp	r0, #0
 80076e2:	f43f af27 	beq.w	8007534 <_dtoa_r+0x47c>
 80076e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076e8:	1e6b      	subs	r3, r5, #1
 80076ea:	930c      	str	r3, [sp, #48]	; 0x30
 80076ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076f0:	2b30      	cmp	r3, #48	; 0x30
 80076f2:	d0f8      	beq.n	80076e6 <_dtoa_r+0x62e>
 80076f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80076f8:	e04a      	b.n	8007790 <_dtoa_r+0x6d8>
 80076fa:	bf00      	nop
 80076fc:	08009488 	.word	0x08009488
 8007700:	08009460 	.word	0x08009460
 8007704:	3ff00000 	.word	0x3ff00000
 8007708:	40240000 	.word	0x40240000
 800770c:	401c0000 	.word	0x401c0000
 8007710:	40140000 	.word	0x40140000
 8007714:	3fe00000 	.word	0x3fe00000
 8007718:	4baf      	ldr	r3, [pc, #700]	; (80079d8 <_dtoa_r+0x920>)
 800771a:	f7f8 ff45 	bl	80005a8 <__aeabi_dmul>
 800771e:	4606      	mov	r6, r0
 8007720:	460f      	mov	r7, r1
 8007722:	e7ac      	b.n	800767e <_dtoa_r+0x5c6>
 8007724:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007728:	9d00      	ldr	r5, [sp, #0]
 800772a:	4642      	mov	r2, r8
 800772c:	464b      	mov	r3, r9
 800772e:	4630      	mov	r0, r6
 8007730:	4639      	mov	r1, r7
 8007732:	f7f9 f863 	bl	80007fc <__aeabi_ddiv>
 8007736:	f7f9 f9e7 	bl	8000b08 <__aeabi_d2iz>
 800773a:	9002      	str	r0, [sp, #8]
 800773c:	f7f8 feca 	bl	80004d4 <__aeabi_i2d>
 8007740:	4642      	mov	r2, r8
 8007742:	464b      	mov	r3, r9
 8007744:	f7f8 ff30 	bl	80005a8 <__aeabi_dmul>
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	4630      	mov	r0, r6
 800774e:	4639      	mov	r1, r7
 8007750:	f7f8 fd72 	bl	8000238 <__aeabi_dsub>
 8007754:	9e02      	ldr	r6, [sp, #8]
 8007756:	9f01      	ldr	r7, [sp, #4]
 8007758:	3630      	adds	r6, #48	; 0x30
 800775a:	f805 6b01 	strb.w	r6, [r5], #1
 800775e:	9e00      	ldr	r6, [sp, #0]
 8007760:	1bae      	subs	r6, r5, r6
 8007762:	42b7      	cmp	r7, r6
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	d137      	bne.n	80077da <_dtoa_r+0x722>
 800776a:	f7f8 fd67 	bl	800023c <__adddf3>
 800776e:	4642      	mov	r2, r8
 8007770:	464b      	mov	r3, r9
 8007772:	4606      	mov	r6, r0
 8007774:	460f      	mov	r7, r1
 8007776:	f7f9 f9a7 	bl	8000ac8 <__aeabi_dcmpgt>
 800777a:	b9c8      	cbnz	r0, 80077b0 <_dtoa_r+0x6f8>
 800777c:	4642      	mov	r2, r8
 800777e:	464b      	mov	r3, r9
 8007780:	4630      	mov	r0, r6
 8007782:	4639      	mov	r1, r7
 8007784:	f7f9 f978 	bl	8000a78 <__aeabi_dcmpeq>
 8007788:	b110      	cbz	r0, 8007790 <_dtoa_r+0x6d8>
 800778a:	9b02      	ldr	r3, [sp, #8]
 800778c:	07d9      	lsls	r1, r3, #31
 800778e:	d40f      	bmi.n	80077b0 <_dtoa_r+0x6f8>
 8007790:	4620      	mov	r0, r4
 8007792:	4659      	mov	r1, fp
 8007794:	f000 facc 	bl	8007d30 <_Bfree>
 8007798:	2300      	movs	r3, #0
 800779a:	702b      	strb	r3, [r5, #0]
 800779c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800779e:	f10a 0001 	add.w	r0, sl, #1
 80077a2:	6018      	str	r0, [r3, #0]
 80077a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f43f acd8 	beq.w	800715c <_dtoa_r+0xa4>
 80077ac:	601d      	str	r5, [r3, #0]
 80077ae:	e4d5      	b.n	800715c <_dtoa_r+0xa4>
 80077b0:	f8cd a01c 	str.w	sl, [sp, #28]
 80077b4:	462b      	mov	r3, r5
 80077b6:	461d      	mov	r5, r3
 80077b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077bc:	2a39      	cmp	r2, #57	; 0x39
 80077be:	d108      	bne.n	80077d2 <_dtoa_r+0x71a>
 80077c0:	9a00      	ldr	r2, [sp, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d1f7      	bne.n	80077b6 <_dtoa_r+0x6fe>
 80077c6:	9a07      	ldr	r2, [sp, #28]
 80077c8:	9900      	ldr	r1, [sp, #0]
 80077ca:	3201      	adds	r2, #1
 80077cc:	9207      	str	r2, [sp, #28]
 80077ce:	2230      	movs	r2, #48	; 0x30
 80077d0:	700a      	strb	r2, [r1, #0]
 80077d2:	781a      	ldrb	r2, [r3, #0]
 80077d4:	3201      	adds	r2, #1
 80077d6:	701a      	strb	r2, [r3, #0]
 80077d8:	e78c      	b.n	80076f4 <_dtoa_r+0x63c>
 80077da:	4b7f      	ldr	r3, [pc, #508]	; (80079d8 <_dtoa_r+0x920>)
 80077dc:	2200      	movs	r2, #0
 80077de:	f7f8 fee3 	bl	80005a8 <__aeabi_dmul>
 80077e2:	2200      	movs	r2, #0
 80077e4:	2300      	movs	r3, #0
 80077e6:	4606      	mov	r6, r0
 80077e8:	460f      	mov	r7, r1
 80077ea:	f7f9 f945 	bl	8000a78 <__aeabi_dcmpeq>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d09b      	beq.n	800772a <_dtoa_r+0x672>
 80077f2:	e7cd      	b.n	8007790 <_dtoa_r+0x6d8>
 80077f4:	9a08      	ldr	r2, [sp, #32]
 80077f6:	2a00      	cmp	r2, #0
 80077f8:	f000 80c4 	beq.w	8007984 <_dtoa_r+0x8cc>
 80077fc:	9a05      	ldr	r2, [sp, #20]
 80077fe:	2a01      	cmp	r2, #1
 8007800:	f300 80a8 	bgt.w	8007954 <_dtoa_r+0x89c>
 8007804:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007806:	2a00      	cmp	r2, #0
 8007808:	f000 80a0 	beq.w	800794c <_dtoa_r+0x894>
 800780c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007810:	9e06      	ldr	r6, [sp, #24]
 8007812:	4645      	mov	r5, r8
 8007814:	9a04      	ldr	r2, [sp, #16]
 8007816:	2101      	movs	r1, #1
 8007818:	441a      	add	r2, r3
 800781a:	4620      	mov	r0, r4
 800781c:	4498      	add	r8, r3
 800781e:	9204      	str	r2, [sp, #16]
 8007820:	f000 fb42 	bl	8007ea8 <__i2b>
 8007824:	4607      	mov	r7, r0
 8007826:	2d00      	cmp	r5, #0
 8007828:	dd0b      	ble.n	8007842 <_dtoa_r+0x78a>
 800782a:	9b04      	ldr	r3, [sp, #16]
 800782c:	2b00      	cmp	r3, #0
 800782e:	dd08      	ble.n	8007842 <_dtoa_r+0x78a>
 8007830:	42ab      	cmp	r3, r5
 8007832:	9a04      	ldr	r2, [sp, #16]
 8007834:	bfa8      	it	ge
 8007836:	462b      	movge	r3, r5
 8007838:	eba8 0803 	sub.w	r8, r8, r3
 800783c:	1aed      	subs	r5, r5, r3
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	9304      	str	r3, [sp, #16]
 8007842:	9b06      	ldr	r3, [sp, #24]
 8007844:	b1fb      	cbz	r3, 8007886 <_dtoa_r+0x7ce>
 8007846:	9b08      	ldr	r3, [sp, #32]
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 809f 	beq.w	800798c <_dtoa_r+0x8d4>
 800784e:	2e00      	cmp	r6, #0
 8007850:	dd11      	ble.n	8007876 <_dtoa_r+0x7be>
 8007852:	4639      	mov	r1, r7
 8007854:	4632      	mov	r2, r6
 8007856:	4620      	mov	r0, r4
 8007858:	f000 fbe2 	bl	8008020 <__pow5mult>
 800785c:	465a      	mov	r2, fp
 800785e:	4601      	mov	r1, r0
 8007860:	4607      	mov	r7, r0
 8007862:	4620      	mov	r0, r4
 8007864:	f000 fb36 	bl	8007ed4 <__multiply>
 8007868:	4659      	mov	r1, fp
 800786a:	9007      	str	r0, [sp, #28]
 800786c:	4620      	mov	r0, r4
 800786e:	f000 fa5f 	bl	8007d30 <_Bfree>
 8007872:	9b07      	ldr	r3, [sp, #28]
 8007874:	469b      	mov	fp, r3
 8007876:	9b06      	ldr	r3, [sp, #24]
 8007878:	1b9a      	subs	r2, r3, r6
 800787a:	d004      	beq.n	8007886 <_dtoa_r+0x7ce>
 800787c:	4659      	mov	r1, fp
 800787e:	4620      	mov	r0, r4
 8007880:	f000 fbce 	bl	8008020 <__pow5mult>
 8007884:	4683      	mov	fp, r0
 8007886:	2101      	movs	r1, #1
 8007888:	4620      	mov	r0, r4
 800788a:	f000 fb0d 	bl	8007ea8 <__i2b>
 800788e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007890:	2b00      	cmp	r3, #0
 8007892:	4606      	mov	r6, r0
 8007894:	dd7c      	ble.n	8007990 <_dtoa_r+0x8d8>
 8007896:	461a      	mov	r2, r3
 8007898:	4601      	mov	r1, r0
 800789a:	4620      	mov	r0, r4
 800789c:	f000 fbc0 	bl	8008020 <__pow5mult>
 80078a0:	9b05      	ldr	r3, [sp, #20]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	4606      	mov	r6, r0
 80078a6:	dd76      	ble.n	8007996 <_dtoa_r+0x8de>
 80078a8:	2300      	movs	r3, #0
 80078aa:	9306      	str	r3, [sp, #24]
 80078ac:	6933      	ldr	r3, [r6, #16]
 80078ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80078b2:	6918      	ldr	r0, [r3, #16]
 80078b4:	f000 faa8 	bl	8007e08 <__hi0bits>
 80078b8:	f1c0 0020 	rsb	r0, r0, #32
 80078bc:	9b04      	ldr	r3, [sp, #16]
 80078be:	4418      	add	r0, r3
 80078c0:	f010 001f 	ands.w	r0, r0, #31
 80078c4:	f000 8086 	beq.w	80079d4 <_dtoa_r+0x91c>
 80078c8:	f1c0 0320 	rsb	r3, r0, #32
 80078cc:	2b04      	cmp	r3, #4
 80078ce:	dd7f      	ble.n	80079d0 <_dtoa_r+0x918>
 80078d0:	f1c0 001c 	rsb	r0, r0, #28
 80078d4:	9b04      	ldr	r3, [sp, #16]
 80078d6:	4403      	add	r3, r0
 80078d8:	4480      	add	r8, r0
 80078da:	4405      	add	r5, r0
 80078dc:	9304      	str	r3, [sp, #16]
 80078de:	f1b8 0f00 	cmp.w	r8, #0
 80078e2:	dd05      	ble.n	80078f0 <_dtoa_r+0x838>
 80078e4:	4659      	mov	r1, fp
 80078e6:	4642      	mov	r2, r8
 80078e8:	4620      	mov	r0, r4
 80078ea:	f000 fbf3 	bl	80080d4 <__lshift>
 80078ee:	4683      	mov	fp, r0
 80078f0:	9b04      	ldr	r3, [sp, #16]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	dd05      	ble.n	8007902 <_dtoa_r+0x84a>
 80078f6:	4631      	mov	r1, r6
 80078f8:	461a      	mov	r2, r3
 80078fa:	4620      	mov	r0, r4
 80078fc:	f000 fbea 	bl	80080d4 <__lshift>
 8007900:	4606      	mov	r6, r0
 8007902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007904:	2b00      	cmp	r3, #0
 8007906:	d069      	beq.n	80079dc <_dtoa_r+0x924>
 8007908:	4631      	mov	r1, r6
 800790a:	4658      	mov	r0, fp
 800790c:	f000 fc4e 	bl	80081ac <__mcmp>
 8007910:	2800      	cmp	r0, #0
 8007912:	da63      	bge.n	80079dc <_dtoa_r+0x924>
 8007914:	2300      	movs	r3, #0
 8007916:	4659      	mov	r1, fp
 8007918:	220a      	movs	r2, #10
 800791a:	4620      	mov	r0, r4
 800791c:	f000 fa2a 	bl	8007d74 <__multadd>
 8007920:	9b08      	ldr	r3, [sp, #32]
 8007922:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007926:	4683      	mov	fp, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 818f 	beq.w	8007c4c <_dtoa_r+0xb94>
 800792e:	4639      	mov	r1, r7
 8007930:	2300      	movs	r3, #0
 8007932:	220a      	movs	r2, #10
 8007934:	4620      	mov	r0, r4
 8007936:	f000 fa1d 	bl	8007d74 <__multadd>
 800793a:	f1b9 0f00 	cmp.w	r9, #0
 800793e:	4607      	mov	r7, r0
 8007940:	f300 808e 	bgt.w	8007a60 <_dtoa_r+0x9a8>
 8007944:	9b05      	ldr	r3, [sp, #20]
 8007946:	2b02      	cmp	r3, #2
 8007948:	dc50      	bgt.n	80079ec <_dtoa_r+0x934>
 800794a:	e089      	b.n	8007a60 <_dtoa_r+0x9a8>
 800794c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800794e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007952:	e75d      	b.n	8007810 <_dtoa_r+0x758>
 8007954:	9b01      	ldr	r3, [sp, #4]
 8007956:	1e5e      	subs	r6, r3, #1
 8007958:	9b06      	ldr	r3, [sp, #24]
 800795a:	42b3      	cmp	r3, r6
 800795c:	bfbf      	itttt	lt
 800795e:	9b06      	ldrlt	r3, [sp, #24]
 8007960:	9606      	strlt	r6, [sp, #24]
 8007962:	1af2      	sublt	r2, r6, r3
 8007964:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007966:	bfb6      	itet	lt
 8007968:	189b      	addlt	r3, r3, r2
 800796a:	1b9e      	subge	r6, r3, r6
 800796c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800796e:	9b01      	ldr	r3, [sp, #4]
 8007970:	bfb8      	it	lt
 8007972:	2600      	movlt	r6, #0
 8007974:	2b00      	cmp	r3, #0
 8007976:	bfb5      	itete	lt
 8007978:	eba8 0503 	sublt.w	r5, r8, r3
 800797c:	9b01      	ldrge	r3, [sp, #4]
 800797e:	2300      	movlt	r3, #0
 8007980:	4645      	movge	r5, r8
 8007982:	e747      	b.n	8007814 <_dtoa_r+0x75c>
 8007984:	9e06      	ldr	r6, [sp, #24]
 8007986:	9f08      	ldr	r7, [sp, #32]
 8007988:	4645      	mov	r5, r8
 800798a:	e74c      	b.n	8007826 <_dtoa_r+0x76e>
 800798c:	9a06      	ldr	r2, [sp, #24]
 800798e:	e775      	b.n	800787c <_dtoa_r+0x7c4>
 8007990:	9b05      	ldr	r3, [sp, #20]
 8007992:	2b01      	cmp	r3, #1
 8007994:	dc18      	bgt.n	80079c8 <_dtoa_r+0x910>
 8007996:	9b02      	ldr	r3, [sp, #8]
 8007998:	b9b3      	cbnz	r3, 80079c8 <_dtoa_r+0x910>
 800799a:	9b03      	ldr	r3, [sp, #12]
 800799c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079a0:	b9a3      	cbnz	r3, 80079cc <_dtoa_r+0x914>
 80079a2:	9b03      	ldr	r3, [sp, #12]
 80079a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079a8:	0d1b      	lsrs	r3, r3, #20
 80079aa:	051b      	lsls	r3, r3, #20
 80079ac:	b12b      	cbz	r3, 80079ba <_dtoa_r+0x902>
 80079ae:	9b04      	ldr	r3, [sp, #16]
 80079b0:	3301      	adds	r3, #1
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	f108 0801 	add.w	r8, r8, #1
 80079b8:	2301      	movs	r3, #1
 80079ba:	9306      	str	r3, [sp, #24]
 80079bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f47f af74 	bne.w	80078ac <_dtoa_r+0x7f4>
 80079c4:	2001      	movs	r0, #1
 80079c6:	e779      	b.n	80078bc <_dtoa_r+0x804>
 80079c8:	2300      	movs	r3, #0
 80079ca:	e7f6      	b.n	80079ba <_dtoa_r+0x902>
 80079cc:	9b02      	ldr	r3, [sp, #8]
 80079ce:	e7f4      	b.n	80079ba <_dtoa_r+0x902>
 80079d0:	d085      	beq.n	80078de <_dtoa_r+0x826>
 80079d2:	4618      	mov	r0, r3
 80079d4:	301c      	adds	r0, #28
 80079d6:	e77d      	b.n	80078d4 <_dtoa_r+0x81c>
 80079d8:	40240000 	.word	0x40240000
 80079dc:	9b01      	ldr	r3, [sp, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	dc38      	bgt.n	8007a54 <_dtoa_r+0x99c>
 80079e2:	9b05      	ldr	r3, [sp, #20]
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	dd35      	ble.n	8007a54 <_dtoa_r+0x99c>
 80079e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80079ec:	f1b9 0f00 	cmp.w	r9, #0
 80079f0:	d10d      	bne.n	8007a0e <_dtoa_r+0x956>
 80079f2:	4631      	mov	r1, r6
 80079f4:	464b      	mov	r3, r9
 80079f6:	2205      	movs	r2, #5
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 f9bb 	bl	8007d74 <__multadd>
 80079fe:	4601      	mov	r1, r0
 8007a00:	4606      	mov	r6, r0
 8007a02:	4658      	mov	r0, fp
 8007a04:	f000 fbd2 	bl	80081ac <__mcmp>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f73f adbd 	bgt.w	8007588 <_dtoa_r+0x4d0>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a10:	9d00      	ldr	r5, [sp, #0]
 8007a12:	ea6f 0a03 	mvn.w	sl, r3
 8007a16:	f04f 0800 	mov.w	r8, #0
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 f987 	bl	8007d30 <_Bfree>
 8007a22:	2f00      	cmp	r7, #0
 8007a24:	f43f aeb4 	beq.w	8007790 <_dtoa_r+0x6d8>
 8007a28:	f1b8 0f00 	cmp.w	r8, #0
 8007a2c:	d005      	beq.n	8007a3a <_dtoa_r+0x982>
 8007a2e:	45b8      	cmp	r8, r7
 8007a30:	d003      	beq.n	8007a3a <_dtoa_r+0x982>
 8007a32:	4641      	mov	r1, r8
 8007a34:	4620      	mov	r0, r4
 8007a36:	f000 f97b 	bl	8007d30 <_Bfree>
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	f000 f977 	bl	8007d30 <_Bfree>
 8007a42:	e6a5      	b.n	8007790 <_dtoa_r+0x6d8>
 8007a44:	2600      	movs	r6, #0
 8007a46:	4637      	mov	r7, r6
 8007a48:	e7e1      	b.n	8007a0e <_dtoa_r+0x956>
 8007a4a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007a4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007a50:	4637      	mov	r7, r6
 8007a52:	e599      	b.n	8007588 <_dtoa_r+0x4d0>
 8007a54:	9b08      	ldr	r3, [sp, #32]
 8007a56:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f000 80fd 	beq.w	8007c5a <_dtoa_r+0xba2>
 8007a60:	2d00      	cmp	r5, #0
 8007a62:	dd05      	ble.n	8007a70 <_dtoa_r+0x9b8>
 8007a64:	4639      	mov	r1, r7
 8007a66:	462a      	mov	r2, r5
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f000 fb33 	bl	80080d4 <__lshift>
 8007a6e:	4607      	mov	r7, r0
 8007a70:	9b06      	ldr	r3, [sp, #24]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d05c      	beq.n	8007b30 <_dtoa_r+0xa78>
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f000 f919 	bl	8007cb0 <_Balloc>
 8007a7e:	4605      	mov	r5, r0
 8007a80:	b928      	cbnz	r0, 8007a8e <_dtoa_r+0x9d6>
 8007a82:	4b80      	ldr	r3, [pc, #512]	; (8007c84 <_dtoa_r+0xbcc>)
 8007a84:	4602      	mov	r2, r0
 8007a86:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007a8a:	f7ff bb2e 	b.w	80070ea <_dtoa_r+0x32>
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	3202      	adds	r2, #2
 8007a92:	0092      	lsls	r2, r2, #2
 8007a94:	f107 010c 	add.w	r1, r7, #12
 8007a98:	300c      	adds	r0, #12
 8007a9a:	f7fe fd25 	bl	80064e8 <memcpy>
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f000 fb16 	bl	80080d4 <__lshift>
 8007aa8:	9b00      	ldr	r3, [sp, #0]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	9b00      	ldr	r3, [sp, #0]
 8007ab0:	444b      	add	r3, r9
 8007ab2:	9307      	str	r3, [sp, #28]
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	f003 0301 	and.w	r3, r3, #1
 8007aba:	46b8      	mov	r8, r7
 8007abc:	9306      	str	r3, [sp, #24]
 8007abe:	4607      	mov	r7, r0
 8007ac0:	9b01      	ldr	r3, [sp, #4]
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	4658      	mov	r0, fp
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	f7ff fa67 	bl	8006f9c <quorem>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	3330      	adds	r3, #48	; 0x30
 8007ad2:	9004      	str	r0, [sp, #16]
 8007ad4:	4641      	mov	r1, r8
 8007ad6:	4658      	mov	r0, fp
 8007ad8:	9308      	str	r3, [sp, #32]
 8007ada:	f000 fb67 	bl	80081ac <__mcmp>
 8007ade:	463a      	mov	r2, r7
 8007ae0:	4681      	mov	r9, r0
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f000 fb7d 	bl	80081e4 <__mdiff>
 8007aea:	68c2      	ldr	r2, [r0, #12]
 8007aec:	9b08      	ldr	r3, [sp, #32]
 8007aee:	4605      	mov	r5, r0
 8007af0:	bb02      	cbnz	r2, 8007b34 <_dtoa_r+0xa7c>
 8007af2:	4601      	mov	r1, r0
 8007af4:	4658      	mov	r0, fp
 8007af6:	f000 fb59 	bl	80081ac <__mcmp>
 8007afa:	9b08      	ldr	r3, [sp, #32]
 8007afc:	4602      	mov	r2, r0
 8007afe:	4629      	mov	r1, r5
 8007b00:	4620      	mov	r0, r4
 8007b02:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007b06:	f000 f913 	bl	8007d30 <_Bfree>
 8007b0a:	9b05      	ldr	r3, [sp, #20]
 8007b0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b0e:	9d01      	ldr	r5, [sp, #4]
 8007b10:	ea43 0102 	orr.w	r1, r3, r2
 8007b14:	9b06      	ldr	r3, [sp, #24]
 8007b16:	430b      	orrs	r3, r1
 8007b18:	9b08      	ldr	r3, [sp, #32]
 8007b1a:	d10d      	bne.n	8007b38 <_dtoa_r+0xa80>
 8007b1c:	2b39      	cmp	r3, #57	; 0x39
 8007b1e:	d029      	beq.n	8007b74 <_dtoa_r+0xabc>
 8007b20:	f1b9 0f00 	cmp.w	r9, #0
 8007b24:	dd01      	ble.n	8007b2a <_dtoa_r+0xa72>
 8007b26:	9b04      	ldr	r3, [sp, #16]
 8007b28:	3331      	adds	r3, #49	; 0x31
 8007b2a:	9a02      	ldr	r2, [sp, #8]
 8007b2c:	7013      	strb	r3, [r2, #0]
 8007b2e:	e774      	b.n	8007a1a <_dtoa_r+0x962>
 8007b30:	4638      	mov	r0, r7
 8007b32:	e7b9      	b.n	8007aa8 <_dtoa_r+0x9f0>
 8007b34:	2201      	movs	r2, #1
 8007b36:	e7e2      	b.n	8007afe <_dtoa_r+0xa46>
 8007b38:	f1b9 0f00 	cmp.w	r9, #0
 8007b3c:	db06      	blt.n	8007b4c <_dtoa_r+0xa94>
 8007b3e:	9905      	ldr	r1, [sp, #20]
 8007b40:	ea41 0909 	orr.w	r9, r1, r9
 8007b44:	9906      	ldr	r1, [sp, #24]
 8007b46:	ea59 0101 	orrs.w	r1, r9, r1
 8007b4a:	d120      	bne.n	8007b8e <_dtoa_r+0xad6>
 8007b4c:	2a00      	cmp	r2, #0
 8007b4e:	ddec      	ble.n	8007b2a <_dtoa_r+0xa72>
 8007b50:	4659      	mov	r1, fp
 8007b52:	2201      	movs	r2, #1
 8007b54:	4620      	mov	r0, r4
 8007b56:	9301      	str	r3, [sp, #4]
 8007b58:	f000 fabc 	bl	80080d4 <__lshift>
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	4683      	mov	fp, r0
 8007b60:	f000 fb24 	bl	80081ac <__mcmp>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	9b01      	ldr	r3, [sp, #4]
 8007b68:	dc02      	bgt.n	8007b70 <_dtoa_r+0xab8>
 8007b6a:	d1de      	bne.n	8007b2a <_dtoa_r+0xa72>
 8007b6c:	07da      	lsls	r2, r3, #31
 8007b6e:	d5dc      	bpl.n	8007b2a <_dtoa_r+0xa72>
 8007b70:	2b39      	cmp	r3, #57	; 0x39
 8007b72:	d1d8      	bne.n	8007b26 <_dtoa_r+0xa6e>
 8007b74:	9a02      	ldr	r2, [sp, #8]
 8007b76:	2339      	movs	r3, #57	; 0x39
 8007b78:	7013      	strb	r3, [r2, #0]
 8007b7a:	462b      	mov	r3, r5
 8007b7c:	461d      	mov	r5, r3
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007b84:	2a39      	cmp	r2, #57	; 0x39
 8007b86:	d050      	beq.n	8007c2a <_dtoa_r+0xb72>
 8007b88:	3201      	adds	r2, #1
 8007b8a:	701a      	strb	r2, [r3, #0]
 8007b8c:	e745      	b.n	8007a1a <_dtoa_r+0x962>
 8007b8e:	2a00      	cmp	r2, #0
 8007b90:	dd03      	ble.n	8007b9a <_dtoa_r+0xae2>
 8007b92:	2b39      	cmp	r3, #57	; 0x39
 8007b94:	d0ee      	beq.n	8007b74 <_dtoa_r+0xabc>
 8007b96:	3301      	adds	r3, #1
 8007b98:	e7c7      	b.n	8007b2a <_dtoa_r+0xa72>
 8007b9a:	9a01      	ldr	r2, [sp, #4]
 8007b9c:	9907      	ldr	r1, [sp, #28]
 8007b9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ba2:	428a      	cmp	r2, r1
 8007ba4:	d02a      	beq.n	8007bfc <_dtoa_r+0xb44>
 8007ba6:	4659      	mov	r1, fp
 8007ba8:	2300      	movs	r3, #0
 8007baa:	220a      	movs	r2, #10
 8007bac:	4620      	mov	r0, r4
 8007bae:	f000 f8e1 	bl	8007d74 <__multadd>
 8007bb2:	45b8      	cmp	r8, r7
 8007bb4:	4683      	mov	fp, r0
 8007bb6:	f04f 0300 	mov.w	r3, #0
 8007bba:	f04f 020a 	mov.w	r2, #10
 8007bbe:	4641      	mov	r1, r8
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	d107      	bne.n	8007bd4 <_dtoa_r+0xb1c>
 8007bc4:	f000 f8d6 	bl	8007d74 <__multadd>
 8007bc8:	4680      	mov	r8, r0
 8007bca:	4607      	mov	r7, r0
 8007bcc:	9b01      	ldr	r3, [sp, #4]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	e775      	b.n	8007ac0 <_dtoa_r+0xa08>
 8007bd4:	f000 f8ce 	bl	8007d74 <__multadd>
 8007bd8:	4639      	mov	r1, r7
 8007bda:	4680      	mov	r8, r0
 8007bdc:	2300      	movs	r3, #0
 8007bde:	220a      	movs	r2, #10
 8007be0:	4620      	mov	r0, r4
 8007be2:	f000 f8c7 	bl	8007d74 <__multadd>
 8007be6:	4607      	mov	r7, r0
 8007be8:	e7f0      	b.n	8007bcc <_dtoa_r+0xb14>
 8007bea:	f1b9 0f00 	cmp.w	r9, #0
 8007bee:	9a00      	ldr	r2, [sp, #0]
 8007bf0:	bfcc      	ite	gt
 8007bf2:	464d      	movgt	r5, r9
 8007bf4:	2501      	movle	r5, #1
 8007bf6:	4415      	add	r5, r2
 8007bf8:	f04f 0800 	mov.w	r8, #0
 8007bfc:	4659      	mov	r1, fp
 8007bfe:	2201      	movs	r2, #1
 8007c00:	4620      	mov	r0, r4
 8007c02:	9301      	str	r3, [sp, #4]
 8007c04:	f000 fa66 	bl	80080d4 <__lshift>
 8007c08:	4631      	mov	r1, r6
 8007c0a:	4683      	mov	fp, r0
 8007c0c:	f000 face 	bl	80081ac <__mcmp>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	dcb2      	bgt.n	8007b7a <_dtoa_r+0xac2>
 8007c14:	d102      	bne.n	8007c1c <_dtoa_r+0xb64>
 8007c16:	9b01      	ldr	r3, [sp, #4]
 8007c18:	07db      	lsls	r3, r3, #31
 8007c1a:	d4ae      	bmi.n	8007b7a <_dtoa_r+0xac2>
 8007c1c:	462b      	mov	r3, r5
 8007c1e:	461d      	mov	r5, r3
 8007c20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c24:	2a30      	cmp	r2, #48	; 0x30
 8007c26:	d0fa      	beq.n	8007c1e <_dtoa_r+0xb66>
 8007c28:	e6f7      	b.n	8007a1a <_dtoa_r+0x962>
 8007c2a:	9a00      	ldr	r2, [sp, #0]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d1a5      	bne.n	8007b7c <_dtoa_r+0xac4>
 8007c30:	f10a 0a01 	add.w	sl, sl, #1
 8007c34:	2331      	movs	r3, #49	; 0x31
 8007c36:	e779      	b.n	8007b2c <_dtoa_r+0xa74>
 8007c38:	4b13      	ldr	r3, [pc, #76]	; (8007c88 <_dtoa_r+0xbd0>)
 8007c3a:	f7ff baaf 	b.w	800719c <_dtoa_r+0xe4>
 8007c3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f47f aa86 	bne.w	8007152 <_dtoa_r+0x9a>
 8007c46:	4b11      	ldr	r3, [pc, #68]	; (8007c8c <_dtoa_r+0xbd4>)
 8007c48:	f7ff baa8 	b.w	800719c <_dtoa_r+0xe4>
 8007c4c:	f1b9 0f00 	cmp.w	r9, #0
 8007c50:	dc03      	bgt.n	8007c5a <_dtoa_r+0xba2>
 8007c52:	9b05      	ldr	r3, [sp, #20]
 8007c54:	2b02      	cmp	r3, #2
 8007c56:	f73f aec9 	bgt.w	80079ec <_dtoa_r+0x934>
 8007c5a:	9d00      	ldr	r5, [sp, #0]
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	4658      	mov	r0, fp
 8007c60:	f7ff f99c 	bl	8006f9c <quorem>
 8007c64:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007c68:	f805 3b01 	strb.w	r3, [r5], #1
 8007c6c:	9a00      	ldr	r2, [sp, #0]
 8007c6e:	1aaa      	subs	r2, r5, r2
 8007c70:	4591      	cmp	r9, r2
 8007c72:	ddba      	ble.n	8007bea <_dtoa_r+0xb32>
 8007c74:	4659      	mov	r1, fp
 8007c76:	2300      	movs	r3, #0
 8007c78:	220a      	movs	r2, #10
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 f87a 	bl	8007d74 <__multadd>
 8007c80:	4683      	mov	fp, r0
 8007c82:	e7eb      	b.n	8007c5c <_dtoa_r+0xba4>
 8007c84:	080093eb 	.word	0x080093eb
 8007c88:	08009344 	.word	0x08009344
 8007c8c:	08009368 	.word	0x08009368

08007c90 <_localeconv_r>:
 8007c90:	4800      	ldr	r0, [pc, #0]	; (8007c94 <_localeconv_r+0x4>)
 8007c92:	4770      	bx	lr
 8007c94:	20000164 	.word	0x20000164

08007c98 <__malloc_lock>:
 8007c98:	4801      	ldr	r0, [pc, #4]	; (8007ca0 <__malloc_lock+0x8>)
 8007c9a:	f000 bd22 	b.w	80086e2 <__retarget_lock_acquire_recursive>
 8007c9e:	bf00      	nop
 8007ca0:	200025cc 	.word	0x200025cc

08007ca4 <__malloc_unlock>:
 8007ca4:	4801      	ldr	r0, [pc, #4]	; (8007cac <__malloc_unlock+0x8>)
 8007ca6:	f000 bd1d 	b.w	80086e4 <__retarget_lock_release_recursive>
 8007caa:	bf00      	nop
 8007cac:	200025cc 	.word	0x200025cc

08007cb0 <_Balloc>:
 8007cb0:	b570      	push	{r4, r5, r6, lr}
 8007cb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	460d      	mov	r5, r1
 8007cb8:	b976      	cbnz	r6, 8007cd8 <_Balloc+0x28>
 8007cba:	2010      	movs	r0, #16
 8007cbc:	f7fe fc0c 	bl	80064d8 <malloc>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	6260      	str	r0, [r4, #36]	; 0x24
 8007cc4:	b920      	cbnz	r0, 8007cd0 <_Balloc+0x20>
 8007cc6:	4b18      	ldr	r3, [pc, #96]	; (8007d28 <_Balloc+0x78>)
 8007cc8:	4818      	ldr	r0, [pc, #96]	; (8007d2c <_Balloc+0x7c>)
 8007cca:	2166      	movs	r1, #102	; 0x66
 8007ccc:	f000 fcd8 	bl	8008680 <__assert_func>
 8007cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cd4:	6006      	str	r6, [r0, #0]
 8007cd6:	60c6      	str	r6, [r0, #12]
 8007cd8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007cda:	68f3      	ldr	r3, [r6, #12]
 8007cdc:	b183      	cbz	r3, 8007d00 <_Balloc+0x50>
 8007cde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ce6:	b9b8      	cbnz	r0, 8007d18 <_Balloc+0x68>
 8007ce8:	2101      	movs	r1, #1
 8007cea:	fa01 f605 	lsl.w	r6, r1, r5
 8007cee:	1d72      	adds	r2, r6, #5
 8007cf0:	0092      	lsls	r2, r2, #2
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f000 fb5a 	bl	80083ac <_calloc_r>
 8007cf8:	b160      	cbz	r0, 8007d14 <_Balloc+0x64>
 8007cfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cfe:	e00e      	b.n	8007d1e <_Balloc+0x6e>
 8007d00:	2221      	movs	r2, #33	; 0x21
 8007d02:	2104      	movs	r1, #4
 8007d04:	4620      	mov	r0, r4
 8007d06:	f000 fb51 	bl	80083ac <_calloc_r>
 8007d0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d0c:	60f0      	str	r0, [r6, #12]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1e4      	bne.n	8007cde <_Balloc+0x2e>
 8007d14:	2000      	movs	r0, #0
 8007d16:	bd70      	pop	{r4, r5, r6, pc}
 8007d18:	6802      	ldr	r2, [r0, #0]
 8007d1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d1e:	2300      	movs	r3, #0
 8007d20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d24:	e7f7      	b.n	8007d16 <_Balloc+0x66>
 8007d26:	bf00      	nop
 8007d28:	08009375 	.word	0x08009375
 8007d2c:	080093fc 	.word	0x080093fc

08007d30 <_Bfree>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007d34:	4605      	mov	r5, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b976      	cbnz	r6, 8007d58 <_Bfree+0x28>
 8007d3a:	2010      	movs	r0, #16
 8007d3c:	f7fe fbcc 	bl	80064d8 <malloc>
 8007d40:	4602      	mov	r2, r0
 8007d42:	6268      	str	r0, [r5, #36]	; 0x24
 8007d44:	b920      	cbnz	r0, 8007d50 <_Bfree+0x20>
 8007d46:	4b09      	ldr	r3, [pc, #36]	; (8007d6c <_Bfree+0x3c>)
 8007d48:	4809      	ldr	r0, [pc, #36]	; (8007d70 <_Bfree+0x40>)
 8007d4a:	218a      	movs	r1, #138	; 0x8a
 8007d4c:	f000 fc98 	bl	8008680 <__assert_func>
 8007d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d54:	6006      	str	r6, [r0, #0]
 8007d56:	60c6      	str	r6, [r0, #12]
 8007d58:	b13c      	cbz	r4, 8007d6a <_Bfree+0x3a>
 8007d5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007d5c:	6862      	ldr	r2, [r4, #4]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d64:	6021      	str	r1, [r4, #0]
 8007d66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d6a:	bd70      	pop	{r4, r5, r6, pc}
 8007d6c:	08009375 	.word	0x08009375
 8007d70:	080093fc 	.word	0x080093fc

08007d74 <__multadd>:
 8007d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d78:	690e      	ldr	r6, [r1, #16]
 8007d7a:	4607      	mov	r7, r0
 8007d7c:	4698      	mov	r8, r3
 8007d7e:	460c      	mov	r4, r1
 8007d80:	f101 0014 	add.w	r0, r1, #20
 8007d84:	2300      	movs	r3, #0
 8007d86:	6805      	ldr	r5, [r0, #0]
 8007d88:	b2a9      	uxth	r1, r5
 8007d8a:	fb02 8101 	mla	r1, r2, r1, r8
 8007d8e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007d92:	0c2d      	lsrs	r5, r5, #16
 8007d94:	fb02 c505 	mla	r5, r2, r5, ip
 8007d98:	b289      	uxth	r1, r1
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007da0:	429e      	cmp	r6, r3
 8007da2:	f840 1b04 	str.w	r1, [r0], #4
 8007da6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007daa:	dcec      	bgt.n	8007d86 <__multadd+0x12>
 8007dac:	f1b8 0f00 	cmp.w	r8, #0
 8007db0:	d022      	beq.n	8007df8 <__multadd+0x84>
 8007db2:	68a3      	ldr	r3, [r4, #8]
 8007db4:	42b3      	cmp	r3, r6
 8007db6:	dc19      	bgt.n	8007dec <__multadd+0x78>
 8007db8:	6861      	ldr	r1, [r4, #4]
 8007dba:	4638      	mov	r0, r7
 8007dbc:	3101      	adds	r1, #1
 8007dbe:	f7ff ff77 	bl	8007cb0 <_Balloc>
 8007dc2:	4605      	mov	r5, r0
 8007dc4:	b928      	cbnz	r0, 8007dd2 <__multadd+0x5e>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <__multadd+0x8c>)
 8007dca:	480e      	ldr	r0, [pc, #56]	; (8007e04 <__multadd+0x90>)
 8007dcc:	21b5      	movs	r1, #181	; 0xb5
 8007dce:	f000 fc57 	bl	8008680 <__assert_func>
 8007dd2:	6922      	ldr	r2, [r4, #16]
 8007dd4:	3202      	adds	r2, #2
 8007dd6:	f104 010c 	add.w	r1, r4, #12
 8007dda:	0092      	lsls	r2, r2, #2
 8007ddc:	300c      	adds	r0, #12
 8007dde:	f7fe fb83 	bl	80064e8 <memcpy>
 8007de2:	4621      	mov	r1, r4
 8007de4:	4638      	mov	r0, r7
 8007de6:	f7ff ffa3 	bl	8007d30 <_Bfree>
 8007dea:	462c      	mov	r4, r5
 8007dec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007df0:	3601      	adds	r6, #1
 8007df2:	f8c3 8014 	str.w	r8, [r3, #20]
 8007df6:	6126      	str	r6, [r4, #16]
 8007df8:	4620      	mov	r0, r4
 8007dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dfe:	bf00      	nop
 8007e00:	080093eb 	.word	0x080093eb
 8007e04:	080093fc 	.word	0x080093fc

08007e08 <__hi0bits>:
 8007e08:	0c03      	lsrs	r3, r0, #16
 8007e0a:	041b      	lsls	r3, r3, #16
 8007e0c:	b9d3      	cbnz	r3, 8007e44 <__hi0bits+0x3c>
 8007e0e:	0400      	lsls	r0, r0, #16
 8007e10:	2310      	movs	r3, #16
 8007e12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e16:	bf04      	itt	eq
 8007e18:	0200      	lsleq	r0, r0, #8
 8007e1a:	3308      	addeq	r3, #8
 8007e1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e20:	bf04      	itt	eq
 8007e22:	0100      	lsleq	r0, r0, #4
 8007e24:	3304      	addeq	r3, #4
 8007e26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e2a:	bf04      	itt	eq
 8007e2c:	0080      	lsleq	r0, r0, #2
 8007e2e:	3302      	addeq	r3, #2
 8007e30:	2800      	cmp	r0, #0
 8007e32:	db05      	blt.n	8007e40 <__hi0bits+0x38>
 8007e34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007e38:	f103 0301 	add.w	r3, r3, #1
 8007e3c:	bf08      	it	eq
 8007e3e:	2320      	moveq	r3, #32
 8007e40:	4618      	mov	r0, r3
 8007e42:	4770      	bx	lr
 8007e44:	2300      	movs	r3, #0
 8007e46:	e7e4      	b.n	8007e12 <__hi0bits+0xa>

08007e48 <__lo0bits>:
 8007e48:	6803      	ldr	r3, [r0, #0]
 8007e4a:	f013 0207 	ands.w	r2, r3, #7
 8007e4e:	4601      	mov	r1, r0
 8007e50:	d00b      	beq.n	8007e6a <__lo0bits+0x22>
 8007e52:	07da      	lsls	r2, r3, #31
 8007e54:	d424      	bmi.n	8007ea0 <__lo0bits+0x58>
 8007e56:	0798      	lsls	r0, r3, #30
 8007e58:	bf49      	itett	mi
 8007e5a:	085b      	lsrmi	r3, r3, #1
 8007e5c:	089b      	lsrpl	r3, r3, #2
 8007e5e:	2001      	movmi	r0, #1
 8007e60:	600b      	strmi	r3, [r1, #0]
 8007e62:	bf5c      	itt	pl
 8007e64:	600b      	strpl	r3, [r1, #0]
 8007e66:	2002      	movpl	r0, #2
 8007e68:	4770      	bx	lr
 8007e6a:	b298      	uxth	r0, r3
 8007e6c:	b9b0      	cbnz	r0, 8007e9c <__lo0bits+0x54>
 8007e6e:	0c1b      	lsrs	r3, r3, #16
 8007e70:	2010      	movs	r0, #16
 8007e72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e76:	bf04      	itt	eq
 8007e78:	0a1b      	lsreq	r3, r3, #8
 8007e7a:	3008      	addeq	r0, #8
 8007e7c:	071a      	lsls	r2, r3, #28
 8007e7e:	bf04      	itt	eq
 8007e80:	091b      	lsreq	r3, r3, #4
 8007e82:	3004      	addeq	r0, #4
 8007e84:	079a      	lsls	r2, r3, #30
 8007e86:	bf04      	itt	eq
 8007e88:	089b      	lsreq	r3, r3, #2
 8007e8a:	3002      	addeq	r0, #2
 8007e8c:	07da      	lsls	r2, r3, #31
 8007e8e:	d403      	bmi.n	8007e98 <__lo0bits+0x50>
 8007e90:	085b      	lsrs	r3, r3, #1
 8007e92:	f100 0001 	add.w	r0, r0, #1
 8007e96:	d005      	beq.n	8007ea4 <__lo0bits+0x5c>
 8007e98:	600b      	str	r3, [r1, #0]
 8007e9a:	4770      	bx	lr
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	e7e8      	b.n	8007e72 <__lo0bits+0x2a>
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	4770      	bx	lr
 8007ea4:	2020      	movs	r0, #32
 8007ea6:	4770      	bx	lr

08007ea8 <__i2b>:
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	460c      	mov	r4, r1
 8007eac:	2101      	movs	r1, #1
 8007eae:	f7ff feff 	bl	8007cb0 <_Balloc>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	b928      	cbnz	r0, 8007ec2 <__i2b+0x1a>
 8007eb6:	4b05      	ldr	r3, [pc, #20]	; (8007ecc <__i2b+0x24>)
 8007eb8:	4805      	ldr	r0, [pc, #20]	; (8007ed0 <__i2b+0x28>)
 8007eba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007ebe:	f000 fbdf 	bl	8008680 <__assert_func>
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	6144      	str	r4, [r0, #20]
 8007ec6:	6103      	str	r3, [r0, #16]
 8007ec8:	bd10      	pop	{r4, pc}
 8007eca:	bf00      	nop
 8007ecc:	080093eb 	.word	0x080093eb
 8007ed0:	080093fc 	.word	0x080093fc

08007ed4 <__multiply>:
 8007ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed8:	4614      	mov	r4, r2
 8007eda:	690a      	ldr	r2, [r1, #16]
 8007edc:	6923      	ldr	r3, [r4, #16]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	bfb8      	it	lt
 8007ee2:	460b      	movlt	r3, r1
 8007ee4:	460d      	mov	r5, r1
 8007ee6:	bfbc      	itt	lt
 8007ee8:	4625      	movlt	r5, r4
 8007eea:	461c      	movlt	r4, r3
 8007eec:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007ef0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ef4:	68ab      	ldr	r3, [r5, #8]
 8007ef6:	6869      	ldr	r1, [r5, #4]
 8007ef8:	eb0a 0709 	add.w	r7, sl, r9
 8007efc:	42bb      	cmp	r3, r7
 8007efe:	b085      	sub	sp, #20
 8007f00:	bfb8      	it	lt
 8007f02:	3101      	addlt	r1, #1
 8007f04:	f7ff fed4 	bl	8007cb0 <_Balloc>
 8007f08:	b930      	cbnz	r0, 8007f18 <__multiply+0x44>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	4b42      	ldr	r3, [pc, #264]	; (8008018 <__multiply+0x144>)
 8007f0e:	4843      	ldr	r0, [pc, #268]	; (800801c <__multiply+0x148>)
 8007f10:	f240 115d 	movw	r1, #349	; 0x15d
 8007f14:	f000 fbb4 	bl	8008680 <__assert_func>
 8007f18:	f100 0614 	add.w	r6, r0, #20
 8007f1c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007f20:	4633      	mov	r3, r6
 8007f22:	2200      	movs	r2, #0
 8007f24:	4543      	cmp	r3, r8
 8007f26:	d31e      	bcc.n	8007f66 <__multiply+0x92>
 8007f28:	f105 0c14 	add.w	ip, r5, #20
 8007f2c:	f104 0314 	add.w	r3, r4, #20
 8007f30:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007f34:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007f38:	9202      	str	r2, [sp, #8]
 8007f3a:	ebac 0205 	sub.w	r2, ip, r5
 8007f3e:	3a15      	subs	r2, #21
 8007f40:	f022 0203 	bic.w	r2, r2, #3
 8007f44:	3204      	adds	r2, #4
 8007f46:	f105 0115 	add.w	r1, r5, #21
 8007f4a:	458c      	cmp	ip, r1
 8007f4c:	bf38      	it	cc
 8007f4e:	2204      	movcc	r2, #4
 8007f50:	9201      	str	r2, [sp, #4]
 8007f52:	9a02      	ldr	r2, [sp, #8]
 8007f54:	9303      	str	r3, [sp, #12]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d808      	bhi.n	8007f6c <__multiply+0x98>
 8007f5a:	2f00      	cmp	r7, #0
 8007f5c:	dc55      	bgt.n	800800a <__multiply+0x136>
 8007f5e:	6107      	str	r7, [r0, #16]
 8007f60:	b005      	add	sp, #20
 8007f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f66:	f843 2b04 	str.w	r2, [r3], #4
 8007f6a:	e7db      	b.n	8007f24 <__multiply+0x50>
 8007f6c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f70:	f1ba 0f00 	cmp.w	sl, #0
 8007f74:	d020      	beq.n	8007fb8 <__multiply+0xe4>
 8007f76:	f105 0e14 	add.w	lr, r5, #20
 8007f7a:	46b1      	mov	r9, r6
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007f82:	f8d9 b000 	ldr.w	fp, [r9]
 8007f86:	b2a1      	uxth	r1, r4
 8007f88:	fa1f fb8b 	uxth.w	fp, fp
 8007f8c:	fb0a b101 	mla	r1, sl, r1, fp
 8007f90:	4411      	add	r1, r2
 8007f92:	f8d9 2000 	ldr.w	r2, [r9]
 8007f96:	0c24      	lsrs	r4, r4, #16
 8007f98:	0c12      	lsrs	r2, r2, #16
 8007f9a:	fb0a 2404 	mla	r4, sl, r4, r2
 8007f9e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007fa2:	b289      	uxth	r1, r1
 8007fa4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007fa8:	45f4      	cmp	ip, lr
 8007faa:	f849 1b04 	str.w	r1, [r9], #4
 8007fae:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007fb2:	d8e4      	bhi.n	8007f7e <__multiply+0xaa>
 8007fb4:	9901      	ldr	r1, [sp, #4]
 8007fb6:	5072      	str	r2, [r6, r1]
 8007fb8:	9a03      	ldr	r2, [sp, #12]
 8007fba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007fbe:	3304      	adds	r3, #4
 8007fc0:	f1b9 0f00 	cmp.w	r9, #0
 8007fc4:	d01f      	beq.n	8008006 <__multiply+0x132>
 8007fc6:	6834      	ldr	r4, [r6, #0]
 8007fc8:	f105 0114 	add.w	r1, r5, #20
 8007fcc:	46b6      	mov	lr, r6
 8007fce:	f04f 0a00 	mov.w	sl, #0
 8007fd2:	880a      	ldrh	r2, [r1, #0]
 8007fd4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007fd8:	fb09 b202 	mla	r2, r9, r2, fp
 8007fdc:	4492      	add	sl, r2
 8007fde:	b2a4      	uxth	r4, r4
 8007fe0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007fe4:	f84e 4b04 	str.w	r4, [lr], #4
 8007fe8:	f851 4b04 	ldr.w	r4, [r1], #4
 8007fec:	f8be 2000 	ldrh.w	r2, [lr]
 8007ff0:	0c24      	lsrs	r4, r4, #16
 8007ff2:	fb09 2404 	mla	r4, r9, r4, r2
 8007ff6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007ffa:	458c      	cmp	ip, r1
 8007ffc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008000:	d8e7      	bhi.n	8007fd2 <__multiply+0xfe>
 8008002:	9a01      	ldr	r2, [sp, #4]
 8008004:	50b4      	str	r4, [r6, r2]
 8008006:	3604      	adds	r6, #4
 8008008:	e7a3      	b.n	8007f52 <__multiply+0x7e>
 800800a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1a5      	bne.n	8007f5e <__multiply+0x8a>
 8008012:	3f01      	subs	r7, #1
 8008014:	e7a1      	b.n	8007f5a <__multiply+0x86>
 8008016:	bf00      	nop
 8008018:	080093eb 	.word	0x080093eb
 800801c:	080093fc 	.word	0x080093fc

08008020 <__pow5mult>:
 8008020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008024:	4615      	mov	r5, r2
 8008026:	f012 0203 	ands.w	r2, r2, #3
 800802a:	4606      	mov	r6, r0
 800802c:	460f      	mov	r7, r1
 800802e:	d007      	beq.n	8008040 <__pow5mult+0x20>
 8008030:	4c25      	ldr	r4, [pc, #148]	; (80080c8 <__pow5mult+0xa8>)
 8008032:	3a01      	subs	r2, #1
 8008034:	2300      	movs	r3, #0
 8008036:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800803a:	f7ff fe9b 	bl	8007d74 <__multadd>
 800803e:	4607      	mov	r7, r0
 8008040:	10ad      	asrs	r5, r5, #2
 8008042:	d03d      	beq.n	80080c0 <__pow5mult+0xa0>
 8008044:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008046:	b97c      	cbnz	r4, 8008068 <__pow5mult+0x48>
 8008048:	2010      	movs	r0, #16
 800804a:	f7fe fa45 	bl	80064d8 <malloc>
 800804e:	4602      	mov	r2, r0
 8008050:	6270      	str	r0, [r6, #36]	; 0x24
 8008052:	b928      	cbnz	r0, 8008060 <__pow5mult+0x40>
 8008054:	4b1d      	ldr	r3, [pc, #116]	; (80080cc <__pow5mult+0xac>)
 8008056:	481e      	ldr	r0, [pc, #120]	; (80080d0 <__pow5mult+0xb0>)
 8008058:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800805c:	f000 fb10 	bl	8008680 <__assert_func>
 8008060:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008064:	6004      	str	r4, [r0, #0]
 8008066:	60c4      	str	r4, [r0, #12]
 8008068:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800806c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008070:	b94c      	cbnz	r4, 8008086 <__pow5mult+0x66>
 8008072:	f240 2171 	movw	r1, #625	; 0x271
 8008076:	4630      	mov	r0, r6
 8008078:	f7ff ff16 	bl	8007ea8 <__i2b>
 800807c:	2300      	movs	r3, #0
 800807e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008082:	4604      	mov	r4, r0
 8008084:	6003      	str	r3, [r0, #0]
 8008086:	f04f 0900 	mov.w	r9, #0
 800808a:	07eb      	lsls	r3, r5, #31
 800808c:	d50a      	bpl.n	80080a4 <__pow5mult+0x84>
 800808e:	4639      	mov	r1, r7
 8008090:	4622      	mov	r2, r4
 8008092:	4630      	mov	r0, r6
 8008094:	f7ff ff1e 	bl	8007ed4 <__multiply>
 8008098:	4639      	mov	r1, r7
 800809a:	4680      	mov	r8, r0
 800809c:	4630      	mov	r0, r6
 800809e:	f7ff fe47 	bl	8007d30 <_Bfree>
 80080a2:	4647      	mov	r7, r8
 80080a4:	106d      	asrs	r5, r5, #1
 80080a6:	d00b      	beq.n	80080c0 <__pow5mult+0xa0>
 80080a8:	6820      	ldr	r0, [r4, #0]
 80080aa:	b938      	cbnz	r0, 80080bc <__pow5mult+0x9c>
 80080ac:	4622      	mov	r2, r4
 80080ae:	4621      	mov	r1, r4
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7ff ff0f 	bl	8007ed4 <__multiply>
 80080b6:	6020      	str	r0, [r4, #0]
 80080b8:	f8c0 9000 	str.w	r9, [r0]
 80080bc:	4604      	mov	r4, r0
 80080be:	e7e4      	b.n	800808a <__pow5mult+0x6a>
 80080c0:	4638      	mov	r0, r7
 80080c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c6:	bf00      	nop
 80080c8:	08009550 	.word	0x08009550
 80080cc:	08009375 	.word	0x08009375
 80080d0:	080093fc 	.word	0x080093fc

080080d4 <__lshift>:
 80080d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d8:	460c      	mov	r4, r1
 80080da:	6849      	ldr	r1, [r1, #4]
 80080dc:	6923      	ldr	r3, [r4, #16]
 80080de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080e2:	68a3      	ldr	r3, [r4, #8]
 80080e4:	4607      	mov	r7, r0
 80080e6:	4691      	mov	r9, r2
 80080e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080ec:	f108 0601 	add.w	r6, r8, #1
 80080f0:	42b3      	cmp	r3, r6
 80080f2:	db0b      	blt.n	800810c <__lshift+0x38>
 80080f4:	4638      	mov	r0, r7
 80080f6:	f7ff fddb 	bl	8007cb0 <_Balloc>
 80080fa:	4605      	mov	r5, r0
 80080fc:	b948      	cbnz	r0, 8008112 <__lshift+0x3e>
 80080fe:	4602      	mov	r2, r0
 8008100:	4b28      	ldr	r3, [pc, #160]	; (80081a4 <__lshift+0xd0>)
 8008102:	4829      	ldr	r0, [pc, #164]	; (80081a8 <__lshift+0xd4>)
 8008104:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008108:	f000 faba 	bl	8008680 <__assert_func>
 800810c:	3101      	adds	r1, #1
 800810e:	005b      	lsls	r3, r3, #1
 8008110:	e7ee      	b.n	80080f0 <__lshift+0x1c>
 8008112:	2300      	movs	r3, #0
 8008114:	f100 0114 	add.w	r1, r0, #20
 8008118:	f100 0210 	add.w	r2, r0, #16
 800811c:	4618      	mov	r0, r3
 800811e:	4553      	cmp	r3, sl
 8008120:	db33      	blt.n	800818a <__lshift+0xb6>
 8008122:	6920      	ldr	r0, [r4, #16]
 8008124:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008128:	f104 0314 	add.w	r3, r4, #20
 800812c:	f019 091f 	ands.w	r9, r9, #31
 8008130:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008134:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008138:	d02b      	beq.n	8008192 <__lshift+0xbe>
 800813a:	f1c9 0e20 	rsb	lr, r9, #32
 800813e:	468a      	mov	sl, r1
 8008140:	2200      	movs	r2, #0
 8008142:	6818      	ldr	r0, [r3, #0]
 8008144:	fa00 f009 	lsl.w	r0, r0, r9
 8008148:	4302      	orrs	r2, r0
 800814a:	f84a 2b04 	str.w	r2, [sl], #4
 800814e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008152:	459c      	cmp	ip, r3
 8008154:	fa22 f20e 	lsr.w	r2, r2, lr
 8008158:	d8f3      	bhi.n	8008142 <__lshift+0x6e>
 800815a:	ebac 0304 	sub.w	r3, ip, r4
 800815e:	3b15      	subs	r3, #21
 8008160:	f023 0303 	bic.w	r3, r3, #3
 8008164:	3304      	adds	r3, #4
 8008166:	f104 0015 	add.w	r0, r4, #21
 800816a:	4584      	cmp	ip, r0
 800816c:	bf38      	it	cc
 800816e:	2304      	movcc	r3, #4
 8008170:	50ca      	str	r2, [r1, r3]
 8008172:	b10a      	cbz	r2, 8008178 <__lshift+0xa4>
 8008174:	f108 0602 	add.w	r6, r8, #2
 8008178:	3e01      	subs	r6, #1
 800817a:	4638      	mov	r0, r7
 800817c:	612e      	str	r6, [r5, #16]
 800817e:	4621      	mov	r1, r4
 8008180:	f7ff fdd6 	bl	8007d30 <_Bfree>
 8008184:	4628      	mov	r0, r5
 8008186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800818a:	f842 0f04 	str.w	r0, [r2, #4]!
 800818e:	3301      	adds	r3, #1
 8008190:	e7c5      	b.n	800811e <__lshift+0x4a>
 8008192:	3904      	subs	r1, #4
 8008194:	f853 2b04 	ldr.w	r2, [r3], #4
 8008198:	f841 2f04 	str.w	r2, [r1, #4]!
 800819c:	459c      	cmp	ip, r3
 800819e:	d8f9      	bhi.n	8008194 <__lshift+0xc0>
 80081a0:	e7ea      	b.n	8008178 <__lshift+0xa4>
 80081a2:	bf00      	nop
 80081a4:	080093eb 	.word	0x080093eb
 80081a8:	080093fc 	.word	0x080093fc

080081ac <__mcmp>:
 80081ac:	b530      	push	{r4, r5, lr}
 80081ae:	6902      	ldr	r2, [r0, #16]
 80081b0:	690c      	ldr	r4, [r1, #16]
 80081b2:	1b12      	subs	r2, r2, r4
 80081b4:	d10e      	bne.n	80081d4 <__mcmp+0x28>
 80081b6:	f100 0314 	add.w	r3, r0, #20
 80081ba:	3114      	adds	r1, #20
 80081bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80081c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80081c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80081c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80081cc:	42a5      	cmp	r5, r4
 80081ce:	d003      	beq.n	80081d8 <__mcmp+0x2c>
 80081d0:	d305      	bcc.n	80081de <__mcmp+0x32>
 80081d2:	2201      	movs	r2, #1
 80081d4:	4610      	mov	r0, r2
 80081d6:	bd30      	pop	{r4, r5, pc}
 80081d8:	4283      	cmp	r3, r0
 80081da:	d3f3      	bcc.n	80081c4 <__mcmp+0x18>
 80081dc:	e7fa      	b.n	80081d4 <__mcmp+0x28>
 80081de:	f04f 32ff 	mov.w	r2, #4294967295
 80081e2:	e7f7      	b.n	80081d4 <__mcmp+0x28>

080081e4 <__mdiff>:
 80081e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	460c      	mov	r4, r1
 80081ea:	4606      	mov	r6, r0
 80081ec:	4611      	mov	r1, r2
 80081ee:	4620      	mov	r0, r4
 80081f0:	4617      	mov	r7, r2
 80081f2:	f7ff ffdb 	bl	80081ac <__mcmp>
 80081f6:	1e05      	subs	r5, r0, #0
 80081f8:	d110      	bne.n	800821c <__mdiff+0x38>
 80081fa:	4629      	mov	r1, r5
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7ff fd57 	bl	8007cb0 <_Balloc>
 8008202:	b930      	cbnz	r0, 8008212 <__mdiff+0x2e>
 8008204:	4b39      	ldr	r3, [pc, #228]	; (80082ec <__mdiff+0x108>)
 8008206:	4602      	mov	r2, r0
 8008208:	f240 2132 	movw	r1, #562	; 0x232
 800820c:	4838      	ldr	r0, [pc, #224]	; (80082f0 <__mdiff+0x10c>)
 800820e:	f000 fa37 	bl	8008680 <__assert_func>
 8008212:	2301      	movs	r3, #1
 8008214:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008218:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800821c:	bfa4      	itt	ge
 800821e:	463b      	movge	r3, r7
 8008220:	4627      	movge	r7, r4
 8008222:	4630      	mov	r0, r6
 8008224:	6879      	ldr	r1, [r7, #4]
 8008226:	bfa6      	itte	ge
 8008228:	461c      	movge	r4, r3
 800822a:	2500      	movge	r5, #0
 800822c:	2501      	movlt	r5, #1
 800822e:	f7ff fd3f 	bl	8007cb0 <_Balloc>
 8008232:	b920      	cbnz	r0, 800823e <__mdiff+0x5a>
 8008234:	4b2d      	ldr	r3, [pc, #180]	; (80082ec <__mdiff+0x108>)
 8008236:	4602      	mov	r2, r0
 8008238:	f44f 7110 	mov.w	r1, #576	; 0x240
 800823c:	e7e6      	b.n	800820c <__mdiff+0x28>
 800823e:	693e      	ldr	r6, [r7, #16]
 8008240:	60c5      	str	r5, [r0, #12]
 8008242:	6925      	ldr	r5, [r4, #16]
 8008244:	f107 0114 	add.w	r1, r7, #20
 8008248:	f104 0914 	add.w	r9, r4, #20
 800824c:	f100 0e14 	add.w	lr, r0, #20
 8008250:	f107 0210 	add.w	r2, r7, #16
 8008254:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008258:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800825c:	46f2      	mov	sl, lr
 800825e:	2700      	movs	r7, #0
 8008260:	f859 3b04 	ldr.w	r3, [r9], #4
 8008264:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008268:	fa1f f883 	uxth.w	r8, r3
 800826c:	fa17 f78b 	uxtah	r7, r7, fp
 8008270:	0c1b      	lsrs	r3, r3, #16
 8008272:	eba7 0808 	sub.w	r8, r7, r8
 8008276:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800827a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800827e:	fa1f f888 	uxth.w	r8, r8
 8008282:	141f      	asrs	r7, r3, #16
 8008284:	454d      	cmp	r5, r9
 8008286:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800828a:	f84a 3b04 	str.w	r3, [sl], #4
 800828e:	d8e7      	bhi.n	8008260 <__mdiff+0x7c>
 8008290:	1b2b      	subs	r3, r5, r4
 8008292:	3b15      	subs	r3, #21
 8008294:	f023 0303 	bic.w	r3, r3, #3
 8008298:	3304      	adds	r3, #4
 800829a:	3415      	adds	r4, #21
 800829c:	42a5      	cmp	r5, r4
 800829e:	bf38      	it	cc
 80082a0:	2304      	movcc	r3, #4
 80082a2:	4419      	add	r1, r3
 80082a4:	4473      	add	r3, lr
 80082a6:	469e      	mov	lr, r3
 80082a8:	460d      	mov	r5, r1
 80082aa:	4565      	cmp	r5, ip
 80082ac:	d30e      	bcc.n	80082cc <__mdiff+0xe8>
 80082ae:	f10c 0203 	add.w	r2, ip, #3
 80082b2:	1a52      	subs	r2, r2, r1
 80082b4:	f022 0203 	bic.w	r2, r2, #3
 80082b8:	3903      	subs	r1, #3
 80082ba:	458c      	cmp	ip, r1
 80082bc:	bf38      	it	cc
 80082be:	2200      	movcc	r2, #0
 80082c0:	441a      	add	r2, r3
 80082c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80082c6:	b17b      	cbz	r3, 80082e8 <__mdiff+0x104>
 80082c8:	6106      	str	r6, [r0, #16]
 80082ca:	e7a5      	b.n	8008218 <__mdiff+0x34>
 80082cc:	f855 8b04 	ldr.w	r8, [r5], #4
 80082d0:	fa17 f488 	uxtah	r4, r7, r8
 80082d4:	1422      	asrs	r2, r4, #16
 80082d6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80082da:	b2a4      	uxth	r4, r4
 80082dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80082e0:	f84e 4b04 	str.w	r4, [lr], #4
 80082e4:	1417      	asrs	r7, r2, #16
 80082e6:	e7e0      	b.n	80082aa <__mdiff+0xc6>
 80082e8:	3e01      	subs	r6, #1
 80082ea:	e7ea      	b.n	80082c2 <__mdiff+0xde>
 80082ec:	080093eb 	.word	0x080093eb
 80082f0:	080093fc 	.word	0x080093fc

080082f4 <__d2b>:
 80082f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082f8:	4689      	mov	r9, r1
 80082fa:	2101      	movs	r1, #1
 80082fc:	ec57 6b10 	vmov	r6, r7, d0
 8008300:	4690      	mov	r8, r2
 8008302:	f7ff fcd5 	bl	8007cb0 <_Balloc>
 8008306:	4604      	mov	r4, r0
 8008308:	b930      	cbnz	r0, 8008318 <__d2b+0x24>
 800830a:	4602      	mov	r2, r0
 800830c:	4b25      	ldr	r3, [pc, #148]	; (80083a4 <__d2b+0xb0>)
 800830e:	4826      	ldr	r0, [pc, #152]	; (80083a8 <__d2b+0xb4>)
 8008310:	f240 310a 	movw	r1, #778	; 0x30a
 8008314:	f000 f9b4 	bl	8008680 <__assert_func>
 8008318:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800831c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008320:	bb35      	cbnz	r5, 8008370 <__d2b+0x7c>
 8008322:	2e00      	cmp	r6, #0
 8008324:	9301      	str	r3, [sp, #4]
 8008326:	d028      	beq.n	800837a <__d2b+0x86>
 8008328:	4668      	mov	r0, sp
 800832a:	9600      	str	r6, [sp, #0]
 800832c:	f7ff fd8c 	bl	8007e48 <__lo0bits>
 8008330:	9900      	ldr	r1, [sp, #0]
 8008332:	b300      	cbz	r0, 8008376 <__d2b+0x82>
 8008334:	9a01      	ldr	r2, [sp, #4]
 8008336:	f1c0 0320 	rsb	r3, r0, #32
 800833a:	fa02 f303 	lsl.w	r3, r2, r3
 800833e:	430b      	orrs	r3, r1
 8008340:	40c2      	lsrs	r2, r0
 8008342:	6163      	str	r3, [r4, #20]
 8008344:	9201      	str	r2, [sp, #4]
 8008346:	9b01      	ldr	r3, [sp, #4]
 8008348:	61a3      	str	r3, [r4, #24]
 800834a:	2b00      	cmp	r3, #0
 800834c:	bf14      	ite	ne
 800834e:	2202      	movne	r2, #2
 8008350:	2201      	moveq	r2, #1
 8008352:	6122      	str	r2, [r4, #16]
 8008354:	b1d5      	cbz	r5, 800838c <__d2b+0x98>
 8008356:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800835a:	4405      	add	r5, r0
 800835c:	f8c9 5000 	str.w	r5, [r9]
 8008360:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008364:	f8c8 0000 	str.w	r0, [r8]
 8008368:	4620      	mov	r0, r4
 800836a:	b003      	add	sp, #12
 800836c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008370:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008374:	e7d5      	b.n	8008322 <__d2b+0x2e>
 8008376:	6161      	str	r1, [r4, #20]
 8008378:	e7e5      	b.n	8008346 <__d2b+0x52>
 800837a:	a801      	add	r0, sp, #4
 800837c:	f7ff fd64 	bl	8007e48 <__lo0bits>
 8008380:	9b01      	ldr	r3, [sp, #4]
 8008382:	6163      	str	r3, [r4, #20]
 8008384:	2201      	movs	r2, #1
 8008386:	6122      	str	r2, [r4, #16]
 8008388:	3020      	adds	r0, #32
 800838a:	e7e3      	b.n	8008354 <__d2b+0x60>
 800838c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008390:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008394:	f8c9 0000 	str.w	r0, [r9]
 8008398:	6918      	ldr	r0, [r3, #16]
 800839a:	f7ff fd35 	bl	8007e08 <__hi0bits>
 800839e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083a2:	e7df      	b.n	8008364 <__d2b+0x70>
 80083a4:	080093eb 	.word	0x080093eb
 80083a8:	080093fc 	.word	0x080093fc

080083ac <_calloc_r>:
 80083ac:	b513      	push	{r0, r1, r4, lr}
 80083ae:	434a      	muls	r2, r1
 80083b0:	4611      	mov	r1, r2
 80083b2:	9201      	str	r2, [sp, #4]
 80083b4:	f7fe f8fe 	bl	80065b4 <_malloc_r>
 80083b8:	4604      	mov	r4, r0
 80083ba:	b118      	cbz	r0, 80083c4 <_calloc_r+0x18>
 80083bc:	9a01      	ldr	r2, [sp, #4]
 80083be:	2100      	movs	r1, #0
 80083c0:	f7fe f8a0 	bl	8006504 <memset>
 80083c4:	4620      	mov	r0, r4
 80083c6:	b002      	add	sp, #8
 80083c8:	bd10      	pop	{r4, pc}

080083ca <__ssputs_r>:
 80083ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ce:	688e      	ldr	r6, [r1, #8]
 80083d0:	429e      	cmp	r6, r3
 80083d2:	4682      	mov	sl, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	4690      	mov	r8, r2
 80083d8:	461f      	mov	r7, r3
 80083da:	d838      	bhi.n	800844e <__ssputs_r+0x84>
 80083dc:	898a      	ldrh	r2, [r1, #12]
 80083de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80083e2:	d032      	beq.n	800844a <__ssputs_r+0x80>
 80083e4:	6825      	ldr	r5, [r4, #0]
 80083e6:	6909      	ldr	r1, [r1, #16]
 80083e8:	eba5 0901 	sub.w	r9, r5, r1
 80083ec:	6965      	ldr	r5, [r4, #20]
 80083ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083f6:	3301      	adds	r3, #1
 80083f8:	444b      	add	r3, r9
 80083fa:	106d      	asrs	r5, r5, #1
 80083fc:	429d      	cmp	r5, r3
 80083fe:	bf38      	it	cc
 8008400:	461d      	movcc	r5, r3
 8008402:	0553      	lsls	r3, r2, #21
 8008404:	d531      	bpl.n	800846a <__ssputs_r+0xa0>
 8008406:	4629      	mov	r1, r5
 8008408:	f7fe f8d4 	bl	80065b4 <_malloc_r>
 800840c:	4606      	mov	r6, r0
 800840e:	b950      	cbnz	r0, 8008426 <__ssputs_r+0x5c>
 8008410:	230c      	movs	r3, #12
 8008412:	f8ca 3000 	str.w	r3, [sl]
 8008416:	89a3      	ldrh	r3, [r4, #12]
 8008418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800841c:	81a3      	strh	r3, [r4, #12]
 800841e:	f04f 30ff 	mov.w	r0, #4294967295
 8008422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008426:	6921      	ldr	r1, [r4, #16]
 8008428:	464a      	mov	r2, r9
 800842a:	f7fe f85d 	bl	80064e8 <memcpy>
 800842e:	89a3      	ldrh	r3, [r4, #12]
 8008430:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008438:	81a3      	strh	r3, [r4, #12]
 800843a:	6126      	str	r6, [r4, #16]
 800843c:	6165      	str	r5, [r4, #20]
 800843e:	444e      	add	r6, r9
 8008440:	eba5 0509 	sub.w	r5, r5, r9
 8008444:	6026      	str	r6, [r4, #0]
 8008446:	60a5      	str	r5, [r4, #8]
 8008448:	463e      	mov	r6, r7
 800844a:	42be      	cmp	r6, r7
 800844c:	d900      	bls.n	8008450 <__ssputs_r+0x86>
 800844e:	463e      	mov	r6, r7
 8008450:	4632      	mov	r2, r6
 8008452:	6820      	ldr	r0, [r4, #0]
 8008454:	4641      	mov	r1, r8
 8008456:	f000 f958 	bl	800870a <memmove>
 800845a:	68a3      	ldr	r3, [r4, #8]
 800845c:	6822      	ldr	r2, [r4, #0]
 800845e:	1b9b      	subs	r3, r3, r6
 8008460:	4432      	add	r2, r6
 8008462:	60a3      	str	r3, [r4, #8]
 8008464:	6022      	str	r2, [r4, #0]
 8008466:	2000      	movs	r0, #0
 8008468:	e7db      	b.n	8008422 <__ssputs_r+0x58>
 800846a:	462a      	mov	r2, r5
 800846c:	f000 f967 	bl	800873e <_realloc_r>
 8008470:	4606      	mov	r6, r0
 8008472:	2800      	cmp	r0, #0
 8008474:	d1e1      	bne.n	800843a <__ssputs_r+0x70>
 8008476:	6921      	ldr	r1, [r4, #16]
 8008478:	4650      	mov	r0, sl
 800847a:	f7fe f84b 	bl	8006514 <_free_r>
 800847e:	e7c7      	b.n	8008410 <__ssputs_r+0x46>

08008480 <_svfiprintf_r>:
 8008480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008484:	4698      	mov	r8, r3
 8008486:	898b      	ldrh	r3, [r1, #12]
 8008488:	061b      	lsls	r3, r3, #24
 800848a:	b09d      	sub	sp, #116	; 0x74
 800848c:	4607      	mov	r7, r0
 800848e:	460d      	mov	r5, r1
 8008490:	4614      	mov	r4, r2
 8008492:	d50e      	bpl.n	80084b2 <_svfiprintf_r+0x32>
 8008494:	690b      	ldr	r3, [r1, #16]
 8008496:	b963      	cbnz	r3, 80084b2 <_svfiprintf_r+0x32>
 8008498:	2140      	movs	r1, #64	; 0x40
 800849a:	f7fe f88b 	bl	80065b4 <_malloc_r>
 800849e:	6028      	str	r0, [r5, #0]
 80084a0:	6128      	str	r0, [r5, #16]
 80084a2:	b920      	cbnz	r0, 80084ae <_svfiprintf_r+0x2e>
 80084a4:	230c      	movs	r3, #12
 80084a6:	603b      	str	r3, [r7, #0]
 80084a8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ac:	e0d1      	b.n	8008652 <_svfiprintf_r+0x1d2>
 80084ae:	2340      	movs	r3, #64	; 0x40
 80084b0:	616b      	str	r3, [r5, #20]
 80084b2:	2300      	movs	r3, #0
 80084b4:	9309      	str	r3, [sp, #36]	; 0x24
 80084b6:	2320      	movs	r3, #32
 80084b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80084c0:	2330      	movs	r3, #48	; 0x30
 80084c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800866c <_svfiprintf_r+0x1ec>
 80084c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084ca:	f04f 0901 	mov.w	r9, #1
 80084ce:	4623      	mov	r3, r4
 80084d0:	469a      	mov	sl, r3
 80084d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084d6:	b10a      	cbz	r2, 80084dc <_svfiprintf_r+0x5c>
 80084d8:	2a25      	cmp	r2, #37	; 0x25
 80084da:	d1f9      	bne.n	80084d0 <_svfiprintf_r+0x50>
 80084dc:	ebba 0b04 	subs.w	fp, sl, r4
 80084e0:	d00b      	beq.n	80084fa <_svfiprintf_r+0x7a>
 80084e2:	465b      	mov	r3, fp
 80084e4:	4622      	mov	r2, r4
 80084e6:	4629      	mov	r1, r5
 80084e8:	4638      	mov	r0, r7
 80084ea:	f7ff ff6e 	bl	80083ca <__ssputs_r>
 80084ee:	3001      	adds	r0, #1
 80084f0:	f000 80aa 	beq.w	8008648 <_svfiprintf_r+0x1c8>
 80084f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f6:	445a      	add	r2, fp
 80084f8:	9209      	str	r2, [sp, #36]	; 0x24
 80084fa:	f89a 3000 	ldrb.w	r3, [sl]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	f000 80a2 	beq.w	8008648 <_svfiprintf_r+0x1c8>
 8008504:	2300      	movs	r3, #0
 8008506:	f04f 32ff 	mov.w	r2, #4294967295
 800850a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800850e:	f10a 0a01 	add.w	sl, sl, #1
 8008512:	9304      	str	r3, [sp, #16]
 8008514:	9307      	str	r3, [sp, #28]
 8008516:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800851a:	931a      	str	r3, [sp, #104]	; 0x68
 800851c:	4654      	mov	r4, sl
 800851e:	2205      	movs	r2, #5
 8008520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008524:	4851      	ldr	r0, [pc, #324]	; (800866c <_svfiprintf_r+0x1ec>)
 8008526:	f7f7 fe33 	bl	8000190 <memchr>
 800852a:	9a04      	ldr	r2, [sp, #16]
 800852c:	b9d8      	cbnz	r0, 8008566 <_svfiprintf_r+0xe6>
 800852e:	06d0      	lsls	r0, r2, #27
 8008530:	bf44      	itt	mi
 8008532:	2320      	movmi	r3, #32
 8008534:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008538:	0711      	lsls	r1, r2, #28
 800853a:	bf44      	itt	mi
 800853c:	232b      	movmi	r3, #43	; 0x2b
 800853e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008542:	f89a 3000 	ldrb.w	r3, [sl]
 8008546:	2b2a      	cmp	r3, #42	; 0x2a
 8008548:	d015      	beq.n	8008576 <_svfiprintf_r+0xf6>
 800854a:	9a07      	ldr	r2, [sp, #28]
 800854c:	4654      	mov	r4, sl
 800854e:	2000      	movs	r0, #0
 8008550:	f04f 0c0a 	mov.w	ip, #10
 8008554:	4621      	mov	r1, r4
 8008556:	f811 3b01 	ldrb.w	r3, [r1], #1
 800855a:	3b30      	subs	r3, #48	; 0x30
 800855c:	2b09      	cmp	r3, #9
 800855e:	d94e      	bls.n	80085fe <_svfiprintf_r+0x17e>
 8008560:	b1b0      	cbz	r0, 8008590 <_svfiprintf_r+0x110>
 8008562:	9207      	str	r2, [sp, #28]
 8008564:	e014      	b.n	8008590 <_svfiprintf_r+0x110>
 8008566:	eba0 0308 	sub.w	r3, r0, r8
 800856a:	fa09 f303 	lsl.w	r3, r9, r3
 800856e:	4313      	orrs	r3, r2
 8008570:	9304      	str	r3, [sp, #16]
 8008572:	46a2      	mov	sl, r4
 8008574:	e7d2      	b.n	800851c <_svfiprintf_r+0x9c>
 8008576:	9b03      	ldr	r3, [sp, #12]
 8008578:	1d19      	adds	r1, r3, #4
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	9103      	str	r1, [sp, #12]
 800857e:	2b00      	cmp	r3, #0
 8008580:	bfbb      	ittet	lt
 8008582:	425b      	neglt	r3, r3
 8008584:	f042 0202 	orrlt.w	r2, r2, #2
 8008588:	9307      	strge	r3, [sp, #28]
 800858a:	9307      	strlt	r3, [sp, #28]
 800858c:	bfb8      	it	lt
 800858e:	9204      	strlt	r2, [sp, #16]
 8008590:	7823      	ldrb	r3, [r4, #0]
 8008592:	2b2e      	cmp	r3, #46	; 0x2e
 8008594:	d10c      	bne.n	80085b0 <_svfiprintf_r+0x130>
 8008596:	7863      	ldrb	r3, [r4, #1]
 8008598:	2b2a      	cmp	r3, #42	; 0x2a
 800859a:	d135      	bne.n	8008608 <_svfiprintf_r+0x188>
 800859c:	9b03      	ldr	r3, [sp, #12]
 800859e:	1d1a      	adds	r2, r3, #4
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	9203      	str	r2, [sp, #12]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	bfb8      	it	lt
 80085a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80085ac:	3402      	adds	r4, #2
 80085ae:	9305      	str	r3, [sp, #20]
 80085b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800867c <_svfiprintf_r+0x1fc>
 80085b4:	7821      	ldrb	r1, [r4, #0]
 80085b6:	2203      	movs	r2, #3
 80085b8:	4650      	mov	r0, sl
 80085ba:	f7f7 fde9 	bl	8000190 <memchr>
 80085be:	b140      	cbz	r0, 80085d2 <_svfiprintf_r+0x152>
 80085c0:	2340      	movs	r3, #64	; 0x40
 80085c2:	eba0 000a 	sub.w	r0, r0, sl
 80085c6:	fa03 f000 	lsl.w	r0, r3, r0
 80085ca:	9b04      	ldr	r3, [sp, #16]
 80085cc:	4303      	orrs	r3, r0
 80085ce:	3401      	adds	r4, #1
 80085d0:	9304      	str	r3, [sp, #16]
 80085d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d6:	4826      	ldr	r0, [pc, #152]	; (8008670 <_svfiprintf_r+0x1f0>)
 80085d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085dc:	2206      	movs	r2, #6
 80085de:	f7f7 fdd7 	bl	8000190 <memchr>
 80085e2:	2800      	cmp	r0, #0
 80085e4:	d038      	beq.n	8008658 <_svfiprintf_r+0x1d8>
 80085e6:	4b23      	ldr	r3, [pc, #140]	; (8008674 <_svfiprintf_r+0x1f4>)
 80085e8:	bb1b      	cbnz	r3, 8008632 <_svfiprintf_r+0x1b2>
 80085ea:	9b03      	ldr	r3, [sp, #12]
 80085ec:	3307      	adds	r3, #7
 80085ee:	f023 0307 	bic.w	r3, r3, #7
 80085f2:	3308      	adds	r3, #8
 80085f4:	9303      	str	r3, [sp, #12]
 80085f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f8:	4433      	add	r3, r6
 80085fa:	9309      	str	r3, [sp, #36]	; 0x24
 80085fc:	e767      	b.n	80084ce <_svfiprintf_r+0x4e>
 80085fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008602:	460c      	mov	r4, r1
 8008604:	2001      	movs	r0, #1
 8008606:	e7a5      	b.n	8008554 <_svfiprintf_r+0xd4>
 8008608:	2300      	movs	r3, #0
 800860a:	3401      	adds	r4, #1
 800860c:	9305      	str	r3, [sp, #20]
 800860e:	4619      	mov	r1, r3
 8008610:	f04f 0c0a 	mov.w	ip, #10
 8008614:	4620      	mov	r0, r4
 8008616:	f810 2b01 	ldrb.w	r2, [r0], #1
 800861a:	3a30      	subs	r2, #48	; 0x30
 800861c:	2a09      	cmp	r2, #9
 800861e:	d903      	bls.n	8008628 <_svfiprintf_r+0x1a8>
 8008620:	2b00      	cmp	r3, #0
 8008622:	d0c5      	beq.n	80085b0 <_svfiprintf_r+0x130>
 8008624:	9105      	str	r1, [sp, #20]
 8008626:	e7c3      	b.n	80085b0 <_svfiprintf_r+0x130>
 8008628:	fb0c 2101 	mla	r1, ip, r1, r2
 800862c:	4604      	mov	r4, r0
 800862e:	2301      	movs	r3, #1
 8008630:	e7f0      	b.n	8008614 <_svfiprintf_r+0x194>
 8008632:	ab03      	add	r3, sp, #12
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	462a      	mov	r2, r5
 8008638:	4b0f      	ldr	r3, [pc, #60]	; (8008678 <_svfiprintf_r+0x1f8>)
 800863a:	a904      	add	r1, sp, #16
 800863c:	4638      	mov	r0, r7
 800863e:	f7fe f8b3 	bl	80067a8 <_printf_float>
 8008642:	1c42      	adds	r2, r0, #1
 8008644:	4606      	mov	r6, r0
 8008646:	d1d6      	bne.n	80085f6 <_svfiprintf_r+0x176>
 8008648:	89ab      	ldrh	r3, [r5, #12]
 800864a:	065b      	lsls	r3, r3, #25
 800864c:	f53f af2c 	bmi.w	80084a8 <_svfiprintf_r+0x28>
 8008650:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008652:	b01d      	add	sp, #116	; 0x74
 8008654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008658:	ab03      	add	r3, sp, #12
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	462a      	mov	r2, r5
 800865e:	4b06      	ldr	r3, [pc, #24]	; (8008678 <_svfiprintf_r+0x1f8>)
 8008660:	a904      	add	r1, sp, #16
 8008662:	4638      	mov	r0, r7
 8008664:	f7fe fb44 	bl	8006cf0 <_printf_i>
 8008668:	e7eb      	b.n	8008642 <_svfiprintf_r+0x1c2>
 800866a:	bf00      	nop
 800866c:	0800955c 	.word	0x0800955c
 8008670:	08009566 	.word	0x08009566
 8008674:	080067a9 	.word	0x080067a9
 8008678:	080083cb 	.word	0x080083cb
 800867c:	08009562 	.word	0x08009562

08008680 <__assert_func>:
 8008680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008682:	4614      	mov	r4, r2
 8008684:	461a      	mov	r2, r3
 8008686:	4b09      	ldr	r3, [pc, #36]	; (80086ac <__assert_func+0x2c>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4605      	mov	r5, r0
 800868c:	68d8      	ldr	r0, [r3, #12]
 800868e:	b14c      	cbz	r4, 80086a4 <__assert_func+0x24>
 8008690:	4b07      	ldr	r3, [pc, #28]	; (80086b0 <__assert_func+0x30>)
 8008692:	9100      	str	r1, [sp, #0]
 8008694:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008698:	4906      	ldr	r1, [pc, #24]	; (80086b4 <__assert_func+0x34>)
 800869a:	462b      	mov	r3, r5
 800869c:	f000 f80e 	bl	80086bc <fiprintf>
 80086a0:	f000 fa9a 	bl	8008bd8 <abort>
 80086a4:	4b04      	ldr	r3, [pc, #16]	; (80086b8 <__assert_func+0x38>)
 80086a6:	461c      	mov	r4, r3
 80086a8:	e7f3      	b.n	8008692 <__assert_func+0x12>
 80086aa:	bf00      	nop
 80086ac:	20000010 	.word	0x20000010
 80086b0:	0800956d 	.word	0x0800956d
 80086b4:	0800957a 	.word	0x0800957a
 80086b8:	080095a8 	.word	0x080095a8

080086bc <fiprintf>:
 80086bc:	b40e      	push	{r1, r2, r3}
 80086be:	b503      	push	{r0, r1, lr}
 80086c0:	4601      	mov	r1, r0
 80086c2:	ab03      	add	r3, sp, #12
 80086c4:	4805      	ldr	r0, [pc, #20]	; (80086dc <fiprintf+0x20>)
 80086c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ca:	6800      	ldr	r0, [r0, #0]
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	f000 f885 	bl	80087dc <_vfiprintf_r>
 80086d2:	b002      	add	sp, #8
 80086d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80086d8:	b003      	add	sp, #12
 80086da:	4770      	bx	lr
 80086dc:	20000010 	.word	0x20000010

080086e0 <__retarget_lock_init_recursive>:
 80086e0:	4770      	bx	lr

080086e2 <__retarget_lock_acquire_recursive>:
 80086e2:	4770      	bx	lr

080086e4 <__retarget_lock_release_recursive>:
 80086e4:	4770      	bx	lr

080086e6 <__ascii_mbtowc>:
 80086e6:	b082      	sub	sp, #8
 80086e8:	b901      	cbnz	r1, 80086ec <__ascii_mbtowc+0x6>
 80086ea:	a901      	add	r1, sp, #4
 80086ec:	b142      	cbz	r2, 8008700 <__ascii_mbtowc+0x1a>
 80086ee:	b14b      	cbz	r3, 8008704 <__ascii_mbtowc+0x1e>
 80086f0:	7813      	ldrb	r3, [r2, #0]
 80086f2:	600b      	str	r3, [r1, #0]
 80086f4:	7812      	ldrb	r2, [r2, #0]
 80086f6:	1e10      	subs	r0, r2, #0
 80086f8:	bf18      	it	ne
 80086fa:	2001      	movne	r0, #1
 80086fc:	b002      	add	sp, #8
 80086fe:	4770      	bx	lr
 8008700:	4610      	mov	r0, r2
 8008702:	e7fb      	b.n	80086fc <__ascii_mbtowc+0x16>
 8008704:	f06f 0001 	mvn.w	r0, #1
 8008708:	e7f8      	b.n	80086fc <__ascii_mbtowc+0x16>

0800870a <memmove>:
 800870a:	4288      	cmp	r0, r1
 800870c:	b510      	push	{r4, lr}
 800870e:	eb01 0402 	add.w	r4, r1, r2
 8008712:	d902      	bls.n	800871a <memmove+0x10>
 8008714:	4284      	cmp	r4, r0
 8008716:	4623      	mov	r3, r4
 8008718:	d807      	bhi.n	800872a <memmove+0x20>
 800871a:	1e43      	subs	r3, r0, #1
 800871c:	42a1      	cmp	r1, r4
 800871e:	d008      	beq.n	8008732 <memmove+0x28>
 8008720:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008724:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008728:	e7f8      	b.n	800871c <memmove+0x12>
 800872a:	4402      	add	r2, r0
 800872c:	4601      	mov	r1, r0
 800872e:	428a      	cmp	r2, r1
 8008730:	d100      	bne.n	8008734 <memmove+0x2a>
 8008732:	bd10      	pop	{r4, pc}
 8008734:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008738:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800873c:	e7f7      	b.n	800872e <memmove+0x24>

0800873e <_realloc_r>:
 800873e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008740:	4607      	mov	r7, r0
 8008742:	4614      	mov	r4, r2
 8008744:	460e      	mov	r6, r1
 8008746:	b921      	cbnz	r1, 8008752 <_realloc_r+0x14>
 8008748:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800874c:	4611      	mov	r1, r2
 800874e:	f7fd bf31 	b.w	80065b4 <_malloc_r>
 8008752:	b922      	cbnz	r2, 800875e <_realloc_r+0x20>
 8008754:	f7fd fede 	bl	8006514 <_free_r>
 8008758:	4625      	mov	r5, r4
 800875a:	4628      	mov	r0, r5
 800875c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800875e:	f000 fc5f 	bl	8009020 <_malloc_usable_size_r>
 8008762:	42a0      	cmp	r0, r4
 8008764:	d20f      	bcs.n	8008786 <_realloc_r+0x48>
 8008766:	4621      	mov	r1, r4
 8008768:	4638      	mov	r0, r7
 800876a:	f7fd ff23 	bl	80065b4 <_malloc_r>
 800876e:	4605      	mov	r5, r0
 8008770:	2800      	cmp	r0, #0
 8008772:	d0f2      	beq.n	800875a <_realloc_r+0x1c>
 8008774:	4631      	mov	r1, r6
 8008776:	4622      	mov	r2, r4
 8008778:	f7fd feb6 	bl	80064e8 <memcpy>
 800877c:	4631      	mov	r1, r6
 800877e:	4638      	mov	r0, r7
 8008780:	f7fd fec8 	bl	8006514 <_free_r>
 8008784:	e7e9      	b.n	800875a <_realloc_r+0x1c>
 8008786:	4635      	mov	r5, r6
 8008788:	e7e7      	b.n	800875a <_realloc_r+0x1c>

0800878a <__sfputc_r>:
 800878a:	6893      	ldr	r3, [r2, #8]
 800878c:	3b01      	subs	r3, #1
 800878e:	2b00      	cmp	r3, #0
 8008790:	b410      	push	{r4}
 8008792:	6093      	str	r3, [r2, #8]
 8008794:	da08      	bge.n	80087a8 <__sfputc_r+0x1e>
 8008796:	6994      	ldr	r4, [r2, #24]
 8008798:	42a3      	cmp	r3, r4
 800879a:	db01      	blt.n	80087a0 <__sfputc_r+0x16>
 800879c:	290a      	cmp	r1, #10
 800879e:	d103      	bne.n	80087a8 <__sfputc_r+0x1e>
 80087a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a4:	f000 b94a 	b.w	8008a3c <__swbuf_r>
 80087a8:	6813      	ldr	r3, [r2, #0]
 80087aa:	1c58      	adds	r0, r3, #1
 80087ac:	6010      	str	r0, [r2, #0]
 80087ae:	7019      	strb	r1, [r3, #0]
 80087b0:	4608      	mov	r0, r1
 80087b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <__sfputs_r>:
 80087b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ba:	4606      	mov	r6, r0
 80087bc:	460f      	mov	r7, r1
 80087be:	4614      	mov	r4, r2
 80087c0:	18d5      	adds	r5, r2, r3
 80087c2:	42ac      	cmp	r4, r5
 80087c4:	d101      	bne.n	80087ca <__sfputs_r+0x12>
 80087c6:	2000      	movs	r0, #0
 80087c8:	e007      	b.n	80087da <__sfputs_r+0x22>
 80087ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ce:	463a      	mov	r2, r7
 80087d0:	4630      	mov	r0, r6
 80087d2:	f7ff ffda 	bl	800878a <__sfputc_r>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	d1f3      	bne.n	80087c2 <__sfputs_r+0xa>
 80087da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087dc <_vfiprintf_r>:
 80087dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e0:	460d      	mov	r5, r1
 80087e2:	b09d      	sub	sp, #116	; 0x74
 80087e4:	4614      	mov	r4, r2
 80087e6:	4698      	mov	r8, r3
 80087e8:	4606      	mov	r6, r0
 80087ea:	b118      	cbz	r0, 80087f4 <_vfiprintf_r+0x18>
 80087ec:	6983      	ldr	r3, [r0, #24]
 80087ee:	b90b      	cbnz	r3, 80087f4 <_vfiprintf_r+0x18>
 80087f0:	f000 fb14 	bl	8008e1c <__sinit>
 80087f4:	4b89      	ldr	r3, [pc, #548]	; (8008a1c <_vfiprintf_r+0x240>)
 80087f6:	429d      	cmp	r5, r3
 80087f8:	d11b      	bne.n	8008832 <_vfiprintf_r+0x56>
 80087fa:	6875      	ldr	r5, [r6, #4]
 80087fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087fe:	07d9      	lsls	r1, r3, #31
 8008800:	d405      	bmi.n	800880e <_vfiprintf_r+0x32>
 8008802:	89ab      	ldrh	r3, [r5, #12]
 8008804:	059a      	lsls	r2, r3, #22
 8008806:	d402      	bmi.n	800880e <_vfiprintf_r+0x32>
 8008808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800880a:	f7ff ff6a 	bl	80086e2 <__retarget_lock_acquire_recursive>
 800880e:	89ab      	ldrh	r3, [r5, #12]
 8008810:	071b      	lsls	r3, r3, #28
 8008812:	d501      	bpl.n	8008818 <_vfiprintf_r+0x3c>
 8008814:	692b      	ldr	r3, [r5, #16]
 8008816:	b9eb      	cbnz	r3, 8008854 <_vfiprintf_r+0x78>
 8008818:	4629      	mov	r1, r5
 800881a:	4630      	mov	r0, r6
 800881c:	f000 f96e 	bl	8008afc <__swsetup_r>
 8008820:	b1c0      	cbz	r0, 8008854 <_vfiprintf_r+0x78>
 8008822:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008824:	07dc      	lsls	r4, r3, #31
 8008826:	d50e      	bpl.n	8008846 <_vfiprintf_r+0x6a>
 8008828:	f04f 30ff 	mov.w	r0, #4294967295
 800882c:	b01d      	add	sp, #116	; 0x74
 800882e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008832:	4b7b      	ldr	r3, [pc, #492]	; (8008a20 <_vfiprintf_r+0x244>)
 8008834:	429d      	cmp	r5, r3
 8008836:	d101      	bne.n	800883c <_vfiprintf_r+0x60>
 8008838:	68b5      	ldr	r5, [r6, #8]
 800883a:	e7df      	b.n	80087fc <_vfiprintf_r+0x20>
 800883c:	4b79      	ldr	r3, [pc, #484]	; (8008a24 <_vfiprintf_r+0x248>)
 800883e:	429d      	cmp	r5, r3
 8008840:	bf08      	it	eq
 8008842:	68f5      	ldreq	r5, [r6, #12]
 8008844:	e7da      	b.n	80087fc <_vfiprintf_r+0x20>
 8008846:	89ab      	ldrh	r3, [r5, #12]
 8008848:	0598      	lsls	r0, r3, #22
 800884a:	d4ed      	bmi.n	8008828 <_vfiprintf_r+0x4c>
 800884c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800884e:	f7ff ff49 	bl	80086e4 <__retarget_lock_release_recursive>
 8008852:	e7e9      	b.n	8008828 <_vfiprintf_r+0x4c>
 8008854:	2300      	movs	r3, #0
 8008856:	9309      	str	r3, [sp, #36]	; 0x24
 8008858:	2320      	movs	r3, #32
 800885a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800885e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008862:	2330      	movs	r3, #48	; 0x30
 8008864:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008a28 <_vfiprintf_r+0x24c>
 8008868:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800886c:	f04f 0901 	mov.w	r9, #1
 8008870:	4623      	mov	r3, r4
 8008872:	469a      	mov	sl, r3
 8008874:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008878:	b10a      	cbz	r2, 800887e <_vfiprintf_r+0xa2>
 800887a:	2a25      	cmp	r2, #37	; 0x25
 800887c:	d1f9      	bne.n	8008872 <_vfiprintf_r+0x96>
 800887e:	ebba 0b04 	subs.w	fp, sl, r4
 8008882:	d00b      	beq.n	800889c <_vfiprintf_r+0xc0>
 8008884:	465b      	mov	r3, fp
 8008886:	4622      	mov	r2, r4
 8008888:	4629      	mov	r1, r5
 800888a:	4630      	mov	r0, r6
 800888c:	f7ff ff94 	bl	80087b8 <__sfputs_r>
 8008890:	3001      	adds	r0, #1
 8008892:	f000 80aa 	beq.w	80089ea <_vfiprintf_r+0x20e>
 8008896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008898:	445a      	add	r2, fp
 800889a:	9209      	str	r2, [sp, #36]	; 0x24
 800889c:	f89a 3000 	ldrb.w	r3, [sl]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 80a2 	beq.w	80089ea <_vfiprintf_r+0x20e>
 80088a6:	2300      	movs	r3, #0
 80088a8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088b0:	f10a 0a01 	add.w	sl, sl, #1
 80088b4:	9304      	str	r3, [sp, #16]
 80088b6:	9307      	str	r3, [sp, #28]
 80088b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088bc:	931a      	str	r3, [sp, #104]	; 0x68
 80088be:	4654      	mov	r4, sl
 80088c0:	2205      	movs	r2, #5
 80088c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c6:	4858      	ldr	r0, [pc, #352]	; (8008a28 <_vfiprintf_r+0x24c>)
 80088c8:	f7f7 fc62 	bl	8000190 <memchr>
 80088cc:	9a04      	ldr	r2, [sp, #16]
 80088ce:	b9d8      	cbnz	r0, 8008908 <_vfiprintf_r+0x12c>
 80088d0:	06d1      	lsls	r1, r2, #27
 80088d2:	bf44      	itt	mi
 80088d4:	2320      	movmi	r3, #32
 80088d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088da:	0713      	lsls	r3, r2, #28
 80088dc:	bf44      	itt	mi
 80088de:	232b      	movmi	r3, #43	; 0x2b
 80088e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088e4:	f89a 3000 	ldrb.w	r3, [sl]
 80088e8:	2b2a      	cmp	r3, #42	; 0x2a
 80088ea:	d015      	beq.n	8008918 <_vfiprintf_r+0x13c>
 80088ec:	9a07      	ldr	r2, [sp, #28]
 80088ee:	4654      	mov	r4, sl
 80088f0:	2000      	movs	r0, #0
 80088f2:	f04f 0c0a 	mov.w	ip, #10
 80088f6:	4621      	mov	r1, r4
 80088f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088fc:	3b30      	subs	r3, #48	; 0x30
 80088fe:	2b09      	cmp	r3, #9
 8008900:	d94e      	bls.n	80089a0 <_vfiprintf_r+0x1c4>
 8008902:	b1b0      	cbz	r0, 8008932 <_vfiprintf_r+0x156>
 8008904:	9207      	str	r2, [sp, #28]
 8008906:	e014      	b.n	8008932 <_vfiprintf_r+0x156>
 8008908:	eba0 0308 	sub.w	r3, r0, r8
 800890c:	fa09 f303 	lsl.w	r3, r9, r3
 8008910:	4313      	orrs	r3, r2
 8008912:	9304      	str	r3, [sp, #16]
 8008914:	46a2      	mov	sl, r4
 8008916:	e7d2      	b.n	80088be <_vfiprintf_r+0xe2>
 8008918:	9b03      	ldr	r3, [sp, #12]
 800891a:	1d19      	adds	r1, r3, #4
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	9103      	str	r1, [sp, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	bfbb      	ittet	lt
 8008924:	425b      	neglt	r3, r3
 8008926:	f042 0202 	orrlt.w	r2, r2, #2
 800892a:	9307      	strge	r3, [sp, #28]
 800892c:	9307      	strlt	r3, [sp, #28]
 800892e:	bfb8      	it	lt
 8008930:	9204      	strlt	r2, [sp, #16]
 8008932:	7823      	ldrb	r3, [r4, #0]
 8008934:	2b2e      	cmp	r3, #46	; 0x2e
 8008936:	d10c      	bne.n	8008952 <_vfiprintf_r+0x176>
 8008938:	7863      	ldrb	r3, [r4, #1]
 800893a:	2b2a      	cmp	r3, #42	; 0x2a
 800893c:	d135      	bne.n	80089aa <_vfiprintf_r+0x1ce>
 800893e:	9b03      	ldr	r3, [sp, #12]
 8008940:	1d1a      	adds	r2, r3, #4
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	9203      	str	r2, [sp, #12]
 8008946:	2b00      	cmp	r3, #0
 8008948:	bfb8      	it	lt
 800894a:	f04f 33ff 	movlt.w	r3, #4294967295
 800894e:	3402      	adds	r4, #2
 8008950:	9305      	str	r3, [sp, #20]
 8008952:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008a38 <_vfiprintf_r+0x25c>
 8008956:	7821      	ldrb	r1, [r4, #0]
 8008958:	2203      	movs	r2, #3
 800895a:	4650      	mov	r0, sl
 800895c:	f7f7 fc18 	bl	8000190 <memchr>
 8008960:	b140      	cbz	r0, 8008974 <_vfiprintf_r+0x198>
 8008962:	2340      	movs	r3, #64	; 0x40
 8008964:	eba0 000a 	sub.w	r0, r0, sl
 8008968:	fa03 f000 	lsl.w	r0, r3, r0
 800896c:	9b04      	ldr	r3, [sp, #16]
 800896e:	4303      	orrs	r3, r0
 8008970:	3401      	adds	r4, #1
 8008972:	9304      	str	r3, [sp, #16]
 8008974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008978:	482c      	ldr	r0, [pc, #176]	; (8008a2c <_vfiprintf_r+0x250>)
 800897a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800897e:	2206      	movs	r2, #6
 8008980:	f7f7 fc06 	bl	8000190 <memchr>
 8008984:	2800      	cmp	r0, #0
 8008986:	d03f      	beq.n	8008a08 <_vfiprintf_r+0x22c>
 8008988:	4b29      	ldr	r3, [pc, #164]	; (8008a30 <_vfiprintf_r+0x254>)
 800898a:	bb1b      	cbnz	r3, 80089d4 <_vfiprintf_r+0x1f8>
 800898c:	9b03      	ldr	r3, [sp, #12]
 800898e:	3307      	adds	r3, #7
 8008990:	f023 0307 	bic.w	r3, r3, #7
 8008994:	3308      	adds	r3, #8
 8008996:	9303      	str	r3, [sp, #12]
 8008998:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800899a:	443b      	add	r3, r7
 800899c:	9309      	str	r3, [sp, #36]	; 0x24
 800899e:	e767      	b.n	8008870 <_vfiprintf_r+0x94>
 80089a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80089a4:	460c      	mov	r4, r1
 80089a6:	2001      	movs	r0, #1
 80089a8:	e7a5      	b.n	80088f6 <_vfiprintf_r+0x11a>
 80089aa:	2300      	movs	r3, #0
 80089ac:	3401      	adds	r4, #1
 80089ae:	9305      	str	r3, [sp, #20]
 80089b0:	4619      	mov	r1, r3
 80089b2:	f04f 0c0a 	mov.w	ip, #10
 80089b6:	4620      	mov	r0, r4
 80089b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089bc:	3a30      	subs	r2, #48	; 0x30
 80089be:	2a09      	cmp	r2, #9
 80089c0:	d903      	bls.n	80089ca <_vfiprintf_r+0x1ee>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d0c5      	beq.n	8008952 <_vfiprintf_r+0x176>
 80089c6:	9105      	str	r1, [sp, #20]
 80089c8:	e7c3      	b.n	8008952 <_vfiprintf_r+0x176>
 80089ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80089ce:	4604      	mov	r4, r0
 80089d0:	2301      	movs	r3, #1
 80089d2:	e7f0      	b.n	80089b6 <_vfiprintf_r+0x1da>
 80089d4:	ab03      	add	r3, sp, #12
 80089d6:	9300      	str	r3, [sp, #0]
 80089d8:	462a      	mov	r2, r5
 80089da:	4b16      	ldr	r3, [pc, #88]	; (8008a34 <_vfiprintf_r+0x258>)
 80089dc:	a904      	add	r1, sp, #16
 80089de:	4630      	mov	r0, r6
 80089e0:	f7fd fee2 	bl	80067a8 <_printf_float>
 80089e4:	4607      	mov	r7, r0
 80089e6:	1c78      	adds	r0, r7, #1
 80089e8:	d1d6      	bne.n	8008998 <_vfiprintf_r+0x1bc>
 80089ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089ec:	07d9      	lsls	r1, r3, #31
 80089ee:	d405      	bmi.n	80089fc <_vfiprintf_r+0x220>
 80089f0:	89ab      	ldrh	r3, [r5, #12]
 80089f2:	059a      	lsls	r2, r3, #22
 80089f4:	d402      	bmi.n	80089fc <_vfiprintf_r+0x220>
 80089f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089f8:	f7ff fe74 	bl	80086e4 <__retarget_lock_release_recursive>
 80089fc:	89ab      	ldrh	r3, [r5, #12]
 80089fe:	065b      	lsls	r3, r3, #25
 8008a00:	f53f af12 	bmi.w	8008828 <_vfiprintf_r+0x4c>
 8008a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a06:	e711      	b.n	800882c <_vfiprintf_r+0x50>
 8008a08:	ab03      	add	r3, sp, #12
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	462a      	mov	r2, r5
 8008a0e:	4b09      	ldr	r3, [pc, #36]	; (8008a34 <_vfiprintf_r+0x258>)
 8008a10:	a904      	add	r1, sp, #16
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7fe f96c 	bl	8006cf0 <_printf_i>
 8008a18:	e7e4      	b.n	80089e4 <_vfiprintf_r+0x208>
 8008a1a:	bf00      	nop
 8008a1c:	080096d4 	.word	0x080096d4
 8008a20:	080096f4 	.word	0x080096f4
 8008a24:	080096b4 	.word	0x080096b4
 8008a28:	0800955c 	.word	0x0800955c
 8008a2c:	08009566 	.word	0x08009566
 8008a30:	080067a9 	.word	0x080067a9
 8008a34:	080087b9 	.word	0x080087b9
 8008a38:	08009562 	.word	0x08009562

08008a3c <__swbuf_r>:
 8008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3e:	460e      	mov	r6, r1
 8008a40:	4614      	mov	r4, r2
 8008a42:	4605      	mov	r5, r0
 8008a44:	b118      	cbz	r0, 8008a4e <__swbuf_r+0x12>
 8008a46:	6983      	ldr	r3, [r0, #24]
 8008a48:	b90b      	cbnz	r3, 8008a4e <__swbuf_r+0x12>
 8008a4a:	f000 f9e7 	bl	8008e1c <__sinit>
 8008a4e:	4b21      	ldr	r3, [pc, #132]	; (8008ad4 <__swbuf_r+0x98>)
 8008a50:	429c      	cmp	r4, r3
 8008a52:	d12b      	bne.n	8008aac <__swbuf_r+0x70>
 8008a54:	686c      	ldr	r4, [r5, #4]
 8008a56:	69a3      	ldr	r3, [r4, #24]
 8008a58:	60a3      	str	r3, [r4, #8]
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	071a      	lsls	r2, r3, #28
 8008a5e:	d52f      	bpl.n	8008ac0 <__swbuf_r+0x84>
 8008a60:	6923      	ldr	r3, [r4, #16]
 8008a62:	b36b      	cbz	r3, 8008ac0 <__swbuf_r+0x84>
 8008a64:	6923      	ldr	r3, [r4, #16]
 8008a66:	6820      	ldr	r0, [r4, #0]
 8008a68:	1ac0      	subs	r0, r0, r3
 8008a6a:	6963      	ldr	r3, [r4, #20]
 8008a6c:	b2f6      	uxtb	r6, r6
 8008a6e:	4283      	cmp	r3, r0
 8008a70:	4637      	mov	r7, r6
 8008a72:	dc04      	bgt.n	8008a7e <__swbuf_r+0x42>
 8008a74:	4621      	mov	r1, r4
 8008a76:	4628      	mov	r0, r5
 8008a78:	f000 f93c 	bl	8008cf4 <_fflush_r>
 8008a7c:	bb30      	cbnz	r0, 8008acc <__swbuf_r+0x90>
 8008a7e:	68a3      	ldr	r3, [r4, #8]
 8008a80:	3b01      	subs	r3, #1
 8008a82:	60a3      	str	r3, [r4, #8]
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	1c5a      	adds	r2, r3, #1
 8008a88:	6022      	str	r2, [r4, #0]
 8008a8a:	701e      	strb	r6, [r3, #0]
 8008a8c:	6963      	ldr	r3, [r4, #20]
 8008a8e:	3001      	adds	r0, #1
 8008a90:	4283      	cmp	r3, r0
 8008a92:	d004      	beq.n	8008a9e <__swbuf_r+0x62>
 8008a94:	89a3      	ldrh	r3, [r4, #12]
 8008a96:	07db      	lsls	r3, r3, #31
 8008a98:	d506      	bpl.n	8008aa8 <__swbuf_r+0x6c>
 8008a9a:	2e0a      	cmp	r6, #10
 8008a9c:	d104      	bne.n	8008aa8 <__swbuf_r+0x6c>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 f927 	bl	8008cf4 <_fflush_r>
 8008aa6:	b988      	cbnz	r0, 8008acc <__swbuf_r+0x90>
 8008aa8:	4638      	mov	r0, r7
 8008aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aac:	4b0a      	ldr	r3, [pc, #40]	; (8008ad8 <__swbuf_r+0x9c>)
 8008aae:	429c      	cmp	r4, r3
 8008ab0:	d101      	bne.n	8008ab6 <__swbuf_r+0x7a>
 8008ab2:	68ac      	ldr	r4, [r5, #8]
 8008ab4:	e7cf      	b.n	8008a56 <__swbuf_r+0x1a>
 8008ab6:	4b09      	ldr	r3, [pc, #36]	; (8008adc <__swbuf_r+0xa0>)
 8008ab8:	429c      	cmp	r4, r3
 8008aba:	bf08      	it	eq
 8008abc:	68ec      	ldreq	r4, [r5, #12]
 8008abe:	e7ca      	b.n	8008a56 <__swbuf_r+0x1a>
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4628      	mov	r0, r5
 8008ac4:	f000 f81a 	bl	8008afc <__swsetup_r>
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d0cb      	beq.n	8008a64 <__swbuf_r+0x28>
 8008acc:	f04f 37ff 	mov.w	r7, #4294967295
 8008ad0:	e7ea      	b.n	8008aa8 <__swbuf_r+0x6c>
 8008ad2:	bf00      	nop
 8008ad4:	080096d4 	.word	0x080096d4
 8008ad8:	080096f4 	.word	0x080096f4
 8008adc:	080096b4 	.word	0x080096b4

08008ae0 <__ascii_wctomb>:
 8008ae0:	b149      	cbz	r1, 8008af6 <__ascii_wctomb+0x16>
 8008ae2:	2aff      	cmp	r2, #255	; 0xff
 8008ae4:	bf85      	ittet	hi
 8008ae6:	238a      	movhi	r3, #138	; 0x8a
 8008ae8:	6003      	strhi	r3, [r0, #0]
 8008aea:	700a      	strbls	r2, [r1, #0]
 8008aec:	f04f 30ff 	movhi.w	r0, #4294967295
 8008af0:	bf98      	it	ls
 8008af2:	2001      	movls	r0, #1
 8008af4:	4770      	bx	lr
 8008af6:	4608      	mov	r0, r1
 8008af8:	4770      	bx	lr
	...

08008afc <__swsetup_r>:
 8008afc:	4b32      	ldr	r3, [pc, #200]	; (8008bc8 <__swsetup_r+0xcc>)
 8008afe:	b570      	push	{r4, r5, r6, lr}
 8008b00:	681d      	ldr	r5, [r3, #0]
 8008b02:	4606      	mov	r6, r0
 8008b04:	460c      	mov	r4, r1
 8008b06:	b125      	cbz	r5, 8008b12 <__swsetup_r+0x16>
 8008b08:	69ab      	ldr	r3, [r5, #24]
 8008b0a:	b913      	cbnz	r3, 8008b12 <__swsetup_r+0x16>
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	f000 f985 	bl	8008e1c <__sinit>
 8008b12:	4b2e      	ldr	r3, [pc, #184]	; (8008bcc <__swsetup_r+0xd0>)
 8008b14:	429c      	cmp	r4, r3
 8008b16:	d10f      	bne.n	8008b38 <__swsetup_r+0x3c>
 8008b18:	686c      	ldr	r4, [r5, #4]
 8008b1a:	89a3      	ldrh	r3, [r4, #12]
 8008b1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b20:	0719      	lsls	r1, r3, #28
 8008b22:	d42c      	bmi.n	8008b7e <__swsetup_r+0x82>
 8008b24:	06dd      	lsls	r5, r3, #27
 8008b26:	d411      	bmi.n	8008b4c <__swsetup_r+0x50>
 8008b28:	2309      	movs	r3, #9
 8008b2a:	6033      	str	r3, [r6, #0]
 8008b2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b30:	81a3      	strh	r3, [r4, #12]
 8008b32:	f04f 30ff 	mov.w	r0, #4294967295
 8008b36:	e03e      	b.n	8008bb6 <__swsetup_r+0xba>
 8008b38:	4b25      	ldr	r3, [pc, #148]	; (8008bd0 <__swsetup_r+0xd4>)
 8008b3a:	429c      	cmp	r4, r3
 8008b3c:	d101      	bne.n	8008b42 <__swsetup_r+0x46>
 8008b3e:	68ac      	ldr	r4, [r5, #8]
 8008b40:	e7eb      	b.n	8008b1a <__swsetup_r+0x1e>
 8008b42:	4b24      	ldr	r3, [pc, #144]	; (8008bd4 <__swsetup_r+0xd8>)
 8008b44:	429c      	cmp	r4, r3
 8008b46:	bf08      	it	eq
 8008b48:	68ec      	ldreq	r4, [r5, #12]
 8008b4a:	e7e6      	b.n	8008b1a <__swsetup_r+0x1e>
 8008b4c:	0758      	lsls	r0, r3, #29
 8008b4e:	d512      	bpl.n	8008b76 <__swsetup_r+0x7a>
 8008b50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b52:	b141      	cbz	r1, 8008b66 <__swsetup_r+0x6a>
 8008b54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b58:	4299      	cmp	r1, r3
 8008b5a:	d002      	beq.n	8008b62 <__swsetup_r+0x66>
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f7fd fcd9 	bl	8006514 <_free_r>
 8008b62:	2300      	movs	r3, #0
 8008b64:	6363      	str	r3, [r4, #52]	; 0x34
 8008b66:	89a3      	ldrh	r3, [r4, #12]
 8008b68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b6c:	81a3      	strh	r3, [r4, #12]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	6063      	str	r3, [r4, #4]
 8008b72:	6923      	ldr	r3, [r4, #16]
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	f043 0308 	orr.w	r3, r3, #8
 8008b7c:	81a3      	strh	r3, [r4, #12]
 8008b7e:	6923      	ldr	r3, [r4, #16]
 8008b80:	b94b      	cbnz	r3, 8008b96 <__swsetup_r+0x9a>
 8008b82:	89a3      	ldrh	r3, [r4, #12]
 8008b84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b8c:	d003      	beq.n	8008b96 <__swsetup_r+0x9a>
 8008b8e:	4621      	mov	r1, r4
 8008b90:	4630      	mov	r0, r6
 8008b92:	f000 fa05 	bl	8008fa0 <__smakebuf_r>
 8008b96:	89a0      	ldrh	r0, [r4, #12]
 8008b98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b9c:	f010 0301 	ands.w	r3, r0, #1
 8008ba0:	d00a      	beq.n	8008bb8 <__swsetup_r+0xbc>
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	60a3      	str	r3, [r4, #8]
 8008ba6:	6963      	ldr	r3, [r4, #20]
 8008ba8:	425b      	negs	r3, r3
 8008baa:	61a3      	str	r3, [r4, #24]
 8008bac:	6923      	ldr	r3, [r4, #16]
 8008bae:	b943      	cbnz	r3, 8008bc2 <__swsetup_r+0xc6>
 8008bb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008bb4:	d1ba      	bne.n	8008b2c <__swsetup_r+0x30>
 8008bb6:	bd70      	pop	{r4, r5, r6, pc}
 8008bb8:	0781      	lsls	r1, r0, #30
 8008bba:	bf58      	it	pl
 8008bbc:	6963      	ldrpl	r3, [r4, #20]
 8008bbe:	60a3      	str	r3, [r4, #8]
 8008bc0:	e7f4      	b.n	8008bac <__swsetup_r+0xb0>
 8008bc2:	2000      	movs	r0, #0
 8008bc4:	e7f7      	b.n	8008bb6 <__swsetup_r+0xba>
 8008bc6:	bf00      	nop
 8008bc8:	20000010 	.word	0x20000010
 8008bcc:	080096d4 	.word	0x080096d4
 8008bd0:	080096f4 	.word	0x080096f4
 8008bd4:	080096b4 	.word	0x080096b4

08008bd8 <abort>:
 8008bd8:	b508      	push	{r3, lr}
 8008bda:	2006      	movs	r0, #6
 8008bdc:	f000 fa50 	bl	8009080 <raise>
 8008be0:	2001      	movs	r0, #1
 8008be2:	f7f9 f88f 	bl	8001d04 <_exit>
	...

08008be8 <__sflush_r>:
 8008be8:	898a      	ldrh	r2, [r1, #12]
 8008bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bee:	4605      	mov	r5, r0
 8008bf0:	0710      	lsls	r0, r2, #28
 8008bf2:	460c      	mov	r4, r1
 8008bf4:	d458      	bmi.n	8008ca8 <__sflush_r+0xc0>
 8008bf6:	684b      	ldr	r3, [r1, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	dc05      	bgt.n	8008c08 <__sflush_r+0x20>
 8008bfc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	dc02      	bgt.n	8008c08 <__sflush_r+0x20>
 8008c02:	2000      	movs	r0, #0
 8008c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c0a:	2e00      	cmp	r6, #0
 8008c0c:	d0f9      	beq.n	8008c02 <__sflush_r+0x1a>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c14:	682f      	ldr	r7, [r5, #0]
 8008c16:	602b      	str	r3, [r5, #0]
 8008c18:	d032      	beq.n	8008c80 <__sflush_r+0x98>
 8008c1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c1c:	89a3      	ldrh	r3, [r4, #12]
 8008c1e:	075a      	lsls	r2, r3, #29
 8008c20:	d505      	bpl.n	8008c2e <__sflush_r+0x46>
 8008c22:	6863      	ldr	r3, [r4, #4]
 8008c24:	1ac0      	subs	r0, r0, r3
 8008c26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c28:	b10b      	cbz	r3, 8008c2e <__sflush_r+0x46>
 8008c2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c2c:	1ac0      	subs	r0, r0, r3
 8008c2e:	2300      	movs	r3, #0
 8008c30:	4602      	mov	r2, r0
 8008c32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c34:	6a21      	ldr	r1, [r4, #32]
 8008c36:	4628      	mov	r0, r5
 8008c38:	47b0      	blx	r6
 8008c3a:	1c43      	adds	r3, r0, #1
 8008c3c:	89a3      	ldrh	r3, [r4, #12]
 8008c3e:	d106      	bne.n	8008c4e <__sflush_r+0x66>
 8008c40:	6829      	ldr	r1, [r5, #0]
 8008c42:	291d      	cmp	r1, #29
 8008c44:	d82c      	bhi.n	8008ca0 <__sflush_r+0xb8>
 8008c46:	4a2a      	ldr	r2, [pc, #168]	; (8008cf0 <__sflush_r+0x108>)
 8008c48:	40ca      	lsrs	r2, r1
 8008c4a:	07d6      	lsls	r6, r2, #31
 8008c4c:	d528      	bpl.n	8008ca0 <__sflush_r+0xb8>
 8008c4e:	2200      	movs	r2, #0
 8008c50:	6062      	str	r2, [r4, #4]
 8008c52:	04d9      	lsls	r1, r3, #19
 8008c54:	6922      	ldr	r2, [r4, #16]
 8008c56:	6022      	str	r2, [r4, #0]
 8008c58:	d504      	bpl.n	8008c64 <__sflush_r+0x7c>
 8008c5a:	1c42      	adds	r2, r0, #1
 8008c5c:	d101      	bne.n	8008c62 <__sflush_r+0x7a>
 8008c5e:	682b      	ldr	r3, [r5, #0]
 8008c60:	b903      	cbnz	r3, 8008c64 <__sflush_r+0x7c>
 8008c62:	6560      	str	r0, [r4, #84]	; 0x54
 8008c64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c66:	602f      	str	r7, [r5, #0]
 8008c68:	2900      	cmp	r1, #0
 8008c6a:	d0ca      	beq.n	8008c02 <__sflush_r+0x1a>
 8008c6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c70:	4299      	cmp	r1, r3
 8008c72:	d002      	beq.n	8008c7a <__sflush_r+0x92>
 8008c74:	4628      	mov	r0, r5
 8008c76:	f7fd fc4d 	bl	8006514 <_free_r>
 8008c7a:	2000      	movs	r0, #0
 8008c7c:	6360      	str	r0, [r4, #52]	; 0x34
 8008c7e:	e7c1      	b.n	8008c04 <__sflush_r+0x1c>
 8008c80:	6a21      	ldr	r1, [r4, #32]
 8008c82:	2301      	movs	r3, #1
 8008c84:	4628      	mov	r0, r5
 8008c86:	47b0      	blx	r6
 8008c88:	1c41      	adds	r1, r0, #1
 8008c8a:	d1c7      	bne.n	8008c1c <__sflush_r+0x34>
 8008c8c:	682b      	ldr	r3, [r5, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d0c4      	beq.n	8008c1c <__sflush_r+0x34>
 8008c92:	2b1d      	cmp	r3, #29
 8008c94:	d001      	beq.n	8008c9a <__sflush_r+0xb2>
 8008c96:	2b16      	cmp	r3, #22
 8008c98:	d101      	bne.n	8008c9e <__sflush_r+0xb6>
 8008c9a:	602f      	str	r7, [r5, #0]
 8008c9c:	e7b1      	b.n	8008c02 <__sflush_r+0x1a>
 8008c9e:	89a3      	ldrh	r3, [r4, #12]
 8008ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca4:	81a3      	strh	r3, [r4, #12]
 8008ca6:	e7ad      	b.n	8008c04 <__sflush_r+0x1c>
 8008ca8:	690f      	ldr	r7, [r1, #16]
 8008caa:	2f00      	cmp	r7, #0
 8008cac:	d0a9      	beq.n	8008c02 <__sflush_r+0x1a>
 8008cae:	0793      	lsls	r3, r2, #30
 8008cb0:	680e      	ldr	r6, [r1, #0]
 8008cb2:	bf08      	it	eq
 8008cb4:	694b      	ldreq	r3, [r1, #20]
 8008cb6:	600f      	str	r7, [r1, #0]
 8008cb8:	bf18      	it	ne
 8008cba:	2300      	movne	r3, #0
 8008cbc:	eba6 0807 	sub.w	r8, r6, r7
 8008cc0:	608b      	str	r3, [r1, #8]
 8008cc2:	f1b8 0f00 	cmp.w	r8, #0
 8008cc6:	dd9c      	ble.n	8008c02 <__sflush_r+0x1a>
 8008cc8:	6a21      	ldr	r1, [r4, #32]
 8008cca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ccc:	4643      	mov	r3, r8
 8008cce:	463a      	mov	r2, r7
 8008cd0:	4628      	mov	r0, r5
 8008cd2:	47b0      	blx	r6
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	dc06      	bgt.n	8008ce6 <__sflush_r+0xfe>
 8008cd8:	89a3      	ldrh	r3, [r4, #12]
 8008cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cde:	81a3      	strh	r3, [r4, #12]
 8008ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce4:	e78e      	b.n	8008c04 <__sflush_r+0x1c>
 8008ce6:	4407      	add	r7, r0
 8008ce8:	eba8 0800 	sub.w	r8, r8, r0
 8008cec:	e7e9      	b.n	8008cc2 <__sflush_r+0xda>
 8008cee:	bf00      	nop
 8008cf0:	20400001 	.word	0x20400001

08008cf4 <_fflush_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	690b      	ldr	r3, [r1, #16]
 8008cf8:	4605      	mov	r5, r0
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	b913      	cbnz	r3, 8008d04 <_fflush_r+0x10>
 8008cfe:	2500      	movs	r5, #0
 8008d00:	4628      	mov	r0, r5
 8008d02:	bd38      	pop	{r3, r4, r5, pc}
 8008d04:	b118      	cbz	r0, 8008d0e <_fflush_r+0x1a>
 8008d06:	6983      	ldr	r3, [r0, #24]
 8008d08:	b90b      	cbnz	r3, 8008d0e <_fflush_r+0x1a>
 8008d0a:	f000 f887 	bl	8008e1c <__sinit>
 8008d0e:	4b14      	ldr	r3, [pc, #80]	; (8008d60 <_fflush_r+0x6c>)
 8008d10:	429c      	cmp	r4, r3
 8008d12:	d11b      	bne.n	8008d4c <_fflush_r+0x58>
 8008d14:	686c      	ldr	r4, [r5, #4]
 8008d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d0ef      	beq.n	8008cfe <_fflush_r+0xa>
 8008d1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d20:	07d0      	lsls	r0, r2, #31
 8008d22:	d404      	bmi.n	8008d2e <_fflush_r+0x3a>
 8008d24:	0599      	lsls	r1, r3, #22
 8008d26:	d402      	bmi.n	8008d2e <_fflush_r+0x3a>
 8008d28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d2a:	f7ff fcda 	bl	80086e2 <__retarget_lock_acquire_recursive>
 8008d2e:	4628      	mov	r0, r5
 8008d30:	4621      	mov	r1, r4
 8008d32:	f7ff ff59 	bl	8008be8 <__sflush_r>
 8008d36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d38:	07da      	lsls	r2, r3, #31
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	d4e0      	bmi.n	8008d00 <_fflush_r+0xc>
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	059b      	lsls	r3, r3, #22
 8008d42:	d4dd      	bmi.n	8008d00 <_fflush_r+0xc>
 8008d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d46:	f7ff fccd 	bl	80086e4 <__retarget_lock_release_recursive>
 8008d4a:	e7d9      	b.n	8008d00 <_fflush_r+0xc>
 8008d4c:	4b05      	ldr	r3, [pc, #20]	; (8008d64 <_fflush_r+0x70>)
 8008d4e:	429c      	cmp	r4, r3
 8008d50:	d101      	bne.n	8008d56 <_fflush_r+0x62>
 8008d52:	68ac      	ldr	r4, [r5, #8]
 8008d54:	e7df      	b.n	8008d16 <_fflush_r+0x22>
 8008d56:	4b04      	ldr	r3, [pc, #16]	; (8008d68 <_fflush_r+0x74>)
 8008d58:	429c      	cmp	r4, r3
 8008d5a:	bf08      	it	eq
 8008d5c:	68ec      	ldreq	r4, [r5, #12]
 8008d5e:	e7da      	b.n	8008d16 <_fflush_r+0x22>
 8008d60:	080096d4 	.word	0x080096d4
 8008d64:	080096f4 	.word	0x080096f4
 8008d68:	080096b4 	.word	0x080096b4

08008d6c <std>:
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	b510      	push	{r4, lr}
 8008d70:	4604      	mov	r4, r0
 8008d72:	e9c0 3300 	strd	r3, r3, [r0]
 8008d76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d7a:	6083      	str	r3, [r0, #8]
 8008d7c:	8181      	strh	r1, [r0, #12]
 8008d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8008d80:	81c2      	strh	r2, [r0, #14]
 8008d82:	6183      	str	r3, [r0, #24]
 8008d84:	4619      	mov	r1, r3
 8008d86:	2208      	movs	r2, #8
 8008d88:	305c      	adds	r0, #92	; 0x5c
 8008d8a:	f7fd fbbb 	bl	8006504 <memset>
 8008d8e:	4b05      	ldr	r3, [pc, #20]	; (8008da4 <std+0x38>)
 8008d90:	6263      	str	r3, [r4, #36]	; 0x24
 8008d92:	4b05      	ldr	r3, [pc, #20]	; (8008da8 <std+0x3c>)
 8008d94:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d96:	4b05      	ldr	r3, [pc, #20]	; (8008dac <std+0x40>)
 8008d98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d9a:	4b05      	ldr	r3, [pc, #20]	; (8008db0 <std+0x44>)
 8008d9c:	6224      	str	r4, [r4, #32]
 8008d9e:	6323      	str	r3, [r4, #48]	; 0x30
 8008da0:	bd10      	pop	{r4, pc}
 8008da2:	bf00      	nop
 8008da4:	080090b9 	.word	0x080090b9
 8008da8:	080090db 	.word	0x080090db
 8008dac:	08009113 	.word	0x08009113
 8008db0:	08009137 	.word	0x08009137

08008db4 <_cleanup_r>:
 8008db4:	4901      	ldr	r1, [pc, #4]	; (8008dbc <_cleanup_r+0x8>)
 8008db6:	f000 b8af 	b.w	8008f18 <_fwalk_reent>
 8008dba:	bf00      	nop
 8008dbc:	08008cf5 	.word	0x08008cf5

08008dc0 <__sfmoreglue>:
 8008dc0:	b570      	push	{r4, r5, r6, lr}
 8008dc2:	1e4a      	subs	r2, r1, #1
 8008dc4:	2568      	movs	r5, #104	; 0x68
 8008dc6:	4355      	muls	r5, r2
 8008dc8:	460e      	mov	r6, r1
 8008dca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008dce:	f7fd fbf1 	bl	80065b4 <_malloc_r>
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	b140      	cbz	r0, 8008de8 <__sfmoreglue+0x28>
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	e9c0 1600 	strd	r1, r6, [r0]
 8008ddc:	300c      	adds	r0, #12
 8008dde:	60a0      	str	r0, [r4, #8]
 8008de0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008de4:	f7fd fb8e 	bl	8006504 <memset>
 8008de8:	4620      	mov	r0, r4
 8008dea:	bd70      	pop	{r4, r5, r6, pc}

08008dec <__sfp_lock_acquire>:
 8008dec:	4801      	ldr	r0, [pc, #4]	; (8008df4 <__sfp_lock_acquire+0x8>)
 8008dee:	f7ff bc78 	b.w	80086e2 <__retarget_lock_acquire_recursive>
 8008df2:	bf00      	nop
 8008df4:	200025d0 	.word	0x200025d0

08008df8 <__sfp_lock_release>:
 8008df8:	4801      	ldr	r0, [pc, #4]	; (8008e00 <__sfp_lock_release+0x8>)
 8008dfa:	f7ff bc73 	b.w	80086e4 <__retarget_lock_release_recursive>
 8008dfe:	bf00      	nop
 8008e00:	200025d0 	.word	0x200025d0

08008e04 <__sinit_lock_acquire>:
 8008e04:	4801      	ldr	r0, [pc, #4]	; (8008e0c <__sinit_lock_acquire+0x8>)
 8008e06:	f7ff bc6c 	b.w	80086e2 <__retarget_lock_acquire_recursive>
 8008e0a:	bf00      	nop
 8008e0c:	200025cb 	.word	0x200025cb

08008e10 <__sinit_lock_release>:
 8008e10:	4801      	ldr	r0, [pc, #4]	; (8008e18 <__sinit_lock_release+0x8>)
 8008e12:	f7ff bc67 	b.w	80086e4 <__retarget_lock_release_recursive>
 8008e16:	bf00      	nop
 8008e18:	200025cb 	.word	0x200025cb

08008e1c <__sinit>:
 8008e1c:	b510      	push	{r4, lr}
 8008e1e:	4604      	mov	r4, r0
 8008e20:	f7ff fff0 	bl	8008e04 <__sinit_lock_acquire>
 8008e24:	69a3      	ldr	r3, [r4, #24]
 8008e26:	b11b      	cbz	r3, 8008e30 <__sinit+0x14>
 8008e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e2c:	f7ff bff0 	b.w	8008e10 <__sinit_lock_release>
 8008e30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e34:	6523      	str	r3, [r4, #80]	; 0x50
 8008e36:	4b13      	ldr	r3, [pc, #76]	; (8008e84 <__sinit+0x68>)
 8008e38:	4a13      	ldr	r2, [pc, #76]	; (8008e88 <__sinit+0x6c>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	bf04      	itt	eq
 8008e42:	2301      	moveq	r3, #1
 8008e44:	61a3      	streq	r3, [r4, #24]
 8008e46:	4620      	mov	r0, r4
 8008e48:	f000 f820 	bl	8008e8c <__sfp>
 8008e4c:	6060      	str	r0, [r4, #4]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f000 f81c 	bl	8008e8c <__sfp>
 8008e54:	60a0      	str	r0, [r4, #8]
 8008e56:	4620      	mov	r0, r4
 8008e58:	f000 f818 	bl	8008e8c <__sfp>
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	60e0      	str	r0, [r4, #12]
 8008e60:	2104      	movs	r1, #4
 8008e62:	6860      	ldr	r0, [r4, #4]
 8008e64:	f7ff ff82 	bl	8008d6c <std>
 8008e68:	68a0      	ldr	r0, [r4, #8]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	2109      	movs	r1, #9
 8008e6e:	f7ff ff7d 	bl	8008d6c <std>
 8008e72:	68e0      	ldr	r0, [r4, #12]
 8008e74:	2202      	movs	r2, #2
 8008e76:	2112      	movs	r1, #18
 8008e78:	f7ff ff78 	bl	8008d6c <std>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	61a3      	str	r3, [r4, #24]
 8008e80:	e7d2      	b.n	8008e28 <__sinit+0xc>
 8008e82:	bf00      	nop
 8008e84:	08009330 	.word	0x08009330
 8008e88:	08008db5 	.word	0x08008db5

08008e8c <__sfp>:
 8008e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e8e:	4607      	mov	r7, r0
 8008e90:	f7ff ffac 	bl	8008dec <__sfp_lock_acquire>
 8008e94:	4b1e      	ldr	r3, [pc, #120]	; (8008f10 <__sfp+0x84>)
 8008e96:	681e      	ldr	r6, [r3, #0]
 8008e98:	69b3      	ldr	r3, [r6, #24]
 8008e9a:	b913      	cbnz	r3, 8008ea2 <__sfp+0x16>
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	f7ff ffbd 	bl	8008e1c <__sinit>
 8008ea2:	3648      	adds	r6, #72	; 0x48
 8008ea4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	d503      	bpl.n	8008eb4 <__sfp+0x28>
 8008eac:	6833      	ldr	r3, [r6, #0]
 8008eae:	b30b      	cbz	r3, 8008ef4 <__sfp+0x68>
 8008eb0:	6836      	ldr	r6, [r6, #0]
 8008eb2:	e7f7      	b.n	8008ea4 <__sfp+0x18>
 8008eb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008eb8:	b9d5      	cbnz	r5, 8008ef0 <__sfp+0x64>
 8008eba:	4b16      	ldr	r3, [pc, #88]	; (8008f14 <__sfp+0x88>)
 8008ebc:	60e3      	str	r3, [r4, #12]
 8008ebe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008ec2:	6665      	str	r5, [r4, #100]	; 0x64
 8008ec4:	f7ff fc0c 	bl	80086e0 <__retarget_lock_init_recursive>
 8008ec8:	f7ff ff96 	bl	8008df8 <__sfp_lock_release>
 8008ecc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ed0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ed4:	6025      	str	r5, [r4, #0]
 8008ed6:	61a5      	str	r5, [r4, #24]
 8008ed8:	2208      	movs	r2, #8
 8008eda:	4629      	mov	r1, r5
 8008edc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ee0:	f7fd fb10 	bl	8006504 <memset>
 8008ee4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ee8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008eec:	4620      	mov	r0, r4
 8008eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ef0:	3468      	adds	r4, #104	; 0x68
 8008ef2:	e7d9      	b.n	8008ea8 <__sfp+0x1c>
 8008ef4:	2104      	movs	r1, #4
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	f7ff ff62 	bl	8008dc0 <__sfmoreglue>
 8008efc:	4604      	mov	r4, r0
 8008efe:	6030      	str	r0, [r6, #0]
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d1d5      	bne.n	8008eb0 <__sfp+0x24>
 8008f04:	f7ff ff78 	bl	8008df8 <__sfp_lock_release>
 8008f08:	230c      	movs	r3, #12
 8008f0a:	603b      	str	r3, [r7, #0]
 8008f0c:	e7ee      	b.n	8008eec <__sfp+0x60>
 8008f0e:	bf00      	nop
 8008f10:	08009330 	.word	0x08009330
 8008f14:	ffff0001 	.word	0xffff0001

08008f18 <_fwalk_reent>:
 8008f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	4688      	mov	r8, r1
 8008f20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008f24:	2700      	movs	r7, #0
 8008f26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f2a:	f1b9 0901 	subs.w	r9, r9, #1
 8008f2e:	d505      	bpl.n	8008f3c <_fwalk_reent+0x24>
 8008f30:	6824      	ldr	r4, [r4, #0]
 8008f32:	2c00      	cmp	r4, #0
 8008f34:	d1f7      	bne.n	8008f26 <_fwalk_reent+0xe>
 8008f36:	4638      	mov	r0, r7
 8008f38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f3c:	89ab      	ldrh	r3, [r5, #12]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d907      	bls.n	8008f52 <_fwalk_reent+0x3a>
 8008f42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f46:	3301      	adds	r3, #1
 8008f48:	d003      	beq.n	8008f52 <_fwalk_reent+0x3a>
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	47c0      	blx	r8
 8008f50:	4307      	orrs	r7, r0
 8008f52:	3568      	adds	r5, #104	; 0x68
 8008f54:	e7e9      	b.n	8008f2a <_fwalk_reent+0x12>

08008f56 <__swhatbuf_r>:
 8008f56:	b570      	push	{r4, r5, r6, lr}
 8008f58:	460e      	mov	r6, r1
 8008f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5e:	2900      	cmp	r1, #0
 8008f60:	b096      	sub	sp, #88	; 0x58
 8008f62:	4614      	mov	r4, r2
 8008f64:	461d      	mov	r5, r3
 8008f66:	da07      	bge.n	8008f78 <__swhatbuf_r+0x22>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	602b      	str	r3, [r5, #0]
 8008f6c:	89b3      	ldrh	r3, [r6, #12]
 8008f6e:	061a      	lsls	r2, r3, #24
 8008f70:	d410      	bmi.n	8008f94 <__swhatbuf_r+0x3e>
 8008f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f76:	e00e      	b.n	8008f96 <__swhatbuf_r+0x40>
 8008f78:	466a      	mov	r2, sp
 8008f7a:	f000 f903 	bl	8009184 <_fstat_r>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	dbf2      	blt.n	8008f68 <__swhatbuf_r+0x12>
 8008f82:	9a01      	ldr	r2, [sp, #4]
 8008f84:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008f88:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008f8c:	425a      	negs	r2, r3
 8008f8e:	415a      	adcs	r2, r3
 8008f90:	602a      	str	r2, [r5, #0]
 8008f92:	e7ee      	b.n	8008f72 <__swhatbuf_r+0x1c>
 8008f94:	2340      	movs	r3, #64	; 0x40
 8008f96:	2000      	movs	r0, #0
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	b016      	add	sp, #88	; 0x58
 8008f9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008fa0 <__smakebuf_r>:
 8008fa0:	898b      	ldrh	r3, [r1, #12]
 8008fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008fa4:	079d      	lsls	r5, r3, #30
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	460c      	mov	r4, r1
 8008faa:	d507      	bpl.n	8008fbc <__smakebuf_r+0x1c>
 8008fac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	6123      	str	r3, [r4, #16]
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	6163      	str	r3, [r4, #20]
 8008fb8:	b002      	add	sp, #8
 8008fba:	bd70      	pop	{r4, r5, r6, pc}
 8008fbc:	ab01      	add	r3, sp, #4
 8008fbe:	466a      	mov	r2, sp
 8008fc0:	f7ff ffc9 	bl	8008f56 <__swhatbuf_r>
 8008fc4:	9900      	ldr	r1, [sp, #0]
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	4630      	mov	r0, r6
 8008fca:	f7fd faf3 	bl	80065b4 <_malloc_r>
 8008fce:	b948      	cbnz	r0, 8008fe4 <__smakebuf_r+0x44>
 8008fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fd4:	059a      	lsls	r2, r3, #22
 8008fd6:	d4ef      	bmi.n	8008fb8 <__smakebuf_r+0x18>
 8008fd8:	f023 0303 	bic.w	r3, r3, #3
 8008fdc:	f043 0302 	orr.w	r3, r3, #2
 8008fe0:	81a3      	strh	r3, [r4, #12]
 8008fe2:	e7e3      	b.n	8008fac <__smakebuf_r+0xc>
 8008fe4:	4b0d      	ldr	r3, [pc, #52]	; (800901c <__smakebuf_r+0x7c>)
 8008fe6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	6020      	str	r0, [r4, #0]
 8008fec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ff0:	81a3      	strh	r3, [r4, #12]
 8008ff2:	9b00      	ldr	r3, [sp, #0]
 8008ff4:	6163      	str	r3, [r4, #20]
 8008ff6:	9b01      	ldr	r3, [sp, #4]
 8008ff8:	6120      	str	r0, [r4, #16]
 8008ffa:	b15b      	cbz	r3, 8009014 <__smakebuf_r+0x74>
 8008ffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009000:	4630      	mov	r0, r6
 8009002:	f000 f8d1 	bl	80091a8 <_isatty_r>
 8009006:	b128      	cbz	r0, 8009014 <__smakebuf_r+0x74>
 8009008:	89a3      	ldrh	r3, [r4, #12]
 800900a:	f023 0303 	bic.w	r3, r3, #3
 800900e:	f043 0301 	orr.w	r3, r3, #1
 8009012:	81a3      	strh	r3, [r4, #12]
 8009014:	89a0      	ldrh	r0, [r4, #12]
 8009016:	4305      	orrs	r5, r0
 8009018:	81a5      	strh	r5, [r4, #12]
 800901a:	e7cd      	b.n	8008fb8 <__smakebuf_r+0x18>
 800901c:	08008db5 	.word	0x08008db5

08009020 <_malloc_usable_size_r>:
 8009020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009024:	1f18      	subs	r0, r3, #4
 8009026:	2b00      	cmp	r3, #0
 8009028:	bfbc      	itt	lt
 800902a:	580b      	ldrlt	r3, [r1, r0]
 800902c:	18c0      	addlt	r0, r0, r3
 800902e:	4770      	bx	lr

08009030 <_raise_r>:
 8009030:	291f      	cmp	r1, #31
 8009032:	b538      	push	{r3, r4, r5, lr}
 8009034:	4604      	mov	r4, r0
 8009036:	460d      	mov	r5, r1
 8009038:	d904      	bls.n	8009044 <_raise_r+0x14>
 800903a:	2316      	movs	r3, #22
 800903c:	6003      	str	r3, [r0, #0]
 800903e:	f04f 30ff 	mov.w	r0, #4294967295
 8009042:	bd38      	pop	{r3, r4, r5, pc}
 8009044:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009046:	b112      	cbz	r2, 800904e <_raise_r+0x1e>
 8009048:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800904c:	b94b      	cbnz	r3, 8009062 <_raise_r+0x32>
 800904e:	4620      	mov	r0, r4
 8009050:	f000 f830 	bl	80090b4 <_getpid_r>
 8009054:	462a      	mov	r2, r5
 8009056:	4601      	mov	r1, r0
 8009058:	4620      	mov	r0, r4
 800905a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800905e:	f000 b817 	b.w	8009090 <_kill_r>
 8009062:	2b01      	cmp	r3, #1
 8009064:	d00a      	beq.n	800907c <_raise_r+0x4c>
 8009066:	1c59      	adds	r1, r3, #1
 8009068:	d103      	bne.n	8009072 <_raise_r+0x42>
 800906a:	2316      	movs	r3, #22
 800906c:	6003      	str	r3, [r0, #0]
 800906e:	2001      	movs	r0, #1
 8009070:	e7e7      	b.n	8009042 <_raise_r+0x12>
 8009072:	2400      	movs	r4, #0
 8009074:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009078:	4628      	mov	r0, r5
 800907a:	4798      	blx	r3
 800907c:	2000      	movs	r0, #0
 800907e:	e7e0      	b.n	8009042 <_raise_r+0x12>

08009080 <raise>:
 8009080:	4b02      	ldr	r3, [pc, #8]	; (800908c <raise+0xc>)
 8009082:	4601      	mov	r1, r0
 8009084:	6818      	ldr	r0, [r3, #0]
 8009086:	f7ff bfd3 	b.w	8009030 <_raise_r>
 800908a:	bf00      	nop
 800908c:	20000010 	.word	0x20000010

08009090 <_kill_r>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	4d07      	ldr	r5, [pc, #28]	; (80090b0 <_kill_r+0x20>)
 8009094:	2300      	movs	r3, #0
 8009096:	4604      	mov	r4, r0
 8009098:	4608      	mov	r0, r1
 800909a:	4611      	mov	r1, r2
 800909c:	602b      	str	r3, [r5, #0]
 800909e:	f7f8 fe21 	bl	8001ce4 <_kill>
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	d102      	bne.n	80090ac <_kill_r+0x1c>
 80090a6:	682b      	ldr	r3, [r5, #0]
 80090a8:	b103      	cbz	r3, 80090ac <_kill_r+0x1c>
 80090aa:	6023      	str	r3, [r4, #0]
 80090ac:	bd38      	pop	{r3, r4, r5, pc}
 80090ae:	bf00      	nop
 80090b0:	200025c4 	.word	0x200025c4

080090b4 <_getpid_r>:
 80090b4:	f7f8 be0e 	b.w	8001cd4 <_getpid>

080090b8 <__sread>:
 80090b8:	b510      	push	{r4, lr}
 80090ba:	460c      	mov	r4, r1
 80090bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c0:	f000 f894 	bl	80091ec <_read_r>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	bfab      	itete	ge
 80090c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090ca:	89a3      	ldrhlt	r3, [r4, #12]
 80090cc:	181b      	addge	r3, r3, r0
 80090ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090d2:	bfac      	ite	ge
 80090d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80090d6:	81a3      	strhlt	r3, [r4, #12]
 80090d8:	bd10      	pop	{r4, pc}

080090da <__swrite>:
 80090da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090de:	461f      	mov	r7, r3
 80090e0:	898b      	ldrh	r3, [r1, #12]
 80090e2:	05db      	lsls	r3, r3, #23
 80090e4:	4605      	mov	r5, r0
 80090e6:	460c      	mov	r4, r1
 80090e8:	4616      	mov	r6, r2
 80090ea:	d505      	bpl.n	80090f8 <__swrite+0x1e>
 80090ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090f0:	2302      	movs	r3, #2
 80090f2:	2200      	movs	r2, #0
 80090f4:	f000 f868 	bl	80091c8 <_lseek_r>
 80090f8:	89a3      	ldrh	r3, [r4, #12]
 80090fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009102:	81a3      	strh	r3, [r4, #12]
 8009104:	4632      	mov	r2, r6
 8009106:	463b      	mov	r3, r7
 8009108:	4628      	mov	r0, r5
 800910a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800910e:	f000 b817 	b.w	8009140 <_write_r>

08009112 <__sseek>:
 8009112:	b510      	push	{r4, lr}
 8009114:	460c      	mov	r4, r1
 8009116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800911a:	f000 f855 	bl	80091c8 <_lseek_r>
 800911e:	1c43      	adds	r3, r0, #1
 8009120:	89a3      	ldrh	r3, [r4, #12]
 8009122:	bf15      	itete	ne
 8009124:	6560      	strne	r0, [r4, #84]	; 0x54
 8009126:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800912a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800912e:	81a3      	strheq	r3, [r4, #12]
 8009130:	bf18      	it	ne
 8009132:	81a3      	strhne	r3, [r4, #12]
 8009134:	bd10      	pop	{r4, pc}

08009136 <__sclose>:
 8009136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800913a:	f000 b813 	b.w	8009164 <_close_r>
	...

08009140 <_write_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4d07      	ldr	r5, [pc, #28]	; (8009160 <_write_r+0x20>)
 8009144:	4604      	mov	r4, r0
 8009146:	4608      	mov	r0, r1
 8009148:	4611      	mov	r1, r2
 800914a:	2200      	movs	r2, #0
 800914c:	602a      	str	r2, [r5, #0]
 800914e:	461a      	mov	r2, r3
 8009150:	f7f8 fdff 	bl	8001d52 <_write>
 8009154:	1c43      	adds	r3, r0, #1
 8009156:	d102      	bne.n	800915e <_write_r+0x1e>
 8009158:	682b      	ldr	r3, [r5, #0]
 800915a:	b103      	cbz	r3, 800915e <_write_r+0x1e>
 800915c:	6023      	str	r3, [r4, #0]
 800915e:	bd38      	pop	{r3, r4, r5, pc}
 8009160:	200025c4 	.word	0x200025c4

08009164 <_close_r>:
 8009164:	b538      	push	{r3, r4, r5, lr}
 8009166:	4d06      	ldr	r5, [pc, #24]	; (8009180 <_close_r+0x1c>)
 8009168:	2300      	movs	r3, #0
 800916a:	4604      	mov	r4, r0
 800916c:	4608      	mov	r0, r1
 800916e:	602b      	str	r3, [r5, #0]
 8009170:	f7f8 fe0b 	bl	8001d8a <_close>
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	d102      	bne.n	800917e <_close_r+0x1a>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	b103      	cbz	r3, 800917e <_close_r+0x1a>
 800917c:	6023      	str	r3, [r4, #0]
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	200025c4 	.word	0x200025c4

08009184 <_fstat_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	4d07      	ldr	r5, [pc, #28]	; (80091a4 <_fstat_r+0x20>)
 8009188:	2300      	movs	r3, #0
 800918a:	4604      	mov	r4, r0
 800918c:	4608      	mov	r0, r1
 800918e:	4611      	mov	r1, r2
 8009190:	602b      	str	r3, [r5, #0]
 8009192:	f7f8 fe06 	bl	8001da2 <_fstat>
 8009196:	1c43      	adds	r3, r0, #1
 8009198:	d102      	bne.n	80091a0 <_fstat_r+0x1c>
 800919a:	682b      	ldr	r3, [r5, #0]
 800919c:	b103      	cbz	r3, 80091a0 <_fstat_r+0x1c>
 800919e:	6023      	str	r3, [r4, #0]
 80091a0:	bd38      	pop	{r3, r4, r5, pc}
 80091a2:	bf00      	nop
 80091a4:	200025c4 	.word	0x200025c4

080091a8 <_isatty_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	4d06      	ldr	r5, [pc, #24]	; (80091c4 <_isatty_r+0x1c>)
 80091ac:	2300      	movs	r3, #0
 80091ae:	4604      	mov	r4, r0
 80091b0:	4608      	mov	r0, r1
 80091b2:	602b      	str	r3, [r5, #0]
 80091b4:	f7f8 fe05 	bl	8001dc2 <_isatty>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_isatty_r+0x1a>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_isatty_r+0x1a>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	200025c4 	.word	0x200025c4

080091c8 <_lseek_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4d07      	ldr	r5, [pc, #28]	; (80091e8 <_lseek_r+0x20>)
 80091cc:	4604      	mov	r4, r0
 80091ce:	4608      	mov	r0, r1
 80091d0:	4611      	mov	r1, r2
 80091d2:	2200      	movs	r2, #0
 80091d4:	602a      	str	r2, [r5, #0]
 80091d6:	461a      	mov	r2, r3
 80091d8:	f7f8 fdfe 	bl	8001dd8 <_lseek>
 80091dc:	1c43      	adds	r3, r0, #1
 80091de:	d102      	bne.n	80091e6 <_lseek_r+0x1e>
 80091e0:	682b      	ldr	r3, [r5, #0]
 80091e2:	b103      	cbz	r3, 80091e6 <_lseek_r+0x1e>
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	bd38      	pop	{r3, r4, r5, pc}
 80091e8:	200025c4 	.word	0x200025c4

080091ec <_read_r>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	4d07      	ldr	r5, [pc, #28]	; (800920c <_read_r+0x20>)
 80091f0:	4604      	mov	r4, r0
 80091f2:	4608      	mov	r0, r1
 80091f4:	4611      	mov	r1, r2
 80091f6:	2200      	movs	r2, #0
 80091f8:	602a      	str	r2, [r5, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	f7f8 fd8c 	bl	8001d18 <_read>
 8009200:	1c43      	adds	r3, r0, #1
 8009202:	d102      	bne.n	800920a <_read_r+0x1e>
 8009204:	682b      	ldr	r3, [r5, #0]
 8009206:	b103      	cbz	r3, 800920a <_read_r+0x1e>
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	bd38      	pop	{r3, r4, r5, pc}
 800920c:	200025c4 	.word	0x200025c4

08009210 <_init>:
 8009210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009212:	bf00      	nop
 8009214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009216:	bc08      	pop	{r3}
 8009218:	469e      	mov	lr, r3
 800921a:	4770      	bx	lr

0800921c <_fini>:
 800921c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800921e:	bf00      	nop
 8009220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009222:	bc08      	pop	{r3}
 8009224:	469e      	mov	lr, r3
 8009226:	4770      	bx	lr
