Analysis & Synthesis report for DE10Nano_System
Wed Dec 11 11:23:39 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state
 16. State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 17. State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 18. State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 19. Registers Protected by Synthesis
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Top-level Entity: |DE10Nano_System
 28. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 29. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 30. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 31. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 32. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 35. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 36. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 37. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 38. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 39. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 40. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 41. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 42. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 43. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 44. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 45. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 48. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 49. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 52. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 53. Source assignments for soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated
 54. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 55. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 56. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 57. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 58. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001
 59. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002
 60. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux
 61. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001
 62. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002
 63. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller
 64. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for sld_signaltap:auto_signaltap_0
 69. Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 70. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory:onchip_memory
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
252. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
255. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
269. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
270. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
271. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller
272. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller
273. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
274. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
275. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001
276. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
277. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
278. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
279. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
280. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
281. scfifo Parameter Settings by Entity Instance
282. altsyncram Parameter Settings by Entity Instance
283. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
284. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_001:rst_controller_001"
285. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
286. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller"
287. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller"
288. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
289. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
290. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
291. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
292. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
293. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
294. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
295. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
296. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
297. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
298. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
299. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode"
300. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode"
301. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode"
302. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
303. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo"
304. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo"
305. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent"
306. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo"
307. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo"
308. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent"
309. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo"
310. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
311. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
312. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent"
313. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
314. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent"
315. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator"
316. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator"
317. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
318. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator"
319. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
321. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
322. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
323. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
324. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
325. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
326. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
327. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
328. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
329. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
330. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
331. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo"
332. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
333. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
334. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
335. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent"
336. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
337. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory:onchip_memory"
338. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"
339. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"
340. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
341. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller"
342. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo"
343. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
344. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
345. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
346. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
347. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
348. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
349. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
350. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
351. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
352. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
353. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
354. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1"
355. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
356. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
357. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
358. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
359. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
360. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
361. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
362. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
363. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
364. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
365. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
366. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
367. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
368. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
369. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
370. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
371. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
372. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
373. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
374. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
375. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
376. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
377. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
378. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
379. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
380. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
381. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
382. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
383. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
384. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
385. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
386. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
387. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
388. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
389. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
390. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
391. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
392. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps"
393. Port Connectivity Checks: "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i"
394. Port Connectivity Checks: "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk"
395. Port Connectivity Checks: "soc_system:u0"
396. Signal Tap Logic Analyzer Settings
397. Post-Synthesis Netlist Statistics for Top Partition
398. Post-Synthesis Netlist Statistics for Partition soc_system_hps_hps_io_border:border
399. Elapsed Time Per Partition
400. Connections to In-System Debugging Instance "auto_signaltap_0"
401. Analysis & Synthesis Messages
402. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 11 11:23:38 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE10Nano_System                             ;
; Top-level Entity Name           ; DE10Nano_System                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 13441                                       ;
; Total pins                      ; 230                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 583,424                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10Nano_System    ; DE10Nano_System    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                         ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../status_reg.vhd                                                                              ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd                                                                                                                          ;             ;
; ../../operations.vhd                                                                              ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd                                                                                                                          ;             ;
; ../../alu.vhd                                                                                     ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd                                                                                                                                 ;             ;
; soc_system/synthesis/soc_system.vhd                                                               ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd                                                               ; soc_system  ;
; soc_system/synthesis/soc_system_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd                                                ; soc_system  ;
; soc_system/synthesis/soc_system_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/qsys_alu.vhd                                                      ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd                                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.hex                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory.v                                        ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_mm1.v                                             ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps.v                                                  ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v                                                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_hps_io.v                                           ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v                                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv                                 ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_SystemID.v                                             ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v                                ; yes             ; User Verilog HDL File                        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v                                ; soc_system  ;
; DE10Nano_System.vhd                                                                               ; yes             ; User VHDL File                               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd                                                                               ;             ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                          ;             ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                       ;             ;
; aglobal180.inc                                                                                    ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                                        ;             ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                      ;             ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                      ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                           ;             ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                     ;             ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ddio_out_uqe.tdf                                                                               ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                     ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                             ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                            ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                         ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                          ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                          ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                          ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                          ;             ;
; db/scfifo_3291.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/scfifo_3291.tdf                                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_dpfifo_5771.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_vg7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_vg7.tdf                                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_7pu1.tdf                                                                            ;             ;
; db/cntr_jgb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_jgb.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                   ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                        ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                 ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                        ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                         ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                                            ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                                            ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                          ;             ;
; db/altsyncram_4hn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_4hn1.tdf                                                                            ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                     ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                   ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                      ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                      ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                            ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                          ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                ;             ;
; db/altsyncram_kb84.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_kb84.tdf                                                                            ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                          ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                        ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                           ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                   ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                        ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                           ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                            ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                          ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                                                                          ;             ;
; db/mux_clc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/mux_clc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                        ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                                                                            ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                       ;             ;
; db/decode_vnf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/decode_vnf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                       ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                       ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                          ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                       ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                               ;             ;
; db/cntr_0ci.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_0ci.tdf                                                                                   ;             ;
; db/cmpr_pac.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_pac.tdf                                                                                   ;             ;
; db/cntr_iti.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_iti.tdf                                                                                   ;             ;
; db/cntr_u8i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_u8i.tdf                                                                                   ;             ;
; db/cmpr_c9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_c9c.tdf                                                                                   ;             ;
; db/cntr_kri.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_kri.tdf                                                                                   ;             ;
; db/cmpr_99c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_99c.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                        ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                           ; altera_sld  ;
; db/ip/sld6377880d/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                      ;             ;
; db/altsyncram_g0n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_g0n1.tdf                                                                            ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 7101               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 3900               ;
;     -- 7 input functions                    ; 27                 ;
;     -- 6 input functions                    ; 683                ;
;     -- 5 input functions                    ; 1258               ;
;     -- 4 input functions                    ; 677                ;
;     -- <=3 input functions                  ; 1255               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 13255              ;
;                                             ;                    ;
; I/O pins                                    ; 230                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 583424             ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 10070              ;
; Total fan-out                               ; 73733              ;
; Average fan-out                             ; 3.80               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE10Nano_System                                                                                                                        ; 3900 (21)           ; 13255 (18)                ; 583424            ; 3          ; 230  ; 0            ; |DE10Nano_System                                                                                                                                                                                                                                                                                                                                            ; DE10Nano_System                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 114 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (102)           ; 107 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1286 (2)            ; 11058 (1800)              ; 57600             ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1284 (0)            ; 9258 (0)                  ; 57600             ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1284 (67)           ; 9258 (3672)               ; 57600             ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_kb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated                                                                                                                                                 ; altsyncram_kb84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 1088 (1)            ; 4516 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1087 (0)            ; 4500 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 2700 (2700)               ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1087 (187)          ; 1800 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:463:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:464:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:465:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:466:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:467:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:468:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:469:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:470:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:471:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:472:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:473:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:474:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:475:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:476:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:477:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:478:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:479:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:480:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:481:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:482:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:483:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:484:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:485:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:486:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:487:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:488:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:489:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:490:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:491:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:492:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:493:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:494:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:495:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:496:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:497:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:498:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:499:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:500:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:501:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:502:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:504:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:505:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:506:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:507:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:508:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:509:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:510:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:511:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:512:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:513:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:514:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:515:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:518:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:519:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:520:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:521:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:522:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:523:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:524:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:525:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:526:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:527:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:528:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:529:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:530:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:531:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:532:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:533:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:534:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:535:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:536:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:537:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:538:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:539:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:540:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:541:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:542:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:543:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:544:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:546:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:547:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:548:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:549:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:550:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:551:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:552:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:553:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:554:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:555:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:557:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:559:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:560:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:561:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:563:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:564:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:565:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:566:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:567:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:568:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:569:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:570:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:571:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:572:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:573:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:574:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:575:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:576:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:577:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:579:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:580:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:582:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:583:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:584:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:585:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:586:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:588:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:589:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:590:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:591:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:592:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:593:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:594:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:595:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:596:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:597:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:598:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:599:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:600:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:601:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:602:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:603:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:604:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:605:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:606:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:607:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:608:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:609:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:610:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:612:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:613:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:614:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:615:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:616:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:617:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:618:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:619:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:620:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:621:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:622:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:623:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:624:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:625:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:626:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:627:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:628:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:629:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:630:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:631:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:632:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:633:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:634:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:635:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:636:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:637:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:638:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:639:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:640:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:641:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:642:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:644:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:645:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:646:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:648:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:649:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:650:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:651:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:652:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:653:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:654:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:655:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:656:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:657:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:658:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:659:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:660:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:661:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:662:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:663:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:664:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:665:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:666:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:667:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:668:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:669:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:670:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:671:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:672:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:673:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:674:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:675:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:676:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:677:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:678:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:679:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:680:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:681:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:682:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:682:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:683:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:683:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:684:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:684:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:685:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:685:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:686:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:686:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:687:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:687:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:688:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:688:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:689:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:689:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:690:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:690:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:691:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:691:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:692:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:692:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:693:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:693:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:694:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:694:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:695:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:695:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:696:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:696:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:697:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:697:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:698:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:698:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:699:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:699:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:700:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:700:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:701:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:701:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:702:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:702:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:703:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:703:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:704:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:704:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:705:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:705:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:706:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:706:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:707:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:707:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:708:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:708:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:709:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:709:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:710:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:710:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:711:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:711:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:712:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:712:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:713:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:713:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:714:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:714:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:715:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:715:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:716:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:716:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:717:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:717:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:718:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:718:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:719:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:719:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:720:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:720:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:721:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:721:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:722:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:722:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:723:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:723:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:724:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:724:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:725:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:725:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:726:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:726:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:727:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:727:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:728:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:728:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:729:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:729:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:730:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:730:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:731:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:731:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:732:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:732:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:733:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:733:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:734:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:734:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:735:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:735:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:736:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:736:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:737:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:737:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:738:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:738:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:739:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:739:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:740:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:740:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:741:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:741:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:742:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:742:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:743:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:743:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:744:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:744:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:745:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:745:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:746:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:746:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:747:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:747:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:748:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:748:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:749:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:749:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:750:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:750:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:751:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:751:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:752:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:752:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:753:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:753:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:754:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:754:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:755:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:755:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:756:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:756:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:757:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:757:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:758:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:758:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:759:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:759:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:760:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:760:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:761:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:761:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:762:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:762:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:763:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:763:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:764:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:764:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:765:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:765:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:766:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:766:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:767:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:767:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:768:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:768:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:769:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:769:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:770:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:770:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:771:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:771:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:772:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:772:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:773:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:773:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:774:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:774:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:775:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:775:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:776:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:776:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:777:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:777:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:778:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:778:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:779:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:779:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:780:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:780:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:781:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:781:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:782:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:782:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:783:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:783:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:784:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:784:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:785:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:785:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:786:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:786:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:787:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:787:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:788:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:788:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:789:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:789:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:790:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:790:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:791:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:791:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:792:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:792:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:793:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:793:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:794:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:794:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:795:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:795:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:796:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:796:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:797:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:797:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:798:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:798:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:799:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:799:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:800:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:800:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:801:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:801:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:802:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:802:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:803:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:803:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:804:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:804:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:805:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:805:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:806:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:806:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:807:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:807:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:808:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:808:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:809:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:809:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:810:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:810:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:811:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:811:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:812:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:812:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:813:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:813:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:814:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:814:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:815:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:815:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:816:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:816:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:817:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:817:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:818:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:818:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:819:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:819:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:820:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:820:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:821:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:822:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:822:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:823:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:823:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:824:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:824:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:825:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:825:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:826:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:826:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:827:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:827:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:828:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:828:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:829:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:829:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:830:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:830:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:831:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:831:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:832:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:832:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:833:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:833:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:834:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:834:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:835:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:835:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:836:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:836:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:837:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:837:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:838:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:838:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:839:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:839:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:840:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:840:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:841:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:841:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:842:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:842:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:843:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:843:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:844:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:844:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:845:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:845:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:846:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:846:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:847:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:847:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:848:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:848:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:849:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:849:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:850:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:850:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:851:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:851:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:852:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:852:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:853:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:853:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:854:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:854:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:855:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:855:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:856:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:856:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:857:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:857:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:858:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:858:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:859:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:859:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:860:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:860:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:861:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:861:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:862:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:862:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:863:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:863:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:864:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:864:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:865:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:865:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:866:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:866:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:867:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:867:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:868:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:868:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:869:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:869:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:870:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:870:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:871:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:871:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:872:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:872:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:873:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:873:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:874:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:874:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:875:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:875:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:876:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:876:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:877:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:877:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:878:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:878:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:879:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:879:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:880:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:880:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:881:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:881:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:882:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:882:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:883:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:883:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:884:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:884:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:885:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:885:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:886:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:886:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:887:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:888:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:888:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:889:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:889:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:890:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:890:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:891:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:891:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:892:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:892:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:893:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:893:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:894:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:894:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:895:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:895:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:896:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:896:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:897:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:897:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:898:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:898:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:899:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:899:sm1      ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 0 (0)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 947 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 12 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                       ; work         ;
;                   |cntr_0ci:auto_generated|                                                                                             ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ci:auto_generated                                                             ; cntr_0ci                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                       ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                      ; cntr_iti                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 900 (900)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                        ; work         ;
;    |soc_system:u0|                                                                                                                      ; 2444 (0)            ; 2065 (0)                  ; 525824            ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0                                                                                                                                                                                                                                                                                                                              ; soc_system                                        ; soc_system   ;
;       |qsys_alu:qsys_alu_0|                                                                                                             ; 536 (144)           ; 508 (179)                 ; 0                 ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0                                                                                                                                                                                                                                                                                                          ; qsys_alu                                          ; soc_system   ;
;          |alu:Ualu|                                                                                                                     ; 392 (0)             ; 329 (64)                  ; 0                 ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu                                                                                                                                                                                                                                                                                                 ; alu                                               ; work         ;
;             |operations:Uops|                                                                                                           ; 376 (376)           ; 265 (265)                 ; 0                 ; 3          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops                                                                                                                                                                                                                                                                                 ; operations                                        ; work         ;
;             |status_reg:Ustatus|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus                                                                                                                                                                                                                                                                              ; status_reg                                        ; work         ;
;       |soc_system_hps:hps|                                                                                                              ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps                                                                                                                                                                                                                                                                                                           ; soc_system_hps                                    ; soc_system   ;
;          |soc_system_hps_fpga_interfaces:fpga_interfaces|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; soc_system_hps_fpga_interfaces                    ; soc_system   ;
;          |soc_system_hps_hps_io:hps_io|                                                                                                 ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                                                                                                                                                                                              ; soc_system_hps_hps_io                             ; soc_system   ;
;             |soc_system_hps_hps_io_border:border|                                                                                       ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_hps_io_border                      ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_mm1:jtag_mm1|                                                                                                    ; 511 (0)             ; 442 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1                                                                                                                                                                                                                                                                                                 ; soc_system_jtag_mm1                               ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 167 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 167 (167)           ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                 ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                  ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                              ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                  ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                      ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                             ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                             ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                       ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                            ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                       ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                         ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                            ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                              ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                       ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                               ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                    ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                         ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                      ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                      ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                               ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                  ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                          ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                     ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                          ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                            ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                               ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                  ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                          ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                     ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                          ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                            ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 506 (0)             ; 367 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|                                                                      ; 132 (132)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 28 (28)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|                                                                         ; 101 (52)            ; 22 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent                                                                                                                                                                                                                          ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 49 (49)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|                                                                   ; 142 (0)             ; 158 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 142 (140)           ; 158 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 28 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 70 (65)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 770 (0)             ; 580 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 27 (27)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 28 (28)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|                                                                         ; 59 (59)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|                                                                           ; 29 (29)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|                                                                ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|                                                                  ; 24 (24)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                                                      ; 80 (47)             ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                       ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 33 (33)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                 ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 57 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 57 (56)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|                                                                      ; 74 (0)              ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 74 (73)             ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|                                                             ; 46 (0)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 46 (45)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                              ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                        ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_master_agent:jtag_mm1_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 21 (5)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:qsys_alu_0_s1_agent|                                                                                ; 28 (11)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:systemid_control_slave_agent|                                                                       ; 20 (3)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:qsys_alu_0_s1_translator|                                                                      ; 3 (3)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:systemid_control_slave_translator|                                                             ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                                                               ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                                                               ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 19 (18)             ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                 ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 39 (35)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|                                                                         ; 78 (71)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux_002          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                               ; altera_merlin_arb_adder                           ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002|                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;       |soc_system_onchip_memory:onchip_memory|                                                                                          ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                       ; soc_system_onchip_memory                          ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_4hn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated                                                                                                                                                                                                                              ; altsyncram_4hn1                                   ; work         ;
;       |soc_system_rst_controller:rst_controller|                                                                                        ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                     ; soc_system_rst_controller                         ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                              ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                               ; altera_reset_synchronizer                         ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_rst_controller_001:rst_controller_001|                                                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                             ; soc_system_rst_controller_001                     ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kb84:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 900          ; 64           ; 900          ; 57600  ; None                         ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; soc_system_onchip_memory.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE10Nano_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0                                                                                                                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_hps                        ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps                                                                                                                                                                                                                                    ; soc_system.qsys ;
; Altera ; altera_hps_io                     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                      ; soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_jtag_avalon_master         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1                                                                                                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                    ; soc_system.qsys ;
; Altera ; channel_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo                                                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                    ; soc_system.qsys ;
; Altera ; channel_adapter                   ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_p2b_adapter:p2b_adapter                                                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller                                                                                                                                                                                   ; soc_system.qsys ;
; Altera ; timing_adapter                    ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_timing_adt:timing_adt                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys ;
; Altera ; error_adapter                     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                       ; soc_system.qsys ;
; Altera ; error_adapter                     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                   ; soc_system.qsys ;
; Altera ; error_adapter                     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                   ; soc_system.qsys ;
; Altera ; error_adapter                     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                            ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent                                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                            ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter       ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_onchip_memory:onchip_memory                                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_pll                        ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                       ; soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_avalon_sysid_qsys          ; 18.0    ; N/A          ; N/A          ; |DE10Nano_System|soc_system:u0|soc_system_SystemID:systemid                                                                                                                                                                                                                          ; soc_system.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state ;
+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; Name     ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0  ;
+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1         ;
; state.s2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1         ;
; state.s3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1         ;
; state.s4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1         ;
; state.s5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; state.s6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; state.s7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
+----------+----------+----------+----------+----------+----------+----------+----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                   ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                   ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                   ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                   ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                   ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 85                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                    ;
+-------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; Latch Name                                                              ; Latch Enable Signal                                                 ; Free of Timing Hazards ;
+-------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|WideOr0  ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31] ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]  ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|state.s6 ; yes                    ;
; Number of user-specified and inferred latches = 64                      ;                                                                     ;                        ;
+-------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|locked[0..2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69,97,98]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69,97,98]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[4..6,11,14,15,17,19,25]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,133]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[32..63]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[32..63]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..2,4..7]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][0]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][1]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][2]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][3]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][4]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][5]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][6]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][7]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][8]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][9]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][10]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][11]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][12]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][13]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][14]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][15]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][16]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][17]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][0]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][0]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][1]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][1]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][2]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][2]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][3]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][3]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][4]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][4]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][5]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][5]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][6]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][6]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][7]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][7]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][8]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][8]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][9]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][9]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][10]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][10]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][11]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][11]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][12]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][12]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][13]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][13]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][14]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][14]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][15]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][15]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][16]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][16]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][17]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][17]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][18]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][18]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][19]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][19]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][20]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][20]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][21]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][21]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][22]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][22]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][23]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][23]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][24]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][24]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][25]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][25]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][26]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][26]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][27]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][27]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][28]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][28]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][29]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][29]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][30]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][30]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_lh_pl[0][31]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_hl_pl[0][31]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~add_lh_hlmac_pl[0][33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~add_lh_hlmac_pl[0][34]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~add_lh_hlmac_pl[0][35]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~add_lh_hlmac_pl[0][36]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~add_lh_hlmac_pl[0][37]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                            ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                               ; Merged with soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[12,18,29]                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[31]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[0,2,3,7,10,13,21,24,28]                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[30]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[1][64]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[1][65]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[0,1]                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[2]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[1,8,9,16,20,22,23,26,27]                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|last_channel[2]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                               ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent|hold_waitrequest                                                                                                                   ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                    ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator|waitrequest_reset_override                                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|waitrequest_reset_override                                                                                         ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[0][33]                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][105]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][102]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[0][65]                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[0][64]                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][105]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][102]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                  ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]    ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][108]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][109]                                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][98]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[1][65]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][133]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[0][64]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][133]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][109]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][108]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..31]                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6] ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6]      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..31]                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..29]             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..31]       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..31]            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][125]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][125]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 769                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]               ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],               ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],               ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                                                        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                                                         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                                                         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                                                         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                                                         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],         ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]            ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],              ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                     ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0]                                                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70],                 ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                   ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg            ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][110],                                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][110],                                                                                                                ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][109],                                                                                                                ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][108],                                                                                                                ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][75],                                                                                                           ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][75],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][74],                                                                                                           ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                            ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75],                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][75],                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][75],                                                                                                                    ;
;                                                                                                                                                                                                                                             ;                           ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]                        ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[1][98],                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][98]                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[133]                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][133],                                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][133]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]               ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][125],                                                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][125]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem[0][74],                                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[1][33]                                                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo|mem[0][32]                                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]               ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                            ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                             ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                             ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                         ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                     ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                              ; Stuck at GND              ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[1][65]                                                                                                             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo|mem[0][64]                                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[11]                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                 ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]             ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                       ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[25]                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                        ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13255 ;
; Number of registers using Synchronous Clear  ; 214   ;
; Number of registers using Synchronous Load   ; 1159  ;
; Number of registers using Asynchronous Clear ; 5083  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4178  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]                                                                                                                                                                                                                                                                                     ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]                                                                                                                                                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                      ; 18      ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                     ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                 ; 25      ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                               ; 1       ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                    ; 45      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 4       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                    ; 54      ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                            ; 4       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                               ; 2       ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                            ; 215     ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ; 11      ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                               ; 1       ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                 ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                 ; 1       ;
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                          ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 56                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+
; Register Name                                                                                    ; Megafunction                                                                    ; Type ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+
; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|show_byte[0]                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|show_reg[29]                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator|wait_latency_counter[1]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE10Nano_System|AD1939_spi_clatch_counter[0]                                                                                                                                                                                                                       ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[24]                                                                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[1]                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                       ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo|mem                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|src_channel[0]                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector6                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|Selector8                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|Selector1                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|Selector14                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Selector5                                                                                                                                                                               ;
; 7:1                ; 32 bits   ; 128 LEs       ; 160 LEs              ; -32 LEs                ; No         ; |DE10Nano_System|soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Selector65                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10Nano_System|soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for Top-level Entity: |DE10Nano_System ;
+-----------------------+-----------------+------+----------+
; Assignment            ; Value           ; From ; To       ;
+-----------------------+-----------------+------+----------+
; IO_STANDARD           ; 3.3-V LVTTL     ; -    ; ubuf1    ;
; CURRENT_STRENGTH_NEW  ; maximum current ; -    ; ubuf1    ;
; WEAK_PULL_UP_RESISTOR ; ON              ; -    ; ubuf1    ;
; IO_STANDARD           ; 3.3-V LVTTL     ; -    ; ubuf2    ;
; CURRENT_STRENGTH_NEW  ; maximum current ; -    ; ubuf2    ;
; WEAK_PULL_UP_RESISTOR ; ON              ; -    ; ubuf2    ;
+-----------------------+-----------------+------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                            ;
; IP_TOOL_VERSION                       ; 18.0                  ; -    ; -                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                               ;
; IP_TOOL_VERSION                       ; 18.0                             ; -    ; -                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.0              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                         ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                        ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                      ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
; reference_clock_frequency            ; 12.288 MHz             ; String                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                    ;
; pll_type                             ; General                ; String                                                                    ;
; pll_subtype                          ; General                ; String                                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                            ;
; operation_mode                       ; direct                 ; String                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                            ;
; output_clock_frequency0              ; 98.304000 MHz          ; String                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                            ;
; clock_name_0                         ;                        ; String                                                                    ;
; clock_name_1                         ;                        ; String                                                                    ;
; clock_name_2                         ;                        ; String                                                                    ;
; clock_name_3                         ;                        ; String                                                                    ;
; clock_name_4                         ;                        ; String                                                                    ;
; clock_name_5                         ;                        ; String                                                                    ;
; clock_name_6                         ;                        ; String                                                                    ;
; clock_name_7                         ;                        ; String                                                                    ;
; clock_name_8                         ;                        ; String                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; F2S_Width      ; 3     ; Signed Integer                                       ;
; S2F_Width      ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                          ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                 ;
; PLI_PORT       ; 50000 ; Signed Integer                                                 ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                            ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                            ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                            ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                    ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                    ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                            ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                            ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                           ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                       ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                       ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                    ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                    ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                    ;
; FAST_VER              ; 0     ; Signed Integer                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory:onchip_memory ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 64                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 13                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 8192                         ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 8                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; soc_system_onchip_memory.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 8192                         ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4hn1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                             ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                             ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                             ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                             ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                             ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                             ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                             ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                             ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                             ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                             ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                     ;
; PKT_THREAD_ID_H           ; 146   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 135   ; Signed Integer                                                                                                             ;
; PKT_QOS_H                 ; 132   ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 132   ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 153   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 150   ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 129   ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 129   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 130   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 130   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 149   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 147   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 133   ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 134   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                           ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                           ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                           ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                           ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                           ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 133   ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 134   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 134   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 149   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 147   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 155   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 154   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 156   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 158   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 160   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 160   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 160   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 66    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 66    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 111   ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 159   ; Signed Integer                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 111   ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                        ;
; PKT_THREAD_ID_H           ; 112   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                ;
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 119   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 116   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                              ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                              ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                              ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 119   ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 116   ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 112   ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 99    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 98    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                               ;
; output_reset_sync_edges   ; deassert ; String                                                       ;
; sync_depth                ; 2        ; Signed Integer                                               ;
; reset_request_present     ; 1        ; Signed Integer                                               ;
; reset_req_wait_time       ; 1        ; Signed Integer                                               ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                               ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                               ;
; use_reset_request_in0     ; 0        ; Signed Integer                                               ;
; use_reset_request_in1     ; 0        ; Signed Integer                                               ;
; use_reset_request_in2     ; 0        ; Signed Integer                                               ;
; use_reset_request_in3     ; 0        ; Signed Integer                                               ;
; use_reset_request_in4     ; 0        ; Signed Integer                                               ;
; use_reset_request_in5     ; 0        ; Signed Integer                                               ;
; use_reset_request_in6     ; 0        ; Signed Integer                                               ;
; use_reset_request_in7     ; 0        ; Signed Integer                                               ;
; use_reset_request_in8     ; 0        ; Signed Integer                                               ;
; use_reset_request_in9     ; 0        ; Signed Integer                                               ;
; use_reset_request_in10    ; 0        ; Signed Integer                                               ;
; use_reset_request_in11    ; 0        ; Signed Integer                                               ;
; use_reset_request_in12    ; 0        ; Signed Integer                                               ;
; use_reset_request_in13    ; 0        ; Signed Integer                                               ;
; use_reset_request_in14    ; 0        ; Signed Integer                                               ;
; use_reset_request_in15    ; 0        ; Signed Integer                                               ;
; adapt_reset_request       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                       ;
; output_reset_sync_edges   ; deassert ; String                                                               ;
; sync_depth                ; 2        ; Signed Integer                                                       ;
; reset_request_present     ; 0        ; Signed Integer                                                       ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                       ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                       ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                       ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                       ;
; adapt_reset_request       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 2720                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                          ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 64                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                     ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_001:rst_controller_001"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                               ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qsys_alu_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qsys_alu_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systemid_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                   ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory:onchip_memory" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                             ;
+----------------+--------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                    ;
+-------------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                    ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1"                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps"                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; h2f_cold_rst_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_AWREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i"                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hps_f2h_debug_reset_req_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_f2h_warm_reset_req_reset_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_h2f_reset_reset_n           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_in_n               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hps_spim0_ssi_oe_n              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_1_n                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_2_n                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hps_spim0_ss_3_n                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 900                 ; 900              ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition        ;
+----------------------------------------------------+-------+
; Type                                               ; Count ;
+----------------------------------------------------+-------+
; arriav_ff                                          ; 2047  ;
;     CLR                                            ; 420   ;
;     CLR SLD                                        ; 15    ;
;     ENA                                            ; 212   ;
;     ENA CLR                                        ; 793   ;
;     ENA CLR SCLR                                   ; 77    ;
;     ENA CLR SLD                                    ; 36    ;
;     ENA SCLR                                       ; 58    ;
;     ENA SLD                                        ; 26    ;
;     SLD                                            ; 64    ;
;     plain                                          ; 346   ;
; arriav_hps_interface_boot_from_fpga                ; 1     ;
; arriav_hps_interface_clocks_resets                 ; 1     ;
; arriav_hps_interface_dbg_apb                       ; 1     ;
; arriav_hps_interface_fpga2hps                      ; 1     ;
; arriav_hps_interface_fpga2sdram                    ; 1     ;
; arriav_hps_interface_hps2fpga                      ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight         ; 1     ;
; arriav_hps_interface_interrupts                    ; 1     ;
; arriav_hps_interface_peripheral_i2c                ; 1     ;
; arriav_hps_interface_peripheral_spi_master         ; 1     ;
; arriav_hps_interface_tpiu_trace                    ; 1     ;
; arriav_io_ibuf                                     ; 2     ;
; arriav_io_obuf                                     ; 68    ;
; arriav_lcell_comb                                  ; 2465  ;
;     arith                                          ; 365   ;
;         0 data inputs                              ; 2     ;
;         1 data inputs                              ; 218   ;
;         2 data inputs                              ; 110   ;
;         3 data inputs                              ; 8     ;
;         4 data inputs                              ; 24    ;
;         5 data inputs                              ; 3     ;
;     extend                                         ; 26    ;
;         7 data inputs                              ; 26    ;
;     normal                                         ; 2042  ;
;         0 data inputs                              ; 3     ;
;         1 data inputs                              ; 60    ;
;         2 data inputs                              ; 132   ;
;         3 data inputs                              ; 535   ;
;         4 data inputs                              ; 595   ;
;         5 data inputs                              ; 287   ;
;         6 data inputs                              ; 430   ;
;     shared                                         ; 32    ;
;         2 data inputs                              ; 32    ;
; arriav_mac                                         ; 3     ;
; blackbox                                           ; 1     ;
;                 oc_system_hps_hps_io_border:border ; 1     ;
; boundary_port                                      ; 1171  ;
; stratixv_ram_block                                 ; 88    ;
;                                                    ;       ;
; Max LUT depth                                      ; 7.50  ;
; Average LUT depth                                  ; 2.48  ;
+----------------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_hps_io_border:border ;
+------------------------------------+------------------------------------------------+
; Type                               ; Count                                          ;
+------------------------------------+------------------------------------------------+
; arriav_clk_phase_select            ; 46                                             ;
; arriav_ddio_in                     ; 32                                             ;
; arriav_ddio_oe                     ; 4                                              ;
; arriav_ddio_out                    ; 252                                            ;
; arriav_delay_chain                 ; 124                                            ;
; arriav_dll                         ; 1                                              ;
; arriav_dqs_config                  ; 4                                              ;
; arriav_dqs_delay_chain             ; 4                                              ;
; arriav_dqs_enable_ctrl             ; 4                                              ;
; arriav_ff                          ; 36                                             ;
;     plain                          ; 36                                             ;
; arriav_hps_peripheral_emac         ; 1                                              ;
; arriav_hps_peripheral_gpio         ; 1                                              ;
; arriav_hps_peripheral_i2c          ; 1                                              ;
; arriav_hps_peripheral_sdmmc        ; 1                                              ;
; arriav_hps_peripheral_spi_master   ; 1                                              ;
; arriav_hps_peripheral_uart         ; 1                                              ;
; arriav_hps_peripheral_usb          ; 1                                              ;
; arriav_hps_sdram_pll               ; 1                                              ;
; arriav_io_config                   ; 40                                             ;
; arriav_io_ibuf                     ; 36                                             ;
; arriav_io_obuf                     ; 69                                             ;
; arriav_ir_fifo_userdes             ; 32                                             ;
; arriav_lcell_comb                  ; 1                                              ;
;     normal                         ; 1                                              ;
;         0 data inputs              ; 1                                              ;
; arriav_leveling_delay_chain        ; 40                                             ;
; arriav_lfifo                       ; 4                                              ;
; arriav_mem_phy                     ; 1                                              ;
; arriav_read_fifo_read_clock_select ; 32                                             ;
; arriav_vfifo                       ; 4                                              ;
; boundary_port                      ; 118                                            ;
; cyclonev_hmc                       ; 1                                              ;
; cyclonev_termination               ; 1                                              ;
; cyclonev_termination_logic         ; 1                                              ;
; stratixv_pseudo_diff_out           ; 5                                              ;
;                                    ;                                                ;
; Max LUT depth                      ; 0.00                                           ;
; Average LUT depth                  ; 0.00                                           ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; Top                                 ; 00:00:08     ;
; soc_system_hps_hps_io_border:border ; 00:00:01     ;
+-------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                            ; Details ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FPGA_CLK1_50                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                                                                                                                                                                                                 ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|a[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|a_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|b[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|c[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|opcode[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|a[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|b[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|c[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|opcode[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|reset          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|reset          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_add[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_and[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_dec[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][0]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][0]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][10]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][10]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][11]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][11]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][12]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][12]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][13]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][13]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][14]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][14]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][15]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][15]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][16]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][16]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][17]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][17]                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~1                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~1                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~5                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~5                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][1]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][1]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~9                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~9                                                                                                                                                           ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~13                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~13                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~17                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~17                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~21                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~21                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~25                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~25                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~29                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~29                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~33                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~33                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~37                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~37                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~41                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~41                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~45                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~45                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][2]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][2]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~49                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~49                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~53                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~53                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~57                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~57                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~61                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~61                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~65                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~65                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~69                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~69                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~73                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~73                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~77                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~77                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~81                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~81                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~85                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~85                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][3]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][3]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~89                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~89                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~93                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~93                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~97                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~97                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~101                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~101                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~105                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~105                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~109                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~109                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~113                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~113                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~117                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~117                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~121                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~121                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~125                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~125                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][4]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][4]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~129                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~129                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~133                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~133                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~137                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~137                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~141                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~141                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~145                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~145                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~149                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~149                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~153                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~153                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~157                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~157                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~161                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~161                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~165                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~165                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][5]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][5]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~169                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~169                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~173                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~173                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~177                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~177                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~181                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~181                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][6]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][6]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][7]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][7]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][8]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][8]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][9]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_mul[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|Mult0~mult_ll_pl[0][9]                                                                                                                                            ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_pas[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[0]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[10]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[11]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[12]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[13]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[14]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[15]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[16]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[17]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[18]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[19]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[1]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[20]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[21]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[22]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[23]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[24]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[25]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[26]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[27]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[28]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[29]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[2]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[30]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[31]                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[3]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[4]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[5]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[6]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[7]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[8]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_sub[9]                                                                                                                                                     ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_h[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_h[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[0]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[10]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[11]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[12]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[13]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[14]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[15]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[16]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[17]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[18]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[19]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[1]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[20]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[21]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[22]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[23]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[24]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[25]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[26]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[27]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[28]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[29]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[2]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[30]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[31]                                                                                                                                                      ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[3]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[4]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[5]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[6]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[7]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[8]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|result_l[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops|result_l[9]                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|Equal1~6_wirecell                                                                                                                                              ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|Equal1~6_wirecell                                                                                                                                              ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|status[1]~0                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|status[1]~0                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|Equal0~6                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus|Equal0~6                                                                                                                                                       ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_a[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|swap_b[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_address[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_readdata[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|avs_s1_writedata[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:qsys_alu_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]          ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[0]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[12]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[16]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[20]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[24]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[28]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[4]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[8]~_wirecell                                                                                                                                                                         ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|b_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[0]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[10]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[11]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[12]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[13]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[14]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[15]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[16]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[17]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[18]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[19]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[1]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[20]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[21]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[22]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[23]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[24]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[25]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[26]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[27]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[28]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[29]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[2]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[30]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[31]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[3]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[4]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[5]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[6]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[7]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[8]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|c_reg[9]                                                                                                                                                                                   ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[0]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[0]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[1]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[1]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[2]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[2]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[3]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[3]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[4]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[4]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[5]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[5]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[6]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[6]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[7]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|leds[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|leds[7]                                                                                                                                                                                    ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[0]~_wirecell                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[1]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|opcode[2]                                                                                                                                                                                  ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[0]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[0]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[1]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[1]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[2]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[2]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[3]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[3]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[4]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[4]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[5]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[5]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[6]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[6]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[7]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_byte[7]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[0]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[0]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[10]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[10]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[11]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[11]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[12]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[12]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[13]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[13]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[14]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[14]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[15]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[15]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[16]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[16]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[17]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[17]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[18]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[18]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[18]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[19]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[19]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[19]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[1]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[1]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[20]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[20]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[20]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[21]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[21]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[21]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[22]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[22]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[22]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[23]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[23]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[23]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[24]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[24]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[24]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[25]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[25]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[25]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[26]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[26]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[26]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[27]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[27]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[27]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[28]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[28]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[28]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[29]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[29]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[29]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[2]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[2]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[30]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[30]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[30]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[31]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[31]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[31]                                                                                                                                                                               ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[3]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[3]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[4]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[4]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[5]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[5]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[6]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[6]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[7]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[7]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[8]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[8]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[9]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|qsys_alu:qsys_alu_0|show_reg[9]                                                                                                                                                                                ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                                                                                                                                                        ; N/A     ;
; soc_system:u0|qsys_alu:qsys_alu_0|switches[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                                                                                                                                                        ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                          ; N/A     ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 11 11:19:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/alex/Documents/SOC_FPGA/final_project1/qsys_alu.vhd
    Info (12022): Found design unit 1: qsys_alu-qsys_alu_arch File: /home/alex/Documents/SOC_FPGA/final_project1/qsys_alu.vhd Line: 32
    Info (12023): Found entity 1: qsys_alu File: /home/alex/Documents/SOC_FPGA/final_project1/qsys_alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd
    Info (12022): Found design unit 1: status_reg-status_arch File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 26
    Info (12023): Found entity 1: status_reg File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd
    Info (12022): Found design unit 1: operations-operations_arch File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 29
    Info (12023): Found entity 1: operations File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd Line: 30
    Info (12023): Found entity 1: alu File: /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd
    Info (12022): Found design unit 1: soc_system-rtl File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 101
    Info (12023): Found entity 1: soc_system File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller-rtl File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller_001.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller_001-rtl File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller_001 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_005 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_003 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/qsys_alu.vhd
    Info (12022): Found design unit 1: qsys_alu-qsys_alu_arch File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd Line: 32
    Info (12023): Found entity 1: qsys_alu File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory.v
    Info (12023): Found entity 1: soc_system_onchip_memory File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1.v
    Info (12023): Found entity 1: soc_system_jtag_mm1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_jtag_mm1_p2b_adapter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_jtag_mm1_b2p_adapter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv
    Info (12023): Found entity 1: soc_system_jtag_mm1_timing_adt File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps.v
    Info (12023): Found entity 1: soc_system_hps File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_hps_io File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_hps_io_border File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_fpga_interfaces File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_SystemID.v
    Info (12023): Found entity 1: soc_system_SystemID File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_SystemID.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v
    Info (12023): Found entity 1: soc_system_PLL_using_AD1939_MCLK File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file DE10Nano_System.vhd
    Info (12022): Found design unit 1: DE10Nano_System-DE10Nano_arch File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 205
    Info (12023): Found entity 1: DE10Nano_System File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 20
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE10Nano_System" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE10Nano_System.vhd(98): used implicit default value for signal "AD1939_DAC_DBCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at DE10Nano_System.vhd(99): used implicit default value for signal "AD1939_DAC_DLRCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at DE10Nano_System.vhd(100): used implicit default value for signal "AD1939_DAC_DSDATA1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at DE10Nano_System.vhd(116): used implicit default value for signal "INMP621_mic_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at DE10Nano_System.vhd(333): object "hps_h2f_reset" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 333
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 385
Info (12128): Elaborating entity "soc_system_PLL_using_AD1939_MCLK" for hierarchy "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 774
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v Line: 85
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_PLL_using_AD1939_MCLK.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "12.288 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "98.304000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_SystemID" for hierarchy "soc_system:u0|soc_system_SystemID:systemid" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 782
Info (12128): Elaborating entity "soc_system_hps" for hierarchy "soc_system:u0|soc_system_hps:hps" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 790
Info (12128): Elaborating entity "soc_system_hps_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v Line: 370
Info (12128): Elaborating entity "soc_system_hps_hps_io" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps.v Line: 435
Info (12128): Elaborating entity "soc_system_hps_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io.v Line: 137
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv Line: 378
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_jtag_mm1" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 993
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_jtag_mm1_timing_adt" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_timing_adt:timing_adt" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_jtag_mm1_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_bytes_to_packets:b2p" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_st_packets_to_bytes:p2b" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_jtag_mm1_b2p_adapter" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_b2p_adapter:b2p_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_jtag_mm1_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_jtag_mm1_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_jtag_mm1_p2b_adapter" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|soc_system_jtag_mm1_p2b_adapter:p2b_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_mm1.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_jtag_uart" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1013
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_onchip_memory" for hierarchy "soc_system:u0|soc_system_onchip_memory:onchip_memory" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1027
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4hn1.tdf
    Info (12023): Found entity 1: altsyncram_4hn1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_4hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4hn1" for hierarchy "soc_system:u0|soc_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4hn1:auto_generated" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_alu" for hierarchy "soc_system:u0|qsys_alu:qsys_alu_0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1042
Warning (10492): VHDL Process Statement warning at qsys_alu.vhd(105): signal "avs_s1_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd Line: 105
Warning (10492): VHDL Process Statement warning at qsys_alu.vhd(121): signal "avs_s1_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd Line: 121
Info (12128): Elaborating entity "alu" for hierarchy "soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/qsys_alu.vhd Line: 65
Info (12128): Elaborating entity "operations" for hierarchy "soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|operations:Uops" File: /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd Line: 66
Warning (10492): VHDL Process Statement warning at operations.vhd(80): signal "result_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 80
Warning (10492): VHDL Process Statement warning at operations.vhd(81): signal "result_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 81
Warning (10492): VHDL Process Statement warning at operations.vhd(84): signal "result_sub" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 84
Warning (10492): VHDL Process Statement warning at operations.vhd(85): signal "result_sub" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 85
Warning (10492): VHDL Process Statement warning at operations.vhd(88): signal "result_mul" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 88
Warning (10492): VHDL Process Statement warning at operations.vhd(89): signal "result_mul" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 89
Warning (10492): VHDL Process Statement warning at operations.vhd(92): signal "result_dec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 92
Warning (10492): VHDL Process Statement warning at operations.vhd(95): signal "result_pas" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 95
Warning (10492): VHDL Process Statement warning at operations.vhd(100): signal "result_and" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 100
Warning (10631): VHDL Process Statement warning at operations.vhd(72): inferring latch(es) for signal or variable "result_l", which holds its previous value in one or more paths through the process File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Warning (10631): VHDL Process Statement warning at operations.vhd(72): inferring latch(es) for signal or variable "result_h", which holds its previous value in one or more paths through the process File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[0]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[1]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[2]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[3]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[4]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[5]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[6]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[7]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[8]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[9]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[10]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[11]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[12]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[13]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[14]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[15]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[16]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[17]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[18]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[19]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[20]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[21]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[22]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[23]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[24]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[25]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[26]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[27]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[28]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[29]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[30]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_h[31]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[0]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[1]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[2]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[3]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[4]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[5]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[6]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[7]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[8]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[9]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[10]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[11]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[12]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[13]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[14]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[15]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[16]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[17]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[18]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[19]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[20]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[21]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[22]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[23]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[24]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[25]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[26]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[27]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[28]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[29]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[30]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (10041): Inferred latch for "result_l[31]" at operations.vhd(72) File: /home/alex/Documents/SOC_FPGA/final_project1/operations.vhd Line: 72
Info (12128): Elaborating entity "status_reg" for hierarchy "soc_system:u0|qsys_alu:qsys_alu_0|alu:Ualu|status_reg:Ustatus" File: /home/alex/Documents/SOC_FPGA/final_project1/alu.vhd Line: 78
Warning (10492): VHDL Process Statement warning at status_reg.vhd(46): signal "f_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 46
Warning (10492): VHDL Process Statement warning at status_reg.vhd(53): signal "f_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 53
Warning (10492): VHDL Process Statement warning at status_reg.vhd(68): signal "z_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 68
Warning (10492): VHDL Process Statement warning at status_reg.vhd(68): signal "n_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 68
Warning (10492): VHDL Process Statement warning at status_reg.vhd(68): signal "f_flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 68
Warning (10631): VHDL Process Statement warning at status_reg.vhd(36): inferring latch(es) for signal or variable "n_flag", which holds its previous value in one or more paths through the process File: /home/alex/Documents/SOC_FPGA/final_project1/status_reg.vhd Line: 36
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1056
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 233
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 361
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 445
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 486
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 527
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 543
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 575
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 625
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 642
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 682
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 705
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 722
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 768
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1106
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_mm1_master_translator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 465
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 529
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systemid_control_slave_translator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 593
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qsys_alu_0_s1_translator" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 657
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 785
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_mm1_master_agent" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 866
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 950
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 991
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1032
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1380
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 186
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1412
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1428
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_005" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1460
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_005_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1510
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1610
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1739
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1785
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1808
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1860
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1883
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1935
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1964
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2010
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2039
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1172
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1180
Info (12128): Elaborating entity "soc_system_rst_controller" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1187
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "soc_system_rst_controller_001" for hierarchy "soc_system:u0|soc_system_rst_controller_001:rst_controller_001" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system.vhd Line: 1252
Warning (10541): VHDL Signal Declaration warning at soc_system_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kb84.tdf
    Info (12023): Found entity 1: altsyncram_kb84 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_kb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/mux_clc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info (12023): Found entity 1: cntr_0ci File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_0ci.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_pac.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_iti.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_u8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.12.11.11:19:59 Progress: Loading sld6377880d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/ip/sld6377880d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "soc_system:u0|soc_system_PLL_using_AD1939_MCLK:pll_using_ad1939_mclk|altera_pll:altera_pll_i|outclk_wire[0]" File: /usr/local/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_mm1:jtag_mm1|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_I2C0_SCLK" has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 178
    Warning (13040): bidirectional pin "HPS_I2C0_SDAT" has no driver File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 179
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 151
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 160
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 161
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 161
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 161
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 161
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 162
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 162
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 162
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 162
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 169
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 171
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 177
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 180
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 181
    Warning (13010): Node "HPS_KEY~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 182
    Warning (13010): Node "HPS_LED~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 183
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 184
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 186
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 187
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 187
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 187
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 187
    Warning (13010): Node "HPS_SPIM_SS~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 191
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 194
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AD1939_RST_CODEC_n" is stuck at VCC File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 87
    Warning (13410): Pin "AD1939_DAC_DBCLK" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 98
    Warning (13410): Pin "AD1939_DAC_DLRCLK" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 99
    Warning (13410): Pin "AD1939_DAC_DSDATA1" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 100
    Warning (13410): Pin "TPA6130_power_off" is stuck at VCC File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 109
    Warning (13410): Pin "INMP621_mic_CLK" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 116
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 141
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 142
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 143
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 380 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/output_files/DE10Nano_System.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 1833 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 36 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 27
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 28
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 39
    Warning (15610): No output dependent on input pin "AD1939_MCLK" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 86
    Warning (15610): No output dependent on input pin "AD1939_ADC_ABCLK" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 94
    Warning (15610): No output dependent on input pin "AD1939_ADC_ALRCLK" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 95
    Warning (15610): No output dependent on input pin "AD1939_ADC_ASDATA2" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 96
    Warning (15610): No output dependent on input pin "INMP621_mic_DATA" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 117
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/DE10Nano_System.vhd Line: 144
Info (21057): Implemented 17126 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 131 bidirectional pins
    Info (21061): Implemented 15249 logic cells
    Info (21064): Implemented 988 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 1553 megabytes
    Info: Processing ended: Wed Dec 11 11:23:39 2019
    Info: Elapsed time: 00:04:18
    Info: Total CPU time (on all processors): 00:04:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/alex/Documents/SOC_FPGA/final_project1/quartus_project/AudioMini_Passthrough/output_files/DE10Nano_System.map.smsg.


