

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Mon Jan 24 01:56:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|      7|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      7|     71|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_98_p2          |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_92_p2         |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |bus_res_blk_n_W          |   9|          2|    1|          2|
    |i_1_fu_50                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_50                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_21_1|  return value|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|sext_ln21               |   in|   30|     ap_none|                               sext_ln21|        scalar|
|bitcast_ln23            |   in|   32|     ap_none|                            bitcast_ln23|        scalar|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bitcast_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitcast_ln23"   --->   Operation 6 'read' 'bitcast_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln21"   --->   Operation 7 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln21_cast = sext i30 %sext_ln21_read"   --->   Operation 8 'sext' 'sext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [mk1/test4.c:21]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln21_cast" [mk1/test4.c:21]   --->   Operation 13 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i, i4 8" [mk1/test4.c:21]   --->   Operation 15 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln21 = add i4 %i, i4 1" [mk1/test4.c:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %.exitStub" [mk1/test4.c:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %i_1" [mk1/test4.c:21]   --->   Operation 19 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [mk1/test4.c:21]   --->   Operation 20 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln23_read, i4 15" [mk1/test4.c:23]   --->   Operation 21 'write' 'write_ln23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitcast_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1               (alloca           ) [ 010]
bitcast_ln23_read (read             ) [ 011]
sext_ln21_read    (read             ) [ 000]
sext_ln21_cast    (sext             ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
bus_res_addr      (getelementptr    ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln21         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln21          (add              ) [ 000]
br_ln21           (br               ) [ 000]
store_ln21        (store            ) [ 000]
specloopname_ln21 (specloopname     ) [ 000]
write_ln23        (write            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_res"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitcast_ln23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="bitcast_ln23_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitcast_ln23_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln21_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="30" slack="0"/>
<pin id="62" dir="0" index="1" bw="30" slack="0"/>
<pin id="63" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln21_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln23_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="1"/>
<pin id="69" dir="0" index="2" bw="32" slack="1"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln21_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="30" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bus_res_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_res_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln21_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln21_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln21_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="bitcast_ln23_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="bus_res_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_res_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="74" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="83" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="50" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="54" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="124"><net_src comp="86" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_res | {2 }
 - Input state : 
	Port: test_scalaire_Pipeline_VITIS_LOOP_21_1 : bus_res | {}
	Port: test_scalaire_Pipeline_VITIS_LOOP_21_1 : sext_ln21 | {1 }
	Port: test_scalaire_Pipeline_VITIS_LOOP_21_1 : bitcast_ln23 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		bus_res_addr : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		store_ln21 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln21_fu_98        |    0    |    13   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln21_fu_92       |    0    |    9    |
|----------|------------------------------|---------|---------|
|   read   | bitcast_ln23_read_read_fu_54 |    0    |    0    |
|          |   sext_ln21_read_read_fu_60  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln23_write_fu_66    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln21_cast_fu_74     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    22   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|bitcast_ln23_read_reg_116|   32   |
|   bus_res_addr_reg_121  |   32   |
|       i_1_reg_109       |    4   |
+-------------------------+--------+
|          Total          |   68   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   22   |
+-----------+--------+--------+
