module testeflecha(input clk,d,output q);

always @ (posedge clk)
q<=d;
endmodule