Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 07 10:47:48 2017
| Host         : Skipper-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file receiver_timing_summary_routed.rpt -rpx receiver_timing_summary_routed.rpx
| Design       : receiver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                   88        0.156        0.000                      0                   88        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.831        0.000                      0                   88        0.156        0.000                      0                   88        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X1Y18          FDRE                                         r  tempRegShiftHolder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  tempRegShiftHolder_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X1Y18          FDRE                                         r  tempRegShiftHolder_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  tempRegShiftHolder_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.890ns (22.792%)  route 3.015ns (77.208%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.510     9.053    tempRegShiftHolder
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.884    tempRegShiftHolder_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.894%)  route 2.998ns (77.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.493     9.036    tempRegShiftHolder
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.852    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.886    tempRegShiftHolder_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.894%)  route 2.998ns (77.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.493     9.036    tempRegShiftHolder
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.852    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.886    tempRegShiftHolder_reg[5]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.894%)  route 2.998ns (77.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.493     9.036    tempRegShiftHolder
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.852    masterClock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.886    tempRegShiftHolder_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.894%)  route 2.998ns (77.106%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.627     5.148    masterClock_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  cnt_reg[11]/Q
                         net (fo=3, routed)           1.005     6.671    cnt_reg[11]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     6.795 f  sc[1]_i_3/O
                         net (fo=1, routed)           0.797     7.593    sc[1]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.717 r  sc[1]_i_2/O
                         net (fo=23, routed)          0.702     8.419    cnt0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.124     8.543 r  tempRegShiftHolder[9]_i_1/O
                         net (fo=16, routed)          0.493     9.036    tempRegShiftHolder
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  masterClock (IN)
                         net (fo=0)                   0.000    10.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511    14.852    masterClock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.886    tempRegShiftHolder_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newdat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.586     1.469    masterClock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  bc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  bc_reg[0]/Q
                         net (fo=6, routed)           0.075     1.685    bc_reg__0[0]
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  newdat1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    p_0_out
    SLICE_X5Y18          FDRE                                         r  newdat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.855     1.982    masterClock_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  newdat1_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.092     1.574    newdat1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    masterClock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  tempRegShiftHolder_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tempRegShiftHolder_reg[2]/Q
                         net (fo=1, routed)           0.110     1.722    RecievedData_OBUF[1]
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.070     1.556    tempRegShiftHolder_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tempRegShiftHolder_reg[9]/Q
                         net (fo=2, routed)           0.122     1.735    tempRegShiftHolder_reg_n_0_[9]
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    masterClock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.071     1.556    tempRegShiftHolder_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tempRegShiftHolder_reg[4]/Q
                         net (fo=2, routed)           0.125     1.737    RecievedData_OBUF[3]
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     1.541    tempRegShiftHolder_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegTemp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.587     1.470    masterClock_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  sc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sc_reg[0]/Q
                         net (fo=7, routed)           0.131     1.742    sc_reg_n_0_[0]
    SLICE_X4Y17          LUT3 (Prop_lut3_I0_O)        0.048     1.790 r  shiftRegTemp_i_1/O
                         net (fo=1, routed)           0.000     1.790    shiftRegTemp_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  shiftRegTemp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.856     1.983    masterClock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  shiftRegTemp_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.107     1.590    shiftRegTemp_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.469%)  route 0.183ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    masterClock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  tempRegShiftHolder_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tempRegShiftHolder_reg[6]/Q
                         net (fo=2, routed)           0.183     1.796    RecievedData_OBUF[5]
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.066     1.551    tempRegShiftHolder_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tempRegShiftHolder_reg[5]/Q
                         net (fo=2, routed)           0.196     1.809    RecievedData_OBUF[4]
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    tempRegShiftHolder_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.471    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  tempRegShiftHolder_reg[4]/Q
                         net (fo=2, routed)           0.179     1.791    RecievedData_OBUF[3]
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[3]_lopt_replica/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.066     1.537    tempRegShiftHolder_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tempRegShiftHolder_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempRegShiftHolder_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.479%)  route 0.199ns (58.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    masterClock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tempRegShiftHolder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tempRegShiftHolder_reg[5]/Q
                         net (fo=2, routed)           0.199     1.812    RecievedData_OBUF[4]
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.857     1.984    masterClock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  tempRegShiftHolder_reg[4]_lopt_replica/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.072     1.557    tempRegShiftHolder_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    masterClock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.762    cnt_reg[6]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[4]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  masterClock (IN)
                         net (fo=0)                   0.000     0.000    masterClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  masterClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    masterClock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  masterClock_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    masterClock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { masterClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  masterClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    bc_cl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    bc_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    bc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    bc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    bc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    bc_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    bc_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    bc_cl_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    bc_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    bc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    bc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    bc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    bc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    bc_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    cnt_reg[5]/C



