{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512007210776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007210782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:00:10 2017 " "Processing started: Wed Nov 29 18:00:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007210782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007210782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007210782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512007211183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512007211183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qmult.v 2 2 " "Found 2 design units, including 2 entities, in source file qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "qmult.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_mult " "Found entity 2: Test_mult" {  } { { "qmult.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmult.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe8.v 2 2 " "Found 2 design units, including 2 entities, in source file pe8.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE8 " "Found entity 1: PE8" {  } { { "PE8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224958 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE8 " "Found entity 2: Test_PE8" {  } { { "PE8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE8.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe4.v 2 2 " "Found 2 design units, including 2 entities, in source file pe4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE4 " "Found entity 1: PE4" {  } { { "PE4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224960 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE4 " "Found entity 2: Test_PE4" {  } { { "PE4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE4.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qadd.v(20) " "Verilog HDL information at qadd.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007224964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qadd.v 2 2 " "Found 2 design units, including 2 entities, in source file qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224966 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_add " "Found entity 2: Test_add" {  } { { "qadd.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qadd.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "CNN.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224970 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "PE2.v(64) " "Verilog HDL Event Control warning at PE2.v(64): Event Control contains a complex event expression" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 64 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007224972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2.v 2 2 " "Found 2 design units, including 2 entities, in source file pe2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE2 " "Found entity 1: PE2" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224973 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_PE2 " "Found entity 2: Test_PE2" {  } { { "PE2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE2.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qmults.v(150) " "Verilog HDL information at qmults.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007224976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qmults.v 2 2 " "Found 2 design units, including 2 entities, in source file qmults.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmults " "Found entity 1: qmults" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224977 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestMultS " "Found entity 2: TestMultS" {  } { { "qmults.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/qmults.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crbar2.v 2 2 " "Found 2 design units, including 2 entities, in source file crbar2.v" { { "Info" "ISGN_ENTITY_NAME" "1 crbar2 " "Found entity 1: crbar2" {  } { { "crbar2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/crbar2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224979 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_crbar2 " "Found entity 2: Test_crbar2" {  } { { "crbar2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/crbar2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes16.v 1 1 " "Found 1 design units, including 1 entities, in source file benes16.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes16 " "Found entity 1: benes16" {  } { { "benes16.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes32.v 1 1 " "Found 1 design units, including 1 entities, in source file benes32.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes32 " "Found entity 1: benes32" {  } { { "benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.v 2 2 " "Found 2 design units, including 2 entities, in source file layer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer1 " "Found entity 1: layer1" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224992 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer1 " "Found entity 2: Test_layer1" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_read.v 1 1 " "Found 1 design units, including 1 entities, in source file file_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_read " "Found entity 1: file_read" {  } { { "file_read.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/file_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer2.v 2 2 " "Found 2 design units, including 2 entities, in source file layer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "layer2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224998 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer2 " "Found entity 2: Test_layer2" {  } { { "layer2.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer2.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007224998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007224998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer3.v 2 2 " "Found 2 design units, including 2 entities, in source file layer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer3 " "Found entity 1: layer3" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer3 " "Found entity 2: Test_layer3" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225005 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "time_counter.v(4) " "Verilog HDL Event Control warning at time_counter.v(4): Event Control contains a complex event expression" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 4 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007225007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225007 ""} { "Info" "ISGN_ENTITY_NAME" "2 time_counter_test " "Found entity 2: time_counter_test" {  } { { "time_counter.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/time_counter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEslab1 " "Found entity 1: PEslab1" {  } { { "Verilog4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file pe_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE_cont " "Found entity 1: PE_cont" {  } { { "PE_cont.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/PE_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes4.v 2 2 " "Found 2 design units, including 2 entities, in source file benes4.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes4 " "Found entity 1: benes4" {  } { { "benes4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225031 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_benes4 " "Found entity 2: Test_benes4" {  } { { "benes4.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes8.v 2 2 " "Found 2 design units, including 2 entities, in source file benes8.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes8 " "Found entity 1: benes8" {  } { { "benes8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225037 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_benes8 " "Found entity 2: Test_benes8" {  } { { "benes8.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_configure.v(199) " "Verilog HDL information at input_configure.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512007225039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i input_configure.v(4) " "Verilog HDL Declaration information at input_configure.v(4): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512007225040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_configure.v 2 2 " "Found 2 design units, including 2 entities, in source file input_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_configure " "Found entity 1: input_configure" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_input_configure " "Found entity 2: Test_input_configure" {  } { { "input_configure.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/input_configure.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225042 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/mux.v" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512007225044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer5.v 2 2 " "Found 2 design units, including 2 entities, in source file layer5.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer5 " "Found entity 1: layer5" {  } { { "layer5.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225050 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_layer5 " "Found entity 2: Test_layer5" {  } { { "layer5.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer5.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225050 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Test_benes32.v(156) " "Verilog HDL Event Control warning at Test_benes32.v(156): Event Control contains a complex event expression" {  } { { "Test_benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Test_benes32.v" 156 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1512007225055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_benes32.v 1 1 " "Found 1 design units, including 1 entities, in source file test_benes32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_benes32 " "Found entity 1: Test_benes32" {  } { { "Test_benes32.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/Test_benes32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "benes32_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file benes32_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 benes32_v1 " "Found entity 1: benes32_v1" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512007225058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007225058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin5_sig layer1.v(46) " "Verilog HDL Implicit Net warning at layer1.v(46): created implicit net for \"yin5_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin6_sig layer1.v(47) " "Verilog HDL Implicit Net warning at layer1.v(47): created implicit net for \"yin6_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin7_sig layer1.v(48) " "Verilog HDL Implicit Net warning at layer1.v(48): created implicit net for \"yin7_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin8_sig layer1.v(49) " "Verilog HDL Implicit Net warning at layer1.v(49): created implicit net for \"yin8_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin9_sig layer1.v(50) " "Verilog HDL Implicit Net warning at layer1.v(50): created implicit net for \"yin9_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin10_sig layer1.v(51) " "Verilog HDL Implicit Net warning at layer1.v(51): created implicit net for \"yin10_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin11_sig layer1.v(52) " "Verilog HDL Implicit Net warning at layer1.v(52): created implicit net for \"yin11_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin12_sig layer1.v(53) " "Verilog HDL Implicit Net warning at layer1.v(53): created implicit net for \"yin12_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin13_sig layer1.v(54) " "Verilog HDL Implicit Net warning at layer1.v(54): created implicit net for \"yin13_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin14_sig layer1.v(55) " "Verilog HDL Implicit Net warning at layer1.v(55): created implicit net for \"yin14_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin15_sig layer1.v(56) " "Verilog HDL Implicit Net warning at layer1.v(56): created implicit net for \"yin15_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin16_sig layer1.v(57) " "Verilog HDL Implicit Net warning at layer1.v(57): created implicit net for \"yin16_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin17_sig layer1.v(58) " "Verilog HDL Implicit Net warning at layer1.v(58): created implicit net for \"yin17_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin18_sig layer1.v(59) " "Verilog HDL Implicit Net warning at layer1.v(59): created implicit net for \"yin18_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin19_sig layer1.v(60) " "Verilog HDL Implicit Net warning at layer1.v(60): created implicit net for \"yin19_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225103 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin20_sig layer1.v(61) " "Verilog HDL Implicit Net warning at layer1.v(61): created implicit net for \"yin20_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225103 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin21_sig layer1.v(62) " "Verilog HDL Implicit Net warning at layer1.v(62): created implicit net for \"yin21_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin22_sig layer1.v(63) " "Verilog HDL Implicit Net warning at layer1.v(63): created implicit net for \"yin22_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin23_sig layer1.v(64) " "Verilog HDL Implicit Net warning at layer1.v(64): created implicit net for \"yin23_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin24_sig layer1.v(65) " "Verilog HDL Implicit Net warning at layer1.v(65): created implicit net for \"yin24_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin25_sig layer1.v(66) " "Verilog HDL Implicit Net warning at layer1.v(66): created implicit net for \"yin25_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin26_sig layer1.v(67) " "Verilog HDL Implicit Net warning at layer1.v(67): created implicit net for \"yin26_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin27_sig layer1.v(68) " "Verilog HDL Implicit Net warning at layer1.v(68): created implicit net for \"yin27_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin28_sig layer1.v(69) " "Verilog HDL Implicit Net warning at layer1.v(69): created implicit net for \"yin28_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin29_sig layer1.v(70) " "Verilog HDL Implicit Net warning at layer1.v(70): created implicit net for \"yin29_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin30_sig layer1.v(71) " "Verilog HDL Implicit Net warning at layer1.v(71): created implicit net for \"yin30_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin31_sig layer1.v(72) " "Verilog HDL Implicit Net warning at layer1.v(72): created implicit net for \"yin31_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225157 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "yin32_sig layer1.v(73) " "Verilog HDL Implicit Net warning at layer1.v(73): created implicit net for \"yin32_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225157 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin5_sig layer1.v(78) " "Verilog HDL Implicit Net warning at layer1.v(78): created implicit net for \"xin5_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin6_sig layer1.v(79) " "Verilog HDL Implicit Net warning at layer1.v(79): created implicit net for \"xin6_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin7_sig layer1.v(80) " "Verilog HDL Implicit Net warning at layer1.v(80): created implicit net for \"xin7_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin8_sig layer1.v(81) " "Verilog HDL Implicit Net warning at layer1.v(81): created implicit net for \"xin8_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin9_sig layer1.v(82) " "Verilog HDL Implicit Net warning at layer1.v(82): created implicit net for \"xin9_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin10_sig layer1.v(83) " "Verilog HDL Implicit Net warning at layer1.v(83): created implicit net for \"xin10_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin11_sig layer1.v(84) " "Verilog HDL Implicit Net warning at layer1.v(84): created implicit net for \"xin11_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin12_sig layer1.v(85) " "Verilog HDL Implicit Net warning at layer1.v(85): created implicit net for \"xin12_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin13_sig layer1.v(86) " "Verilog HDL Implicit Net warning at layer1.v(86): created implicit net for \"xin13_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin14_sig layer1.v(87) " "Verilog HDL Implicit Net warning at layer1.v(87): created implicit net for \"xin14_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225195 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin15_sig layer1.v(88) " "Verilog HDL Implicit Net warning at layer1.v(88): created implicit net for \"xin15_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin16_sig layer1.v(89) " "Verilog HDL Implicit Net warning at layer1.v(89): created implicit net for \"xin16_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin17_sig layer1.v(90) " "Verilog HDL Implicit Net warning at layer1.v(90): created implicit net for \"xin17_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin18_sig layer1.v(91) " "Verilog HDL Implicit Net warning at layer1.v(91): created implicit net for \"xin18_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin19_sig layer1.v(92) " "Verilog HDL Implicit Net warning at layer1.v(92): created implicit net for \"xin19_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin20_sig layer1.v(93) " "Verilog HDL Implicit Net warning at layer1.v(93): created implicit net for \"xin20_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin21_sig layer1.v(94) " "Verilog HDL Implicit Net warning at layer1.v(94): created implicit net for \"xin21_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin22_sig layer1.v(95) " "Verilog HDL Implicit Net warning at layer1.v(95): created implicit net for \"xin22_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin23_sig layer1.v(96) " "Verilog HDL Implicit Net warning at layer1.v(96): created implicit net for \"xin23_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin24_sig layer1.v(97) " "Verilog HDL Implicit Net warning at layer1.v(97): created implicit net for \"xin24_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin25_sig layer1.v(98) " "Verilog HDL Implicit Net warning at layer1.v(98): created implicit net for \"xin25_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin26_sig layer1.v(99) " "Verilog HDL Implicit Net warning at layer1.v(99): created implicit net for \"xin26_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin27_sig layer1.v(100) " "Verilog HDL Implicit Net warning at layer1.v(100): created implicit net for \"xin27_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin28_sig layer1.v(101) " "Verilog HDL Implicit Net warning at layer1.v(101): created implicit net for \"xin28_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin29_sig layer1.v(102) " "Verilog HDL Implicit Net warning at layer1.v(102): created implicit net for \"xin29_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225202 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin30_sig layer1.v(103) " "Verilog HDL Implicit Net warning at layer1.v(103): created implicit net for \"xin30_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin31_sig layer1.v(104) " "Verilog HDL Implicit Net warning at layer1.v(104): created implicit net for \"xin31_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xin32_sig layer1.v(105) " "Verilog HDL Implicit Net warning at layer1.v(105): created implicit net for \"xin32_sig\"" {  } { { "layer1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer1.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x7 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x7\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x8 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x8\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x9 layer3.v(43) " "Verilog HDL Implicit Net warning at layer3.v(43): created implicit net for \"x9\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x10 layer3.v(53) " "Verilog HDL Implicit Net warning at layer3.v(53): created implicit net for \"x10\"" {  } { { "layer3.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/layer3.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "benes32_v1 " "Elaborating entity \"benes32_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512007225394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crbar2 crbar2:c0 " "Elaborating entity \"crbar2\" for hierarchy \"crbar2:c0\"" {  } { { "benes32_v1.v" "c0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes16 benes16:b0 " "Elaborating entity \"benes16\" for hierarchy \"benes16:b0\"" {  } { { "benes32_v1.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes8 benes16:b0\|benes8:b0 " "Elaborating entity \"benes8\" for hierarchy \"benes16:b0\|benes8:b0\"" {  } { { "benes16.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes16.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "benes4 benes16:b0\|benes8:b0\|benes4:b0 " "Elaborating entity \"benes4\" for hierarchy \"benes16:b0\|benes8:b0\|benes4:b0\"" {  } { { "benes8.v" "b0" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007225470 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512007227521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512007227783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.map.smsg " "Generated suppressed messages file C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007228710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512007229040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512007229040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "790 " "Implemented 790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "138 " "Implemented 138 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512007229286 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512007229286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Implemented 524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512007229286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512007229286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007229338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:00:29 2017 " "Processing ended: Wed Nov 29 18:00:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007229338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007229338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007229338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512007229338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512007231617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007231623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:00:30 2017 " "Processing started: Wed Nov 29 18:00:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007231623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512007231623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512007231623 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512007231811 ""}
{ "Info" "0" "" "Project  = CNN" {  } {  } 0 0 "Project  = CNN" 0 0 "Fitter" 0 0 1512007231812 ""}
{ "Info" "0" "" "Revision = CNN" {  } {  } 0 0 "Revision = CNN" 0 0 "Fitter" 0 0 1512007231812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512007231921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512007231922 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CNN EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design CNN" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1512007232251 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1512007232251 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1512007232312 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1512007232312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512007232526 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512007232548 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512007232832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512007232832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512007232832 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512007232832 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512007232832 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512007232857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512007232857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512007232857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512007232857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512007232857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512007232857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512007232867 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "266 266 " "No exact pin location assignment(s) for 266 pins of 266 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512007233396 ""}
{ "Info" "ISTA_SDC_FOUND" "CNN.sdc " "Reading SDC File: 'CNN.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512007233728 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512007233757 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512007233757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512007233757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          clk " "   8.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512007233757 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512007233757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[0\]~reg0 " "Destination node yin1\[0\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[1\]~reg0 " "Destination node yin1\[1\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[2\]~reg0 " "Destination node yin1\[2\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[3\]~reg0 " "Destination node yin1\[3\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[4\]~reg0 " "Destination node yin1\[4\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[5\]~reg0 " "Destination node yin1\[5\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[6\]~reg0 " "Destination node yin1\[6\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[7\]~reg0 " "Destination node yin1\[7\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[8\]~reg0 " "Destination node yin1\[8\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yin1\[9\]~reg0 " "Destination node yin1\[9\]~reg0" {  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512007233870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512007233870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512007233870 ""}  } { { "benes32_v1.v" "" { Text "C:/Users/aaansari/Documents/Asilomar_2017/CNN/benes32_v1.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 0 { 0 ""} 0 1357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512007233870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512007234309 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512007234311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512007234311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512007234313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512007234317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512007234319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512007234319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512007234320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512007234391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512007234392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512007234392 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "265 unused 2.5V 137 128 0 " "Number of I/O pins in group: 265 (unused VREF, 2.5V VCCIO, 137 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512007234401 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512007234401 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512007234401 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512007234402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512007234402 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512007234402 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512007234692 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512007234710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512007235433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512007235593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512007235621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512007250933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512007250933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512007251387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "C:/Users/aaansari/Documents/Asilomar_2017/CNN/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 12 { 0 ""} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512007252485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512007252485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512007253085 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512007253085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512007253088 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512007253283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512007253298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512007253571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512007253571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512007253789 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512007254780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.fit.smsg " "Generated suppressed messages file C:/Users/aaansari/Documents/Asilomar_2017/CNN/output_files/CNN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512007255423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1398 " "Peak virtual memory: 1398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007255825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:00:55 2017 " "Processing ended: Wed Nov 29 18:00:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007255825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007255825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007255825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512007255825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512007257173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007257180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:00:57 2017 " "Processing started: Wed Nov 29 18:00:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007257180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512007257180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CNN -c CNN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512007257180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512007257511 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512007258137 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512007258168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007258381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:00:58 2017 " "Processing ended: Wed Nov 29 18:00:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007258381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007258381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007258381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512007258381 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512007259030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512007259741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007259747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:00:59 2017 " "Processing started: Wed Nov 29 18:00:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007259747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007259747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CNN -c CNN " "Command: quartus_sta CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007259747 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007259902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260089 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260149 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260149 ""}
{ "Info" "ISTA_SDC_FOUND" "CNN.sdc " "Reading SDC File: 'CNN.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260364 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007260389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007260405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.099 " "Worst-case setup slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clk  " "    0.099               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.666 " "Worst-case hold slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 clk  " "    0.666               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.648 " "Worst-case minimum pulse width slack is 3.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.648               0.000 clk  " "    3.648               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007260471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.099 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.099" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260521 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.099  " "Path #1: Setup slack is 0.099 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : yin4\[26\]~reg0 " "From Node    : yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : yin4\[26\] " "To Node      : yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      2.197  R        clock network delay " "     2.197      2.197  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.199     uTco  yin4\[26\]~reg0 " "     2.396      0.199     uTco  yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.000 FF  CELL  yin4\[26\]~reg0\|q " "     2.396      0.000 FF  CELL  yin4\[26\]~reg0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      0.415 FF    IC  yin4\[26\]~output\|i " "     2.811      0.415 FF    IC  yin4\[26\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      4.070 FF  CELL  yin4\[26\]~output\|o " "     6.881      4.070 FF  CELL  yin4\[26\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      0.000 FF  CELL  yin4\[26\] " "     6.881      0.000 FF  CELL  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      0.000  R        clock network delay " "     8.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980     -0.020           clock uncertainty " "     7.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980     -1.000  F  oExt  yin4\[26\] " "     6.980     -1.000  F  oExt  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.881 " "Data Arrival Time  :     6.881" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.980 " "Data Required Time :     6.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.099  " "Slack              :     0.099 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260522 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.666 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.666  " "Path #1: Hold slack is 0.666 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin3\[19\] " "From Node    : xin3\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x2\[19\] " "To Node      : x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin3\[19\] " "     0.000      0.000  R        xin3\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin3\[19\]~input\|i " "     0.000      0.000 RR    IC  xin3\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.636      0.636 RR  CELL  xin3\[19\]~input\|o " "     0.636      0.636 RR  CELL  xin3\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      2.136 RR    IC  x2\[19\]~feeder\|dataa " "     2.772      2.136 RR    IC  x2\[19\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.276 RR  CELL  x2\[19\]~feeder\|combout " "     3.048      0.276 RR  CELL  x2\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.000 RR    IC  x2\[19\]\|d " "     3.048      0.000 RR    IC  x2\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      0.059 RR  CELL  x2\[19\] " "     3.107      0.059 RR  CELL  x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      2.284  R        clock network delay " "     2.284      2.284  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      0.000           clock uncertainty " "     2.284      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.441      0.157      uTh  x2\[19\] " "     2.441      0.157      uTh  x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.107 " "Data Arrival Time  :     3.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.441 " "Data Required Time :     2.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.666  " "Slack              :     0.666 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007260529 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260529 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007260531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007260554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.853 " "Worst-case setup slack is 0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 clk  " "    0.853               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.518 " "Worst-case hold slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 clk  " "    0.518               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.646 " "Worst-case minimum pulse width slack is 3.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.646               0.000 clk  " "    3.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261192 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.853 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.853" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261240 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.853  " "Path #1: Setup slack is 0.853 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : yin4\[26\]~reg0 " "From Node    : yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : yin4\[26\] " "To Node      : yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      2.018  R        clock network delay " "     2.018      2.018  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.180     uTco  yin4\[26\]~reg0 " "     2.198      0.180     uTco  yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.000 FF  CELL  yin4\[26\]~reg0\|q " "     2.198      0.000 FF  CELL  yin4\[26\]~reg0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.366 FF    IC  yin4\[26\]~output\|i " "     2.564      0.366 FF    IC  yin4\[26\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      3.563 FF  CELL  yin4\[26\]~output\|o " "     6.127      3.563 FF  CELL  yin4\[26\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.000 FF  CELL  yin4\[26\] " "     6.127      0.000 FF  CELL  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      0.000  R        clock network delay " "     8.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980     -0.020           clock uncertainty " "     7.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980     -1.000  F  oExt  yin4\[26\] " "     6.980     -1.000  F  oExt  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.127 " "Data Arrival Time  :     6.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.980 " "Data Required Time :     6.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.853  " "Slack              :     0.853 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261240 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261240 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.518 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.518  " "Path #1: Hold slack is 0.518 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin1\[19\] " "From Node    : xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x0\[19\] " "To Node      : x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin1\[19\] " "     0.000      0.000  R        xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin1\[19\]~input\|i " "     0.000      0.000 RR    IC  xin1\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.531      0.531 RR  CELL  xin1\[19\]~input\|o " "     0.531      0.531 RR  CELL  xin1\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      2.044 RR    IC  x0\[19\]~feeder\|datad " "     2.575      2.044 RR    IC  x0\[19\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.114 RR  CELL  x0\[19\]~feeder\|combout " "     2.689      0.114 RR  CELL  x0\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.000 RR    IC  x0\[19\]\|d " "     2.689      0.000 RR    IC  x0\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.053 RR  CELL  x0\[19\] " "     2.742      0.053 RR  CELL  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      2.080  R        clock network delay " "     2.080      2.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000           clock uncertainty " "     2.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      0.144      uTh  x0\[19\] " "     2.224      0.144      uTh  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.742 " "Data Arrival Time  :     2.742" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.224 " "Data Required Time :     2.224" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.518  " "Slack              :     0.518 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261248 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261248 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007261250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.075 " "Worst-case setup slack is 2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075               0.000 clk  " "    2.075               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.443 " "Worst-case minimum pulse width slack is 3.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.443               0.000 clk  " "    3.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007261374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.075 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.075  " "Path #1: Setup slack is 2.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin2\[14\] " "From Node    : xin2\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x1\[14\] " "To Node      : x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000           launch edge time " "     4.000      4.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000  F        clock network delay " "     4.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000  F        xin2\[14\] " "     4.000      0.000  F        xin2\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000 FF    IC  xin2\[14\]~input\|i " "     4.000      0.000 FF    IC  xin2\[14\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.717      0.717 FF  CELL  xin2\[14\]~input\|o " "     4.717      0.717 FF  CELL  xin2\[14\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.019      2.302 FF    IC  x1\[14\]~feeder\|datac " "     7.019      2.302 FF    IC  x1\[14\]~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.152      0.133 FF  CELL  x1\[14\]~feeder\|combout " "     7.152      0.133 FF  CELL  x1\[14\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.152      0.000 FF    IC  x1\[14\]\|d " "     7.152      0.000 FF    IC  x1\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.202      0.050 FF  CELL  x1\[14\] " "     7.202      0.050 FF  CELL  x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.290      1.290  R        clock network delay " "     9.290      1.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.270     -0.020           clock uncertainty " "     9.270     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.277      0.007     uTsu  x1\[14\] " "     9.277      0.007     uTsu  x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.202 " "Data Arrival Time  :     7.202" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.277 " "Data Required Time :     9.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.075  " "Slack              :     2.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261419 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261429 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.328  " "Path #1: Hold slack is 0.328 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin1\[19\] " "From Node    : xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x0\[19\] " "To Node      : x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin1\[19\] " "     0.000      0.000  R        xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin1\[19\]~input\|i " "     0.000      0.000 RR    IC  xin1\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.268      0.268 RR  CELL  xin1\[19\]~input\|o " "     0.268      0.268 RR  CELL  xin1\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      1.391 RR    IC  x0\[19\]~feeder\|datad " "     1.659      1.391 RR    IC  x0\[19\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.065 RR  CELL  x0\[19\]~feeder\|combout " "     1.724      0.065 RR  CELL  x0\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000 RR    IC  x0\[19\]\|d " "     1.724      0.000 RR    IC  x0\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.031 RR  CELL  x0\[19\] " "     1.755      0.031 RR  CELL  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      1.343  R        clock network delay " "     1.343      1.343  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      0.000           clock uncertainty " "     1.343      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.427      0.084      uTh  x0\[19\] " "     1.427      0.084      uTh  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.755 " "Data Arrival Time  :     1.755" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.427 " "Data Required Time :     1.427" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.328  " "Slack              :     0.328 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007261430 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007261430 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007262004 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007262004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007262084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:01:02 2017 " "Processing ended: Wed Nov 29 18:01:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007262084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007262084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007262084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007262084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007263343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007263350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:01:03 2017 " "Processing started: Wed Nov 29 18:01:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007263350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512007263350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CNN -c CNN " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512007263350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512007264002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_6_1200mv_85c_slow.vo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_6_1200mv_85c_slow.vo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_6_1200mv_0c_slow.vo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_6_1200mv_0c_slow.vo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_min_1200mv_0c_fast.vo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_min_1200mv_0c_fast.vo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN.vo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN.vo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_6_1200mv_85c_v_slow.sdo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_6_1200mv_0c_v_slow.sdo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_min_1200mv_0c_v_fast.sdo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CNN_v.sdo C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/ simulation " "Generated file CNN_v.sdo in folder \"C:/Users/aaansari/Documents/Asilomar_2017/CNN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512007264890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007264943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:01:04 2017 " "Processing ended: Wed Nov 29 18:01:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007264943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007264943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007264943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512007264943 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512007265728 ""}
