

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7'
================================================================
* Date:           Thu May  9 15:24:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_7  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     849|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     189|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|     262|    1101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U79  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U80  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U81  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U82  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U83  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U84  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U85  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U86  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_3_2_32_1_1_U87        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_3_2_32_1_1_U88        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  32|  0| 189|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_586_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln70_1_fu_480_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln70_fu_474_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln71_1_fu_492_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln71_fu_486_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln72_1_fu_525_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln72_fu_519_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln73_1_fu_580_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln73_fu_574_p2       |         +|   0|  0|  64|          64|          64|
    |and_ln73_fu_568_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln70_1_fu_437_p2    |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln70_2_fu_316_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln70_fu_431_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln73_fu_554_p2      |      icmp|   0|  0|   9|           2|           2|
    |or_ln70_1_fu_443_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_404_p2        |        or|   0|  0|   2|           2|           1|
    |select_ln70_1_fu_461_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln70_fu_322_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln71_fu_341_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln72_1_fu_506_p3  |    select|   0|  0|  32|           1|          33|
    |select_ln72_fu_360_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln73_1_fu_534_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln73_2_fu_560_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln73_fu_383_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 849|         599|         810|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add143_111_fu_88         |   9|          2|   64|        128|
    |add156_112_fu_92         |   9|          2|   64|        128|
    |add176_113_fu_96         |   9|          2|   64|        128|
    |add193_114_fu_100        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_104                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  261|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add143_111_fu_88         |  64|   0|   64|          0|
    |add156_112_fu_92         |  64|   0|   64|          0|
    |add176_113_fu_96         |  64|   0|   64|          0|
    |add193_114_fu_100        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_104                 |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 262|   0|  262|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7|  return value|
|arr_25_reload          |   in|   64|     ap_none|                                     arr_25_reload|        scalar|
|arr_39                 |   in|   64|     ap_none|                                            arr_39|        scalar|
|arr_8_reload           |   in|   64|     ap_none|                                      arr_8_reload|        scalar|
|arr                    |   in|   64|     ap_none|                                               arr|        scalar|
|arg1_r_reload          |   in|   32|     ap_none|                                     arg1_r_reload|        scalar|
|arg1_r_2_reload        |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|tmp_16                 |   in|   31|     ap_none|                                            tmp_16|        scalar|
|tmp_17                 |   in|   31|     ap_none|                                            tmp_17|        scalar|
|arg1_r_7_cast          |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_5_cast          |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|arg1_r_4_reload        |   in|   31|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_3_reload        |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_1_reload        |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|add193_114_out         |  out|   64|      ap_vld|                                    add193_114_out|       pointer|
|add193_114_out_ap_vld  |  out|    1|      ap_vld|                                    add193_114_out|       pointer|
|add176_113_out         |  out|   64|      ap_vld|                                    add176_113_out|       pointer|
|add176_113_out_ap_vld  |  out|    1|      ap_vld|                                    add176_113_out|       pointer|
|add156_112_out         |  out|   64|      ap_vld|                                    add156_112_out|       pointer|
|add156_112_out_ap_vld  |  out|    1|      ap_vld|                                    add156_112_out|       pointer|
|add143_111_out         |  out|   64|      ap_vld|                                    add143_111_out|       pointer|
|add143_111_out_ap_vld  |  out|    1|      ap_vld|                                    add143_111_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add143_111 = alloca i32 1"   --->   Operation 4 'alloca' 'add143_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add156_112 = alloca i32 1"   --->   Operation 5 'alloca' 'add156_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add176_113 = alloca i32 1"   --->   Operation 6 'alloca' 'add176_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add193_114 = alloca i32 1"   --->   Operation 7 'alloca' 'add193_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 9 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 10 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_4_reload"   --->   Operation 11 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 12 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 13 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_17_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %tmp_17"   --->   Operation 14 'read' 'tmp_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_16_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %tmp_16"   --->   Operation 15 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 16 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_reload"   --->   Operation 17 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr"   --->   Operation 18 'read' 'arr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_8_reload"   --->   Operation 19 'read' 'arr_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_39_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_39"   --->   Operation 20 'read' 'arr_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_25_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_25_reload"   --->   Operation 21 'read' 'arr_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_25_reload_read, i64 %add193_114"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_39_read, i64 %add176_113"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_8_reload_read, i64 %add156_112"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_read, i64 %add143_111"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d1.cpp:64]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 2" [d1.cpp:64]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %tmp, void %for.body122.split, void %for.end199.exitStub" [d1.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%add143_111_load = load i64 %add143_111" [d1.cpp:70]   --->   Operation 31 'load' 'add143_111_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%add156_112_load = load i64 %add156_112" [d1.cpp:71]   --->   Operation 32 'load' 'add156_112_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add176_113_load = load i64 %add176_113" [d1.cpp:72]   --->   Operation 33 'load' 'add176_113_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%add193_114_load = load i64 %add193_114" [d1.cpp:73]   --->   Operation 34 'load' 'add193_114_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i3 %i_1" [d1.cpp:64]   --->   Operation 35 'trunc' 'trunc_ln64' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:66]   --->   Operation 36 'specpipeline' 'specpipeline_ln66' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d1.cpp:64]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d1.cpp:64]   --->   Operation 38 'specloopname' 'specloopname_ln64' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_reload_read, i32 0, i32 %arg1_r_2_reload_read, i2 %trunc_ln64" [d1.cpp:70]   --->   Operation 39 'mux' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %tmp_s" [d1.cpp:70]   --->   Operation 40 'zext' 'zext_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.54ns)   --->   "%icmp_ln70_2 = icmp_eq  i2 %trunc_ln64, i2 0" [d1.cpp:70]   --->   Operation 41 'icmp' 'icmp_ln70_2' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln70 = select i1 %icmp_ln70_2, i31 %tmp_16_read, i31 %tmp_17_read" [d1.cpp:70]   --->   Operation 42 'select' 'select_ln70' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln70, i1 0" [d1.cpp:70]   --->   Operation 43 'bitconcatenate' 'shl_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i32 %shl_ln3" [d1.cpp:70]   --->   Operation 44 'zext' 'zext_ln70_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln71 = select i1 %icmp_ln70_2, i31 %arg1_r_7_cast_read, i31 %arg1_r_5_cast_read" [d1.cpp:71]   --->   Operation 45 'select' 'select_ln71' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln71, i1 0" [d1.cpp:71]   --->   Operation 46 'bitconcatenate' 'shl_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %shl_ln4" [d1.cpp:71]   --->   Operation 47 'zext' 'zext_ln71' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln72 = select i1 %icmp_ln70_2, i31 %tmp_17_read, i31 %arg1_r_4_reload_read" [d1.cpp:72]   --->   Operation 48 'select' 'select_ln72' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln72, i1 0" [d1.cpp:72]   --->   Operation 49 'bitconcatenate' 'shl_ln5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %shl_ln5" [d1.cpp:72]   --->   Operation 50 'zext' 'zext_ln72' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %arg1_r_3_reload_read" [d1.cpp:73]   --->   Operation 51 'trunc' 'trunc_ln73' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.41ns)   --->   "%select_ln73 = select i1 %icmp_ln70_2, i31 %arg1_r_5_cast_read, i31 %trunc_ln73" [d1.cpp:73]   --->   Operation 52 'select' 'select_ln73' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln73, i1 0" [d1.cpp:73]   --->   Operation 53 'bitconcatenate' 'shl_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i32 %shl_ln6" [d1.cpp:73]   --->   Operation 54 'zext' 'zext_ln73' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln70 = or i2 %trunc_ln64, i2 1" [d1.cpp:70]   --->   Operation 55 'or' 'or_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.47ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_1_reload_read, i32 0, i32 %arg1_r_3_reload_read, i2 %trunc_ln64" [d1.cpp:70]   --->   Operation 56 'mux' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i32 %tmp_1" [d1.cpp:72]   --->   Operation 57 'zext' 'zext_ln72_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i32 %tmp_1" [d1.cpp:70]   --->   Operation 58 'zext' 'zext_ln70_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.54ns)   --->   "%icmp_ln70 = icmp_eq  i2 %or_ln70, i2 1" [d1.cpp:70]   --->   Operation 59 'icmp' 'icmp_ln70' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.54ns)   --->   "%icmp_ln70_1 = icmp_eq  i2 %or_ln70, i2 3" [d1.cpp:70]   --->   Operation 60 'icmp' 'icmp_ln70_1' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%or_ln70_1 = or i1 %icmp_ln70, i1 %icmp_ln70_1" [d1.cpp:70]   --->   Operation 61 'or' 'or_ln70_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%trunc_ln70 = trunc i31 %select_ln71" [d1.cpp:70]   --->   Operation 62 'trunc' 'trunc_ln70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln70_1)   --->   "%st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln70, i2 0" [d1.cpp:70]   --->   Operation 63 'bitconcatenate' 'st' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln70_1 = select i1 %or_ln70_1, i32 %st, i32 %shl_ln4" [d1.cpp:70]   --->   Operation 64 'select' 'select_ln70_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i32 %select_ln70_1" [d1.cpp:70]   --->   Operation 65 'zext' 'zext_ln70_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 66 '%mul_ln70 = mul i64 %zext_ln70_1, i64 %zext_ln70'
ST_2 : Operation 66 [1/1] (2.63ns)   --->   "%mul_ln70 = mul i64 %zext_ln70_1, i64 %zext_ln70" [d1.cpp:70]   --->   Operation 66 'mul' 'mul_ln70' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 67 '%mul_ln70_1 = mul i64 %zext_ln70_2, i64 %zext_ln72_1'
ST_2 : Operation 67 [1/1] (2.63ns)   --->   "%mul_ln70_1 = mul i64 %zext_ln70_2, i64 %zext_ln72_1" [d1.cpp:70]   --->   Operation 67 'mul' 'mul_ln70_1' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i64 %mul_ln70_1, i64 %mul_ln70" [d1.cpp:70]   --->   Operation 68 'add' 'add_ln70' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i64 %add143_111_load, i64 %add_ln70" [d1.cpp:70]   --->   Operation 69 'add' 'add_ln70_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 70 '%mul_ln71 = mul i64 %zext_ln71, i64 %zext_ln70'
ST_2 : Operation 70 [1/1] (2.63ns)   --->   "%mul_ln71 = mul i64 %zext_ln71, i64 %zext_ln70" [d1.cpp:71]   --->   Operation 70 'mul' 'mul_ln71' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 71 '%mul_ln71_1 = mul i64 %zext_ln72_1, i64 %zext_ln72'
ST_2 : Operation 71 [1/1] (2.63ns)   --->   "%mul_ln71_1 = mul i64 %zext_ln72_1, i64 %zext_ln72" [d1.cpp:71]   --->   Operation 71 'mul' 'mul_ln71_1' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i64 %mul_ln71_1, i64 %mul_ln71" [d1.cpp:71]   --->   Operation 72 'add' 'add_ln71' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln71_1 = add i64 %add156_112_load, i64 %add_ln71" [d1.cpp:71]   --->   Operation 73 'add' 'add_ln71_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 74 '%mul_ln72 = mul i64 %zext_ln72, i64 %zext_ln70'
ST_2 : Operation 74 [1/1] (2.63ns)   --->   "%mul_ln72 = mul i64 %zext_ln72, i64 %zext_ln70" [d1.cpp:72]   --->   Operation 74 'mul' 'mul_ln72' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln72_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_1, i1 0" [d1.cpp:72]   --->   Operation 75 'bitconcatenate' 'shl_ln72_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.43ns)   --->   "%select_ln72_1 = select i1 %icmp_ln70, i33 %shl_ln72_1, i33 %zext_ln70_3" [d1.cpp:72]   --->   Operation 76 'select' 'select_ln72_1' <Predicate = (!tmp)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i33 %select_ln72_1" [d1.cpp:72]   --->   Operation 77 'zext' 'zext_ln72_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (3.41ns)   --->   "%mul_ln72_1 = mul i64 %zext_ln72_2, i64 %zext_ln73" [d1.cpp:72]   --->   Operation 78 'mul' 'mul_ln72_1' <Predicate = (!tmp)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72 = add i64 %mul_ln72_1, i64 %mul_ln72" [d1.cpp:72]   --->   Operation 79 'add' 'add_ln72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln72_1 = add i64 %add176_113_load, i64 %add_ln72" [d1.cpp:72]   --->   Operation 80 'add' 'add_ln72_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %arg1_r_2_reload_read" [d1.cpp:73]   --->   Operation 81 'trunc' 'trunc_ln73_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln73_1 = select i1 %icmp_ln70_2, i31 %arg1_r_4_reload_read, i31 %trunc_ln73_1" [d1.cpp:73]   --->   Operation 82 'select' 'select_ln73_1' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln73_1, i1 0" [d1.cpp:73]   --->   Operation 83 'bitconcatenate' 'shl_ln73_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i32 %shl_ln73_1" [d1.cpp:73]   --->   Operation 84 'zext' 'zext_ln73_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.54ns)   --->   "%icmp_ln73 = icmp_ne  i2 %or_ln70, i2 3" [d1.cpp:73]   --->   Operation 85 'icmp' 'icmp_ln73' <Predicate = (!tmp)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 86 '%mul_ln73 = mul i64 %zext_ln73, i64 %zext_ln70'
ST_2 : Operation 86 [1/1] (2.63ns)   --->   "%mul_ln73 = mul i64 %zext_ln73, i64 %zext_ln70" [d1.cpp:73]   --->   Operation 86 'mul' 'mul_ln73' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 87 '%mul_ln73_1 = mul i64 %zext_ln73_1, i64 %zext_ln72_1'
ST_2 : Operation 87 [1/1] (2.63ns)   --->   "%mul_ln73_1 = mul i64 %zext_ln73_1, i64 %zext_ln72_1" [d1.cpp:73]   --->   Operation 87 'mul' 'mul_ln73_1' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln73)   --->   "%select_ln73_2 = select i1 %icmp_ln73, i64 18446744073709551615, i64 0" [d1.cpp:73]   --->   Operation 88 'select' 'select_ln73_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln73 = and i64 %mul_ln73_1, i64 %select_ln73_2" [d1.cpp:73]   --->   Operation 89 'and' 'and_ln73' <Predicate = (!tmp)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73 = add i64 %and_ln73, i64 %mul_ln73" [d1.cpp:73]   --->   Operation 90 'add' 'add_ln73' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln73_1 = add i64 %add193_114_load, i64 %add_ln73" [d1.cpp:73]   --->   Operation 91 'add' 'add_ln73_1' <Predicate = (!tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%add_ln64 = add i3 %i_1, i3 2" [d1.cpp:64]   --->   Operation 92 'add' 'add_ln64' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln64 = store i3 %add_ln64, i3 %i" [d1.cpp:64]   --->   Operation 93 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln73_1, i64 %add193_114" [d1.cpp:64]   --->   Operation 94 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln72_1, i64 %add176_113" [d1.cpp:64]   --->   Operation 95 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln71_1, i64 %add156_112" [d1.cpp:64]   --->   Operation 96 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln64 = store i64 %add_ln70_1, i64 %add143_111" [d1.cpp:64]   --->   Operation 97 'store' 'store_ln64' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body122" [d1.cpp:64]   --->   Operation 98 'br' 'br_ln64' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%add143_111_load_1 = load i64 %add143_111"   --->   Operation 99 'load' 'add143_111_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%add156_112_load_1 = load i64 %add156_112"   --->   Operation 100 'load' 'add156_112_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%add176_113_load_1 = load i64 %add176_113"   --->   Operation 101 'load' 'add176_113_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%add193_114_load_1 = load i64 %add193_114"   --->   Operation 102 'load' 'add193_114_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add193_114_out, i64 %add193_114_load_1"   --->   Operation 103 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add176_113_out, i64 %add176_113_load_1"   --->   Operation 104 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add156_112_out, i64 %add156_112_load_1"   --->   Operation 105 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add143_111_out, i64 %add143_111_load_1"   --->   Operation 106 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_25_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add193_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add176_113_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add156_112_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add143_111_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add143_111             (alloca           ) [ 011]
add156_112             (alloca           ) [ 011]
add176_113             (alloca           ) [ 011]
add193_114             (alloca           ) [ 011]
i                      (alloca           ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
tmp_17_read            (read             ) [ 011]
tmp_16_read            (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_reload_read     (read             ) [ 011]
arr_read               (read             ) [ 000]
arr_8_reload_read      (read             ) [ 000]
arr_39_read            (read             ) [ 000]
arr_25_reload_read     (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
tmp                    (bitselect        ) [ 011]
br_ln64                (br               ) [ 000]
add143_111_load        (load             ) [ 000]
add156_112_load        (load             ) [ 000]
add176_113_load        (load             ) [ 000]
add193_114_load        (load             ) [ 000]
trunc_ln64             (trunc            ) [ 000]
specpipeline_ln66      (specpipeline     ) [ 000]
speclooptripcount_ln64 (speclooptripcount) [ 000]
specloopname_ln64      (specloopname     ) [ 000]
tmp_s                  (mux              ) [ 000]
zext_ln70              (zext             ) [ 000]
icmp_ln70_2            (icmp             ) [ 000]
select_ln70            (select           ) [ 000]
shl_ln3                (bitconcatenate   ) [ 000]
zext_ln70_1            (zext             ) [ 000]
select_ln71            (select           ) [ 000]
shl_ln4                (bitconcatenate   ) [ 000]
zext_ln71              (zext             ) [ 000]
select_ln72            (select           ) [ 000]
shl_ln5                (bitconcatenate   ) [ 000]
zext_ln72              (zext             ) [ 000]
trunc_ln73             (trunc            ) [ 000]
select_ln73            (select           ) [ 000]
shl_ln6                (bitconcatenate   ) [ 000]
zext_ln73              (zext             ) [ 000]
or_ln70                (or               ) [ 000]
tmp_1                  (mux              ) [ 000]
zext_ln72_1            (zext             ) [ 000]
zext_ln70_3            (zext             ) [ 000]
icmp_ln70              (icmp             ) [ 000]
icmp_ln70_1            (icmp             ) [ 000]
or_ln70_1              (or               ) [ 000]
trunc_ln70             (trunc            ) [ 000]
st                     (bitconcatenate   ) [ 000]
select_ln70_1          (select           ) [ 000]
zext_ln70_2            (zext             ) [ 000]
mul_ln70               (mul              ) [ 000]
mul_ln70_1             (mul              ) [ 000]
add_ln70               (add              ) [ 000]
add_ln70_1             (add              ) [ 000]
mul_ln71               (mul              ) [ 000]
mul_ln71_1             (mul              ) [ 000]
add_ln71               (add              ) [ 000]
add_ln71_1             (add              ) [ 000]
mul_ln72               (mul              ) [ 000]
shl_ln72_1             (bitconcatenate   ) [ 000]
select_ln72_1          (select           ) [ 000]
zext_ln72_2            (zext             ) [ 000]
mul_ln72_1             (mul              ) [ 000]
add_ln72               (add              ) [ 000]
add_ln72_1             (add              ) [ 000]
trunc_ln73_1           (trunc            ) [ 000]
select_ln73_1          (select           ) [ 000]
shl_ln73_1             (bitconcatenate   ) [ 000]
zext_ln73_1            (zext             ) [ 000]
icmp_ln73              (icmp             ) [ 000]
mul_ln73               (mul              ) [ 000]
mul_ln73_1             (mul              ) [ 000]
select_ln73_2          (select           ) [ 000]
and_ln73               (and              ) [ 000]
add_ln73               (add              ) [ 000]
add_ln73_1             (add              ) [ 000]
add_ln64               (add              ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
store_ln64             (store            ) [ 000]
br_ln64                (br               ) [ 000]
add143_111_load_1      (load             ) [ 000]
add156_112_load_1      (load             ) [ 000]
add176_113_load_1      (load             ) [ 000]
add193_114_load_1      (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_25_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_25_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_8_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="add193_114_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add193_114_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="add176_113_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add176_113_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add156_112_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add156_112_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add143_111_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add143_111_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="add143_111_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add143_111/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add156_112_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add156_112/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add176_113_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add176_113/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add193_114_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add193_114/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_1_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_3_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_4_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_5_cast_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="31" slack="0"/>
<pin id="129" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_7_cast_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_17_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_16_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="31" slack="0"/>
<pin id="147" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_2_reload_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_reload_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arr_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arr_8_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arr_39_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_39_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arr_25_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_25_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="64" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="64" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="64" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mul_ln70_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln70_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mul_ln71_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln71_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mul_ln72_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln73_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln73_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln72_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="33" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_1_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="1"/>
<pin id="273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add143_111_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add143_111_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add156_112_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add156_112_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add176_113_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add176_113_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add193_114_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add193_114_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln64_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="32" slack="1"/>
<pin id="303" dir="0" index="4" bw="2" slack="0"/>
<pin id="304" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln70_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln70_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln70_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="31" slack="1"/>
<pin id="325" dir="0" index="2" bw="31" slack="1"/>
<pin id="326" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln70_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln71_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="31" slack="1"/>
<pin id="344" dir="0" index="2" bw="31" slack="1"/>
<pin id="345" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shl_ln4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="31" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln71_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln72_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="31" slack="1"/>
<pin id="363" dir="0" index="2" bw="31" slack="1"/>
<pin id="364" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln72_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln73_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln73_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="31" slack="1"/>
<pin id="386" dir="0" index="2" bw="31" slack="0"/>
<pin id="387" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="31" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln73_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln70_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="32" slack="1"/>
<pin id="415" dir="0" index="4" bw="2" slack="0"/>
<pin id="416" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln72_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln70_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln70_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln70_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln70_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln70_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="st_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="30" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln70_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln70_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln70_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln70_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln71_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln71_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="shl_ln72_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="33" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln72_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln72_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="33" slack="0"/>
<pin id="509" dir="0" index="2" bw="33" slack="0"/>
<pin id="510" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln72_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="33" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln72_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln72_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln73_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln73_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="31" slack="1"/>
<pin id="537" dir="0" index="2" bw="31" slack="0"/>
<pin id="538" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="shl_ln73_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="31" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_1/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln73_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln73_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln73_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="0" index="2" bw="64" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln73_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln73_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln73_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln64_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="3" slack="0"/>
<pin id="589" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln64_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="1"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln64_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="1"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln64_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="1"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln64_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="1"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln64_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="1"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add143_111_load_1_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add143_111_load_1/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add156_112_load_1_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add156_112_load_1/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add176_113_load_1_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add176_113_load_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add193_114_load_1_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add193_114_load_1/2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="add143_111_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add143_111 "/>
</bind>
</comp>

<comp id="641" class="1005" name="add156_112_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add156_112 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add176_113_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add176_113 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add193_114_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add193_114 "/>
</bind>
</comp>

<comp id="665" class="1005" name="i_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="672" class="1005" name="arg1_r_1_reload_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="arg1_r_3_reload_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="arg1_r_4_reload_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="1"/>
<pin id="685" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="arg1_r_5_cast_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="1"/>
<pin id="691" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="arg1_r_7_cast_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="1"/>
<pin id="697" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_17_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="1"/>
<pin id="702" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_16_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="31" slack="1"/>
<pin id="708" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_read "/>
</bind>
</comp>

<comp id="711" class="1005" name="arg1_r_2_reload_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="arg1_r_reload_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="86" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="180" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="174" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="168" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="162" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="297"><net_src comp="271" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="311"><net_src comp="298" pin="5"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="320"><net_src comp="294" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="346"><net_src comp="316" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="365"><net_src comp="316" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="388"><net_src comp="316" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="408"><net_src comp="294" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="294" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="410" pin="5"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="430"><net_src comp="410" pin="5"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="404" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="404" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="431" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="341" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="443" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="453" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="347" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="478"><net_src comp="218" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="214" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="282" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="226" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="222" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="285" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="410" pin="5"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="431" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="498" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="427" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="523"><net_src comp="242" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="230" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="288" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="539"><net_src comp="316" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="534" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="558"><net_src comp="404" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="238" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="560" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="234" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="291" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="271" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="84" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="580" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="525" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="492" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="480" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="636"><net_src comp="88" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="644"><net_src comp="92" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="652"><net_src comp="96" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="660"><net_src comp="100" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="668"><net_src comp="104" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="675"><net_src comp="108" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="680"><net_src comp="114" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="686"><net_src comp="120" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="692"><net_src comp="126" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="698"><net_src comp="132" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="703"><net_src comp="138" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="709"><net_src comp="144" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="714"><net_src comp="150" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="720"><net_src comp="156" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add193_114_out | {2 }
	Port: add176_113_out | {2 }
	Port: add156_112_out | {2 }
	Port: add143_111_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_25_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_39 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arr | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : tmp_16 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : tmp_17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_5_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 : arg1_r_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln64 : 2
		trunc_ln64 : 1
		tmp_s : 2
		zext_ln70 : 3
		icmp_ln70_2 : 2
		select_ln70 : 3
		shl_ln3 : 4
		zext_ln70_1 : 5
		select_ln71 : 3
		shl_ln4 : 4
		zext_ln71 : 5
		select_ln72 : 3
		shl_ln5 : 4
		zext_ln72 : 5
		select_ln73 : 3
		shl_ln6 : 4
		zext_ln73 : 5
		or_ln70 : 2
		tmp_1 : 2
		zext_ln72_1 : 3
		zext_ln70_3 : 3
		icmp_ln70 : 2
		icmp_ln70_1 : 2
		or_ln70_1 : 3
		trunc_ln70 : 4
		st : 5
		select_ln70_1 : 6
		zext_ln70_2 : 7
		mul_ln70 : 6
		mul_ln70_1 : 8
		add_ln70 : 9
		add_ln70_1 : 10
		mul_ln71 : 6
		mul_ln71_1 : 6
		add_ln71 : 7
		add_ln71_1 : 8
		mul_ln72 : 6
		shl_ln72_1 : 3
		select_ln72_1 : 4
		zext_ln72_2 : 5
		mul_ln72_1 : 6
		add_ln72 : 7
		add_ln72_1 : 8
		select_ln73_1 : 3
		shl_ln73_1 : 4
		zext_ln73_1 : 5
		icmp_ln73 : 2
		mul_ln73 : 6
		mul_ln73_1 : 6
		select_ln73_2 : 3
		and_ln73 : 7
		add_ln73 : 7
		add_ln73_1 : 8
		add_ln64 : 1
		store_ln64 : 2
		store_ln64 : 9
		store_ln64 : 9
		store_ln64 : 9
		store_ln64 : 11
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln70_fu_474         |    0    |    0    |    64   |
|          |         add_ln70_1_fu_480        |    0    |    0    |    64   |
|          |          add_ln71_fu_486         |    0    |    0    |    64   |
|          |         add_ln71_1_fu_492        |    0    |    0    |    64   |
|    add   |          add_ln72_fu_519         |    0    |    0    |    64   |
|          |         add_ln72_1_fu_525        |    0    |    0    |    64   |
|          |          add_ln73_fu_574         |    0    |    0    |    64   |
|          |         add_ln73_1_fu_580        |    0    |    0    |    64   |
|          |          add_ln64_fu_586         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln70_fu_322        |    0    |    0    |    31   |
|          |        select_ln71_fu_341        |    0    |    0    |    31   |
|          |        select_ln72_fu_360        |    0    |    0    |    31   |
|  select  |        select_ln73_fu_383        |    0    |    0    |    31   |
|          |       select_ln70_1_fu_461       |    0    |    0    |    32   |
|          |       select_ln72_1_fu_506       |    0    |    0    |    32   |
|          |       select_ln73_1_fu_534       |    0    |    0    |    31   |
|          |       select_ln73_2_fu_560       |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln70_fu_214         |    4    |    0    |    20   |
|          |         mul_ln70_1_fu_218        |    4    |    0    |    20   |
|          |          mul_ln71_fu_222         |    4    |    0    |    20   |
|    mul   |         mul_ln71_1_fu_226        |    4    |    0    |    20   |
|          |          mul_ln72_fu_230         |    4    |    0    |    20   |
|          |          mul_ln73_fu_234         |    4    |    0    |    20   |
|          |         mul_ln73_1_fu_238        |    4    |    0    |    20   |
|          |         mul_ln72_1_fu_242        |    4    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln73_fu_568         |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln70_2_fu_316        |    0    |    0    |    9    |
|   icmp   |         icmp_ln70_fu_431         |    0    |    0    |    9    |
|          |        icmp_ln70_1_fu_437        |    0    |    0    |    9    |
|          |         icmp_ln73_fu_554         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_s_fu_298           |    0    |    0    |    14   |
|          |           tmp_1_fu_410           |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln70_fu_404          |    0    |    0    |    0    |
|          |         or_ln70_1_fu_443         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | arg1_r_1_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_120 |    0    |    0    |    0    |
|          |  arg1_r_5_cast_read_read_fu_126  |    0    |    0    |    0    |
|          |  arg1_r_7_cast_read_read_fu_132  |    0    |    0    |    0    |
|          |      tmp_17_read_read_fu_138     |    0    |    0    |    0    |
|   read   |      tmp_16_read_read_fu_144     |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_150 |    0    |    0    |    0    |
|          |  arg1_r_reload_read_read_fu_156  |    0    |    0    |    0    |
|          |       arr_read_read_fu_162       |    0    |    0    |    0    |
|          |   arr_8_reload_read_read_fu_168  |    0    |    0    |    0    |
|          |      arr_39_read_read_fu_174     |    0    |    0    |    0    |
|          |  arr_25_reload_read_read_fu_180  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_186      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_193      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_200      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_207      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_274            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln64_fu_294        |    0    |    0    |    0    |
|   trunc  |         trunc_ln73_fu_380        |    0    |    0    |    0    |
|          |         trunc_ln70_fu_449        |    0    |    0    |    0    |
|          |        trunc_ln73_1_fu_531       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln70_fu_308         |    0    |    0    |    0    |
|          |        zext_ln70_1_fu_336        |    0    |    0    |    0    |
|          |         zext_ln71_fu_355         |    0    |    0    |    0    |
|          |         zext_ln72_fu_374         |    0    |    0    |    0    |
|   zext   |         zext_ln73_fu_398         |    0    |    0    |    0    |
|          |        zext_ln72_1_fu_420        |    0    |    0    |    0    |
|          |        zext_ln70_3_fu_427        |    0    |    0    |    0    |
|          |        zext_ln70_2_fu_469        |    0    |    0    |    0    |
|          |        zext_ln72_2_fu_514        |    0    |    0    |    0    |
|          |        zext_ln73_1_fu_549        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln3_fu_328          |    0    |    0    |    0    |
|          |          shl_ln4_fu_347          |    0    |    0    |    0    |
|          |          shl_ln5_fu_366          |    0    |    0    |    0    |
|bitconcatenate|          shl_ln6_fu_390          |    0    |    0    |    0    |
|          |             st_fu_453            |    0    |    0    |    0    |
|          |         shl_ln72_1_fu_498        |    0    |    0    |    0    |
|          |         shl_ln73_1_fu_541        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    32   |    0    |   1096  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add143_111_reg_633     |   64   |
|     add156_112_reg_641     |   64   |
|     add176_113_reg_649     |   64   |
|     add193_114_reg_657     |   64   |
|arg1_r_1_reload_read_reg_672|   32   |
|arg1_r_2_reload_read_reg_711|   32   |
|arg1_r_3_reload_read_reg_677|   32   |
|arg1_r_4_reload_read_reg_683|   31   |
| arg1_r_5_cast_read_reg_689 |   31   |
| arg1_r_7_cast_read_reg_695 |   31   |
| arg1_r_reload_read_reg_717 |   32   |
|          i_reg_665         |    3   |
|     tmp_16_read_reg_706    |   31   |
|     tmp_17_read_reg_700    |   31   |
+----------------------------+--------+
|            Total           |   542  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   32   |    0   |  1096  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   542  |    -   |
+-----------+--------+--------+--------+
|   Total   |   32   |   542  |  1096  |
+-----------+--------+--------+--------+
