$date
    Apr 12, 2018  16:31:37
$end
$version
    TOOL:	ncsim	10.20-s114
$end
$timescale
    10 ps
$end

$scope module alu_rtl_tb $end
$var reg       4 !    ctrl [3:0] $end
$var reg       8 "    x [7:0] $end
$var reg       8 #    y [7:0] $end
$var wire      1 $    carry  $end
$var wire      8 %    out [7:0] $end
$var reg       1 &    clk  $end
$var integer  32 '    i  $end

$scope module alu1 $end
$var wire      4 (    ctrl [3:0] $end
$var wire      8 )    x [7:0] $end
$var wire      8 *    y [7:0] $end
$var reg       1 +    carry  $end
$var reg       8 ,    out [7:0] $end
$var reg       1 -    carry_add  $end
$var reg       1 .    carry_sub  $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
bx !
bx "
bx #
x$
bx %
0&
b0 '
bx (
bx )
bx *
x+
bx ,
x-
x.
$end
#200
b0 !
b11 "
b1010 #
b1010 *
b11 )
b0 (
b1101 ,
0+
0$
b1101 %
#500
1&
#600
b1 '
#1000
0&
#1200
b11111111 "
b1 #
b1 *
b11111111 )
b0 ,
b0 %
#1500
1&
#1600
b10 '
#2000
0&
#2200
b1111111 "
b1111111 #
b1111111 *
b1111111 )
b11111110 ,
b11111110 %
#2500
1&
#2600
b11 '
#3000
0&
#3200
b1 !
b1110 "
b111 #
b111 *
b1110 )
b1 (
b111 ,
b111 %
#3500
1&
#3600
b100 '
#4000
0&
#4200
b10 !
b11110011 "
b1001 #
b1001 *
b11110011 )
b10 (
b1 ,
b1 %
#4500
1&
#4600
b101 '
#5000
0&
#5200
b111 !
b11110011 #
b11110011 *
b111 (
b10011000 ,
b10011000 %
#5500
1&
#5600
b110 '
#6000
0&
#6200
b1000 !
b10110011 #
b100 "
b100 )
b10110011 *
b1000 (
b1011 ,
b1011 %
#6500
1&
#6600
b111 '
#7000
0&
#7200
b1001 !
b10110011 "
b0 #
b0 *
b10110011 )
b1001 (
b11011001 ,
b11011001 %
#7500
1&
#7600
b1000 '
#8000
0&
#8200
b1010 !
b11111111 #
b11111111 *
b1010 (
b1100111 ,
b1100111 %
#8500
1&
#8600
b1001 '
#9000
0&
#9200
b1100 !
b10110011 #
b10110011 *
b1100 (
b1 ,
b1 %
#9500
1&
#9600
b1010 '
#10000
0&
#10200
b10100011 #
b10100011 *
b0 ,
b0 %
#10500
1&
#10600
b1011 '
#11000
0&
#11200
b1110 !
b10101111 #
b10101111 *
b1110 (
#11500
1&
#11600
b1100 '
#12000
0&
