#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fe0488058c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe048808e60 .scope module, "simplify_tb" "simplify_tb" 3 4;
 .timescale -9 -12;
v0x7fe048821be0_0 .var "assignment", 2 0;
v0x7fe048821c90_0 .var "clk", 0 0;
v0x7fe048821d20_0 .net "contradict", 0 0, v0x7fe048821770_0;  1 drivers
v0x7fe048821dd0_0 .var "known", 2 0;
v0x7fe048821e80_0 .var "option", 2 0;
v0x7fe048821f50_0 .var "rst", 0 0;
v0x7fe048822000_0 .net "valid", 0 0, v0x7fe0488219e0_0;  1 drivers
v0x7fe0488220b0_0 .var "valid_in", 0 0;
S_0x7fe048808fd0 .scope module, "s" "simplify" 3 21, 4 4 0, S_0x7fe048808e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 3 "assigned";
    .port_info 4 /INPUT 3 "known";
    .port_info 5 /INPUT 3 "option";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "contradict";
P_0x7fe048807210 .param/l "size" 0 4 4, +C4<00000000000000000000000000000011>;
v0x7fe04880a730_0 .net "assigned", 2 0, v0x7fe048821be0_0;  1 drivers
v0x7fe0488216d0_0 .net "clk", 0 0, v0x7fe048821c90_0;  1 drivers
v0x7fe048821770_0 .var "contradict", 0 0;
v0x7fe048821800_0 .net "known", 2 0, v0x7fe048821dd0_0;  1 drivers
v0x7fe048821890_0 .net "option", 2 0, v0x7fe048821e80_0;  1 drivers
v0x7fe048821940_0 .net "rst", 0 0, v0x7fe048821f50_0;  1 drivers
v0x7fe0488219e0_0 .var "valid", 0 0;
v0x7fe048821a80_0 .net "valid_in", 0 0, v0x7fe0488220b0_0;  1 drivers
E_0x7fe048806f50 .event posedge, v0x7fe0488216d0_0;
    .scope S_0x7fe048808fd0;
T_0 ;
    %wait E_0x7fe048806f50;
    %load/vec4 v0x7fe048821940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe0488219e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe048821a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 4 27 "$display", "assigned: %b", v0x7fe04880a730_0 {0 0 0};
    %vpi_call/w 4 28 "$display", "option: %b", v0x7fe048821890_0 {0 0 0};
    %vpi_call/w 4 29 "$display", "known: %b", v0x7fe048821800_0 {0 0 0};
    %load/vec4 v0x7fe04880a730_0;
    %load/vec4 v0x7fe048821890_0;
    %xor;
    %load/vec4 v0x7fe048821800_0;
    %and;
    %vpi_call/w 4 30 "$display", "(assigned ^ option) & known is %b", S<0,vec4,u3> {1 0 0};
    %load/vec4 v0x7fe04880a730_0;
    %pad/u 32;
    %load/vec4 v0x7fe048821890_0;
    %pad/u 32;
    %xor;
    %load/vec4 v0x7fe048821800_0;
    %pad/u 32;
    %and;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe048821770_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe048821770_0, 0;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe0488219e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe0488219e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe048808e60;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7fe048821c90_0;
    %nor/r;
    %store/vec4 v0x7fe048821c90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe048808e60;
T_2 ;
    %vpi_call/w 3 39 "$dumpfile", "simplify.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe048808e60 {0 0 0};
    %vpi_call/w 3 41 "$display", "Starting Sim Simplifier" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe048821c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe048821f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe0488220b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe048821f50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe048821f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe0488220b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe048821be0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe048821e80_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe048821dd0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 3 55 "$display", "valid out is %b and contradiction is %b", v0x7fe048822000_0, v0x7fe048821d20_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/simplify_tb.sv";
    "src/simplify.sv";
