
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.850102                       # Number of seconds simulated
sim_ticks                                2850101800000                       # Number of ticks simulated
final_tick                               2850101800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1291585                       # Simulator instruction rate (inst/s)
host_op_rate                                  1628877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4712083642                       # Simulator tick rate (ticks/s)
host_mem_usage                                 895488                       # Number of bytes of host memory used
host_seconds                                   604.85                       # Real time elapsed on the host
sim_insts                                   781214458                       # Number of instructions simulated
sim_ops                                     985225542                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd    135168000                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total      135168000                       # Number of bytes read from this memory
system.realview.vram.bytes_written::cpu0.data      1182720                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu1.data       614912                       # Number of bytes written to this memory
system.realview.vram.bytes_written::cpu3.data       615680                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total      2413312                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd     16896000                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total        16896000                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::cpu0.data       295680                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu1.data       153728                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::cpu3.data       153920                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total         603328                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     47425674                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          47425674                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu0.data       414975                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu1.data       215751                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::cpu3.data       216020                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total           846746                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     47425674                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu0.data       414975                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu1.data       215751                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::cpu3.data       216020                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         48272420                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           164                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          164                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             41                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            7                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           17                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total               58                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            7                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           17                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total           58                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            7                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           17                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total              58                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       380856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker      1117812                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       371852                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst      929564212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      243219171                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker       395364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker       153600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      968317216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      179832009                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker       711088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker       334052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      745231800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data      183313543                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker       614920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker       265696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      651993640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      165370887                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4071187718                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    929564212                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    968317216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    745231800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    651993640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3295106868                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::realview.ide     10930176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data    190287192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     86579107                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data    140476540                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data    127105944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       555378959                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         8071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker       279453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker        92963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst       232391053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data        54187579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker        98841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker        38400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       242079304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        53325813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker       177772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker        83513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst       186307950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        43629015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker       153730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker        66424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       162998410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        38597724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1014516015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       170784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data       48448956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data       22014362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data       35861277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data       32366940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          138862319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide         133629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker       392201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       130470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst         326151232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          85337012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker       138719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        53893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         339748291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          63096697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       249496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker       117207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         261475502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          64318244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker       215754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        93223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         228761527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          58022800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1428435896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    326151232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    339748291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    261475502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    228761527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1156136552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3835012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data         66765051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         30377549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data         49288253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data         44596984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194862850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3968641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       392201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       130470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        326151232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        152102063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker       138719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        53893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        339748291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         93474246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       249496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker       117207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        261475502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        113606497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker       215754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        93223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        228761527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        102619784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1623298746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2754923862500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     95170920000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        186154319520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        186154319520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         61654284270                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         61654284270                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1655974155750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1655974155750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1903782759540                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1903782759540                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971739                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971739                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq          1010203234                       # Transaction distribution
system.membus.trans_dist::ReadResp         1013184232                       # Transaction distribution
system.membus.trans_dist::WriteReq          136533261                       # Transaction distribution
system.membus.trans_dist::WriteResp         136533261                       # Transaction distribution
system.membus.trans_dist::SoftPFReq           1417032                       # Transaction distribution
system.membus.trans_dist::SoftPFResp          1417032                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq       2980998                       # Transaction distribution
system.membus.trans_dist::StoreCondReq        2977517                       # Transaction distribution
system.membus.trans_dist::StoreCondResp       2977517                       # Transaction distribution
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port       357710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total       357710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    464782106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total    464782116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave       726034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio        19508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port    205273130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total    206018672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port       185926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total       185926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port       558906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total       558906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    484158608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total    484158632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave       331006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio        10506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port    150680436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total    151021948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port        76800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total        76800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       197682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total       197682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port    372615900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total    372615924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.bridge.slave        30154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio        11902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port    158980676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total    159022732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port       167026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total       167026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       355544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total       355544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port    325996820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total    325996844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.bridge.slave       329470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio         8426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port    141929418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total    142267314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port       132848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total       132848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       307460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total       307460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2308224084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port     11311032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total     11311032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port    929564212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total    929564232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave      1377673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio        39016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port    433506483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total    434923172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port       371852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total       371852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port      1117812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total      1117812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port    968317216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total    968317264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave       648016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio        21012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port    266411288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total    267080316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port       153600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total       153600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       395364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total       395364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port    745231800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total    745231848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.bridge.slave        41849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio        23804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port    323790267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total    323855920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port       334052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total       334052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       711088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total       711088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port    651993640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total    651993688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.bridge.slave       649788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio        16852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port    292477011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total    293143651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port       265696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total       265696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       614920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total       614920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4629385507                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples        1153364084                       # Request fanout histogram
system.membus.snoop_fanout::mean            19.714386                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.451707                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19              329417501     28.56%     28.56% # Request fanout histogram
system.membus.snoop_fanout::20              823946583     71.44%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              19                       # Request fanout histogram
system.membus.snoop_fanout::max_value              20                       # Request fanout histogram
system.membus.snoop_fanout::total          1153364084                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      7                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      361472                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           313                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2444                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10930176                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3183                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq             16975480                       # Transaction distribution
system.iobus.trans_dist::ReadResp            16975480                       # Transaction distribution
system.iobus.trans_dist::WriteReq              807707                       # Transaction distribution
system.iobus.trans_dist::WriteResp             807707                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47070                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio        38018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio        26892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port      1206656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1416664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port     33792000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total     33792000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iobridge.slave       357710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       357710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                35566374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        56827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio        76036                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio        53784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.cf_ctrl.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port      2413312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          289                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2717326                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port    135168000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total    135168000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iobridge.slave     11311032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11311032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                149196358                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    54107065                       # DTB read hits
system.cpu0.dtb.read_misses                    133603                       # DTB read misses
system.cpu0.dtb.write_hits                   48755861                       # DTB write hits
system.cpu0.dtb.write_misses                    18756                       # DTB write misses
system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   14820                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  2914                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     3336                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                54240668                       # DTB read accesses
system.cpu0.dtb.write_accesses               48774617                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        102862926                       # DTB hits
system.cpu0.dtb.misses                         152359                       # DTB misses
system.cpu0.dtb.accesses                    103015285                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   232342734                       # ITB inst hits
system.cpu0.itb.inst_misses                     46804                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    9322                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               232389538                       # ITB inst accesses
system.cpu0.itb.hits                        232342734                       # DTB hits
system.cpu0.itb.misses                          46804                       # DTB misses
system.cpu0.itb.accesses                    232389538                       # DTB accesses
system.cpu0.numCycles                      5700410394                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  222525742                       # Number of instructions committed
system.cpu0.committedOps                    281566954                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            249239346                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 32658                       # Number of float alu accesses
system.cpu0.num_func_calls                   12721418                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     30509475                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   249239346                       # number of integer instructions
system.cpu0.num_fp_insts                        32658                       # number of float instructions
system.cpu0.num_int_register_reads          432616857                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         166980586                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               23093                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               9741                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           832365659                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          109468167                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    105954950                       # number of memory refs
system.cpu0.num_load_insts                   55062473                       # Number of load instructions
system.cpu0.num_store_insts                  50892477                       # Number of store instructions
system.cpu0.num_idle_cycles              5408962697.175159                       # Number of idle cycles
system.cpu0.num_busy_cycles              291447696.824841                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.051127                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.948873                       # Percentage of idle cycles
system.cpu0.Branches                         46785512                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                98670      0.03%      0.03% # Class of executed instruction
system.cpu0.op_class::IntAlu                175591787     62.27%     62.31% # Class of executed instruction
system.cpu0.op_class::IntMult                  312335      0.11%     62.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 20      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 37      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  8      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc              5750      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                16      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.42% # Class of executed instruction
system.cpu0.op_class::MemRead                55062473     19.53%     81.95% # Class of executed instruction
system.cpu0.op_class::MemWrite               50892477     18.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 281963573                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                  206793                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    53297683                       # DTB read hits
system.cpu1.dtb.read_misses                     45213                       # DTB read misses
system.cpu1.dtb.write_hits                   22168823                       # DTB write hits
system.cpu1.dtb.write_misses                     7897                       # DTB write misses
system.cpu1.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   10818                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  2073                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1693                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                53342896                       # DTB read accesses
system.cpu1.dtb.write_accesses               22176720                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         75466506                       # DTB hits
system.cpu1.dtb.misses                          53110                       # DTB misses
system.cpu1.dtb.accesses                     75519616                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   242066359                       # ITB inst hits
system.cpu1.itb.inst_misses                     19341                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    7340                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               242085700                       # ITB inst accesses
system.cpu1.itb.hits                        242066359                       # DTB hits
system.cpu1.itb.misses                          19341                       # DTB misses
system.cpu1.itb.accesses                    242085700                       # DTB accesses
system.cpu1.numCycles                      5697153917                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  227253086                       # Number of instructions committed
system.cpu1.committedOps                    284076000                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            247122021                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 51397                       # Number of float alu accesses
system.cpu1.num_func_calls                   15991285                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     40331160                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   247122021                       # number of integer instructions
system.cpu1.num_fp_insts                        51397                       # number of float instructions
system.cpu1.num_int_register_reads          369379534                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         172208535                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               39414                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              12404                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           827617829                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          152619855                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     76668598                       # number of memory refs
system.cpu1.num_load_insts                   53825861                       # Number of load instructions
system.cpu1.num_store_insts                  22842737                       # Number of store instructions
system.cpu1.num_idle_cycles              5398406702.962678                       # Number of idle cycles
system.cpu1.num_busy_cycles              298747214.037322                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.052438                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.947562                       # Percentage of idle cycles
system.cpu1.Branches                         63954899                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                83356      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                206979409     72.79%     72.82% # Class of executed instruction
system.cpu1.op_class::IntMult                  604472      0.21%     73.03% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 61      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  6      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  2      0.00%     73.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5337      0.00%     73.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      0.00%     73.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.04% # Class of executed instruction
system.cpu1.op_class::MemRead                53825861     18.93%     91.97% # Class of executed instruction
system.cpu1.op_class::MemWrite               22842737      8.03%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 284341248                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                  131418                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    43567606                       # DTB read hits
system.cpu2.dtb.read_misses                     82317                       # DTB read misses
system.cpu2.dtb.write_hits                   35859087                       # DTB write hits
system.cpu2.dtb.write_misses                    12936                       # DTB write misses
system.cpu2.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   13908                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  3444                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2375                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                43649923                       # DTB read accesses
system.cpu2.dtb.write_accesses               35872023                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         79426693                       # DTB hits
system.cpu2.dtb.misses                          95253                       # DTB misses
system.cpu2.dtb.accesses                     79521946                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   186273146                       # ITB inst hits
system.cpu2.itb.inst_misses                     41968                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    8836                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               186315114                       # ITB inst accesses
system.cpu2.itb.hits                        186273146                       # DTB hits
system.cpu2.itb.misses                          41968                       # DTB misses
system.cpu2.itb.accesses                    186315114                       # DTB accesses
system.cpu2.numCycles                      5697438717                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  175858296                       # Number of instructions committed
system.cpu2.committedOps                    222626756                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            194525156                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 43965                       # Number of float alu accesses
system.cpu2.num_func_calls                    9053006                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     26357976                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   194525156                       # number of integer instructions
system.cpu2.num_fp_insts                        43965                       # number of float instructions
system.cpu2.num_int_register_reads          333719454                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         130388042                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               35596                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               8390                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           655604465                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           94565885                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     81426971                       # number of memory refs
system.cpu2.num_load_insts                   44296582                       # Number of load instructions
system.cpu2.num_store_insts                  37130389                       # Number of store instructions
system.cpu2.num_idle_cycles              5464469738.558167                       # Number of idle cycles
system.cpu2.num_busy_cycles              232968978.441834                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.040890                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.959110                       # Percentage of idle cycles
system.cpu2.Branches                         38084284                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               105728      0.05%      0.05% # Class of executed instruction
system.cpu2.op_class::IntAlu                141069885     63.27%     63.31% # Class of executed instruction
system.cpu2.op_class::IntMult                  366693      0.16%     63.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                 13      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  8      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              7174      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.48% # Class of executed instruction
system.cpu2.op_class::MemRead                44296582     19.87%     83.35% # Class of executed instruction
system.cpu2.op_class::MemWrite               37130389     16.65%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 222976476                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                  190522                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    38545283                       # DTB read hits
system.cpu3.dtb.read_misses                     70072                       # DTB read misses
system.cpu3.dtb.write_hits                   32516681                       # DTB write hits
system.cpu3.dtb.write_misses                    12652                       # DTB write misses
system.cpu3.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   15252                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  3722                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     2655                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                38615355                       # DTB read accesses
system.cpu3.dtb.write_accesses               32529333                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         71061964                       # DTB hits
system.cpu3.dtb.misses                          82724                       # DTB misses
system.cpu3.dtb.accesses                     71144688                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   162972325                       # ITB inst hits
system.cpu3.itb.inst_misses                     33362                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid              24973                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                    985                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    9448                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               163005687                       # ITB inst accesses
system.cpu3.itb.hits                        162972325                       # DTB hits
system.cpu3.itb.misses                          33362                       # DTB misses
system.cpu3.itb.accesses                    163005687                       # DTB accesses
system.cpu3.numCycles                      5697441690                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  155577334                       # Number of instructions committed
system.cpu3.committedOps                    196955832                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            171757305                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 43290                       # Number of float alu accesses
system.cpu3.num_func_calls                    7627503                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     23133864                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   171757305                       # number of integer instructions
system.cpu3.num_fp_insts                        43290                       # number of float instructions
system.cpu3.num_int_register_reads          298149267                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         114673611                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               32985                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              10332                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           582248185                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           81837902                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     72902944                       # number of memory refs
system.cpu3.num_load_insts                   39256741                       # Number of load instructions
system.cpu3.num_store_insts                  33646203                       # Number of store instructions
system.cpu3.num_idle_cycles              5493157809.697248                       # Number of idle cycles
system.cpu3.num_busy_cycles              204283880.302751                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.035855                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.964145                       # Percentage of idle cycles
system.cpu3.Branches                         32953413                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               113424      0.06%      0.06% # Class of executed instruction
system.cpu3.op_class::IntAlu                123969542     62.83%     62.88% # Class of executed instruction
system.cpu3.op_class::IntMult                  327387      0.17%     63.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  5      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              7481      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.05% # Class of executed instruction
system.cpu3.op_class::MemRead                39256741     19.89%     82.95% # Class of executed instruction
system.cpu3.op_class::MemWrite               33646203     17.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 197320791                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                  202040                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.110076                       # Number of seconds simulated
sim_ticks                                110075519500                       # Number of ticks simulated
final_tick                               2960177319500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3704483                       # Simulator instruction rate (inst/s)
host_op_rate                                  4206754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              258172303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 896688                       # Number of bytes of host memory used
host_seconds                                   426.36                       # Real time elapsed on the host
sim_insts                                  1579459989                       # Number of instructions simulated
sim_ops                                    1793610829                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd      4915200                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total        4915200                       # Number of bytes read from this memory
system.realview.vram.num_reads::realview.clcd       614400                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total          614400                       # Number of read requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     44652980                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          44652980                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     44652980                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         44652980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide           16                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker       246956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        14480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst      841482956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       37921257                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker       229076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker         6840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      801810304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       29679914                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker       228532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         9096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      774745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       26573056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker       233692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker         8568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      776814468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       26119766                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3316124577                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    841482956                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    801810304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    774745600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    776814468                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3194853328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data     17194105                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     10711585                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data      8221802                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data      7405300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43540984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker        61739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         3620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst       210370739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         8807086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker        57269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker         1710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       200452576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         6695912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker        57133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         2274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst       193686400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data         5902834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker        58423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         2142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       194203617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data         5894159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           826257635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data        4184345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        2442593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data        1693462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data        1497383                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9817911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide            145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker      2243514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       131546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst        7644596726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         344502185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker      2081080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        62139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        7284183692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         269632286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker      2076138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        82634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst        7038309731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         241407500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker      2123015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        77837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst        7057104718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         237289509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           30125904398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   7644596726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   7284183692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst   7038309731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst   7057104718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      29024194867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide         74422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        156202806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         97311237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data         74692375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data         67274722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395555562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         74567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker      2243514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       131546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       7644596726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        500704991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker      2081080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        62139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       7284183692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        366943524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker      2076138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        82634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst       7038309731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        316099875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker      2123015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        77837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst       7057104718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        304564231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          30521459960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   106406122500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3675880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        193344340800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        193344340800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         64035618300                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         64035618300                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1719934467750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1719934467750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1977314426850                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1977314426850                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971739                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971739                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq           824633510                       # Transaction distribution
system.membus.trans_dist::ReadResp          824723873                       # Transaction distribution
system.membus.trans_dist::WriteReq            9729310                       # Transaction distribution
system.membus.trans_dist::WriteResp           9729310                       # Transaction distribution
system.membus.trans_dist::SoftPFReq           1535452                       # Transaction distribution
system.membus.trans_dist::SoftPFResp          1535452                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq         90363                       # Transaction distribution
system.membus.trans_dist::StoreCondReq          89387                       # Transaction distribution
system.membus.trans_dist::StoreCondResp         89387                       # Transaction distribution
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    420741478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total    420741478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port     25982974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total     25984356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port         7240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total         7240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port       123478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total       123478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    400905152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total    400905152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave          436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio          398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port     18277080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total     18277914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port         3420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total         3420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       114538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total       114538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port    387372800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total    387372800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.bridge.slave          704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port     15192682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total     15193996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port         4548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total         4548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       114266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total       114266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port    388407234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total    388407234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.bridge.slave          524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio          532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port     14783178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total     14784234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port         4284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total         4284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       116846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total       116846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1672156044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port         8208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port    841482956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total    841482956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave         1395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port     55115586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total     55118069                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port        14480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total        14480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port       246956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total       246956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port    801810304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total    801810304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave          872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio          796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port     40391639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total     40393307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port         6840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total         6840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       229076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total       229076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port    774745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total    774745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.bridge.slave         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio         1220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port     34795038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total     34797666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port         9096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total         9096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       228532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total       228532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port    776814468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total    776814468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.bridge.slave         1048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio         1064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port     33525254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total     33527366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port         8568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total         8568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       233692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total       233692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3359675184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         836075729                       # Request fanout histogram
system.membus.snoop_fanout::mean            19.955312                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.206617                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19               37362267      4.47%      4.47% # Request fanout histogram
system.membus.snoop_fanout::20              798713462     95.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              19                       # Request fanout histogram
system.membus.snoop_fanout::max_value              20                       # Request fanout histogram
system.membus.snoop_fanout::total           836075729                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq               615542                       # Transaction distribution
system.iobus.trans_dist::ReadResp              615542                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 239                       # Transaction distribution
system.iobus.trans_dist::WriteResp                239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         1532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port      1228800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total      1228800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iobridge.slave          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1231562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          206                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         3064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio         1424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4723                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iobridge.slave         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4928131                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8777626                       # DTB read hits
system.cpu0.dtb.read_misses                     30482                       # DTB read misses
system.cpu0.dtb.write_hits                    4183997                       # DTB write hits
system.cpu0.dtb.write_misses                     1071                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     895                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  1810                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                       92                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8808108                       # DTB read accesses
system.cpu0.dtb.write_accesses                4185068                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         12961623                       # DTB hits
system.cpu0.dtb.misses                          31553                       # DTB misses
system.cpu0.dtb.accesses                     12993176                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   210369684                       # ITB inst hits
system.cpu0.itb.inst_misses                      1820                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     698                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               210371504                       # ITB inst accesses
system.cpu0.itb.hits                        210369684                       # DTB hits
system.cpu0.itb.misses                           1820                       # DTB misses
system.cpu0.itb.accesses                    210371504                       # DTB accesses
system.cpu0.numCycles                       220160970                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  210085310                       # Number of instructions committed
system.cpu0.committedOps                    214576910                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            192075728                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3270                       # Number of float alu accesses
system.cpu0.num_func_calls                   13820113                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     25423287                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   192075728                       # number of integer instructions
system.cpu0.num_fp_insts                         3270                       # number of float instructions
system.cpu0.num_int_register_reads          262437232                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         125969169                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2246                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               1024                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           643420441                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          150643612                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     13167188                       # number of memory refs
system.cpu0.num_load_insts                    8891726                       # Number of load instructions
system.cpu0.num_store_insts                   4275462                       # Number of store instructions
system.cpu0.num_idle_cycles              5288293.195776                       # Number of idle cycles
system.cpu0.num_busy_cycles              214872676.804224                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.975980                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.024020                       # Percentage of idle cycles
system.cpu0.Branches                         36280183                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 6160      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                199541258     92.98%     92.99% # Class of executed instruction
system.cpu0.op_class::IntMult                 1881185      0.88%     93.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               456      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     93.86% # Class of executed instruction
system.cpu0.op_class::MemRead                 8891726      4.14%     98.01% # Class of executed instruction
system.cpu0.op_class::MemWrite                4275462      1.99%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 214596247                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    9931                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     6667773                       # DTB read hits
system.cpu1.dtb.read_misses                     28589                       # DTB read misses
system.cpu1.dtb.write_hits                    2442400                       # DTB write hits
system.cpu1.dtb.write_misses                      523                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     872                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  1698                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      156                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 6696362                       # DTB read accesses
system.cpu1.dtb.write_accesses                2442923                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          9110173                       # DTB hits
system.cpu1.dtb.misses                          29112                       # DTB misses
system.cpu1.dtb.accesses                      9139285                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   200451891                       # ITB inst hits
system.cpu1.itb.inst_misses                       864                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     535                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               200452755                       # ITB inst accesses
system.cpu1.itb.hits                        200451891                       # DTB hits
system.cpu1.itb.misses                            864                       # DTB misses
system.cpu1.itb.accesses                    200452755                       # DTB accesses
system.cpu1.numCycles                       223336439                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  200386646                       # Number of instructions committed
system.cpu1.committedOps                    203037850                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            181503548                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  3697                       # Number of float alu accesses
system.cpu1.num_func_calls                   12782612                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     24471914                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   181503548                       # number of integer instructions
system.cpu1.num_fp_insts                         3697                       # number of float instructions
system.cpu1.num_int_register_reads          246753518                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         118729725                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                3087                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                608                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           609065578                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          148249939                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      9274829                       # number of memory refs
system.cpu1.num_load_insts                    6758782                       # Number of load instructions
system.cpu1.num_store_insts                   2516047                       # Number of store instructions
system.cpu1.num_idle_cycles              17293798.250155                       # Number of idle cycles
system.cpu1.num_busy_cycles              206042640.749845                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.922566                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.077434                       # Percentage of idle cycles
system.cpu1.Branches                         34362788                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 7246      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                192161364     94.64%     94.64% # Class of executed instruction
system.cpu1.op_class::IntMult                 1607295      0.79%     95.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               403      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.43% # Class of executed instruction
system.cpu1.op_class::MemRead                 6758782      3.33%     98.76% # Class of executed instruction
system.cpu1.op_class::MemWrite                2516047      1.24%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 203051137                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4298                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     5875055                       # DTB read hits
system.cpu2.dtb.read_misses                     28587                       # DTB read misses
system.cpu2.dtb.write_hits                    1693392                       # DTB write hits
system.cpu2.dtb.write_misses                      509                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    1206                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  1740                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      210                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 5903642                       # DTB read accesses
system.cpu2.dtb.write_accesses                1693901                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          7568447                       # DTB hits
system.cpu2.dtb.misses                          29096                       # DTB misses
system.cpu2.dtb.accesses                      7597543                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   193685661                       # ITB inst hits
system.cpu2.itb.inst_misses                      1137                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                     674                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               193686798                       # ITB inst accesses
system.cpu2.itb.hits                        193685661                       # DTB hits
system.cpu2.itb.misses                           1137                       # DTB misses
system.cpu2.itb.accesses                    193686798                       # DTB accesses
system.cpu2.numCycles                       223112356                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  193657457                       # Number of instructions committed
system.cpu2.committedOps                    195280690                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            174097434                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  2496                       # Number of float alu accesses
system.cpu2.num_func_calls                   12241012                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     24053153                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   174097434                       # number of integer instructions
system.cpu2.num_fp_insts                         2496                       # number of float instructions
system.cpu2.num_int_register_reads          234230200                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         112561842                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                1463                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               1024                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           585869600                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          143636171                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      7736659                       # number of memory refs
system.cpu2.num_load_insts                    5969213                       # Number of load instructions
system.cpu2.num_store_insts                   1767446                       # Number of store instructions
system.cpu2.num_idle_cycles              25175290.186077                       # Number of idle cycles
system.cpu2.num_busy_cycles              197937065.813923                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.887163                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.112837                       # Percentage of idle cycles
system.cpu2.Branches                         33409435                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 8966      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                186071711     95.28%     95.28% # Class of executed instruction
system.cpu2.op_class::IntMult                 1480072      0.76%     96.04% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               447      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     96.04% # Class of executed instruction
system.cpu2.op_class::MemRead                 5969213      3.06%     99.09% # Class of executed instruction
system.cpu2.op_class::MemWrite                1767446      0.91%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 195297855                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5911                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5865746                       # DTB read hits
system.cpu3.dtb.read_misses                     29248                       # DTB read misses
system.cpu3.dtb.write_hits                    1497246                       # DTB write hits
system.cpu3.dtb.write_misses                      468                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     714                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  1957                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                       80                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 5894994                       # DTB read accesses
system.cpu3.dtb.write_accesses                1497714                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          7362992                       # DTB hits
system.cpu3.dtb.misses                          29716                       # DTB misses
system.cpu3.dtb.accesses                      7392708                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   194203030                       # ITB inst hits
system.cpu3.itb.inst_misses                      1074                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid               1424                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                     76                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                     484                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               194204104                       # ITB inst accesses
system.cpu3.itb.hits                        194203030                       # DTB hits
system.cpu3.itb.misses                           1074                       # DTB misses
system.cpu3.itb.accesses                    194204104                       # DTB accesses
system.cpu3.numCycles                       223120543                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  194116118                       # Number of instructions committed
system.cpu3.committedOps                    195489837                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            174219389                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  2514                       # Number of float alu accesses
system.cpu3.num_func_calls                   12260270                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     24141008                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   174219389                       # number of integer instructions
system.cpu3.num_fp_insts                         2514                       # number of float instructions
system.cpu3.num_int_register_reads          234101505                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         112635084                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                1408                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               1104                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           586397601                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          144066926                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      7531117                       # number of memory refs
system.cpu3.num_load_insts                    5961553                       # Number of load instructions
system.cpu3.num_store_insts                   1569564                       # Number of store instructions
system.cpu3.num_idle_cycles              24904785.883515                       # Number of idle cycles
system.cpu3.num_busy_cycles              198215757.116485                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.888380                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.111620                       # Percentage of idle cycles
system.cpu3.Branches                         33516703                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 2949      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                186484048     95.39%     95.39% # Class of executed instruction
system.cpu3.op_class::IntMult                 1481755      0.76%     96.15% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               411      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     96.15% # Class of executed instruction
system.cpu3.op_class::MemRead                 5961553      3.05%     99.20% # Class of executed instruction
system.cpu3.op_class::MemWrite                1569564      0.80%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 195500280                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    5553                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
