<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>WuPu</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGL030V5</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/WupuTestbedReady/component/work/WuPu</location>
    <state>GENERATED ( Wed Nov 13 14:49:30 2013 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\component\work\manchesterEncoderComplete\manchesterEncoderComplete.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\component\work\PerformanceMeasure\PerformanceMeasure.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\component\work\RingOscillator\RingOscillator.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\component\work\WuPu\WuPu.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\adressingData.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\adressingDataTestbed.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\ASCII_pck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\clkCouter_mod.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\Command_Process_Parity0_modified.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\edgedetector.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\freq_ref_preamble.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\housekeepingCheck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\InitialMsgInjector.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\manchesterDecoder_0toStart.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\manchesterDecoder_0toStart_clk1.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\manchesterDecoder_0toStart_v5.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\ManchesterEncoder_ctrl.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\manchester_encoder.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\Mom_unit_indirectACK.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\Mom_unit_indirectACK_Inic0Mod.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\PM_ProcessFlagGen.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\Wupu_pck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\hdl\ZBControl_IRQs.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\common\vhdl\FlashFreeze_Filter.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\common\vhdl\FlashFreeze_FSM.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\common\vhdl\FlashFreeze_Managment.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\CuentaEnvios\CuentaEnvios.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\LowPowerManagement\LowPowerManagement.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\LowPowerManagement\LowPowerManagement_wrapper.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\muxSwitcthRing\muxSwitcthRing.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\register_reg\register_reg.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\ringO_cnt\ringO_cnt.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\smartgen\ZBWatchDog\ZBWatchDog.vhd</file>
  </fileset>
  <io>
    <port-name>selExp[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>ClearPerformData</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>selExp[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RST</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>IRQ3</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>CTRL1</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>PM_DataReady</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RX_OUT</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>CLK_GATED</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>MoMstateLed[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>R2SINKTimeout</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Wakeup</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>PM_TXCounter[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>selAdd[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>selAdd[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>IRQ0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>PM_msgType</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>LedMochila</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>uC_commandType</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>IRQ1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>PM_TXCounter[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>uC_commandReady</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>IRQ2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>MoMstateLed[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>PM_TXCounter[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>TX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RESETZB</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>f59</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>f32</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>selAdd[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>NWKrRouteTimeout</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>MoMstateLed[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>addressingData</core-exttype>
    <core-location>hdl\adressingDataTestbed.vhd</core-location>
    <core-name>addressingData_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>BIBUF</core-exttype>
    <core-name>BIBUF_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>command_process</core-exttype>
    <core-location>hdl\Command_Process_Parity0_modified.vhd</core-location>
    <core-name>command_process_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1C0</core-exttype>
    <core-name>DFN1C0_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>housekeepingCheck</core-exttype>
    <core-location>hdl\housekeepingCheck.vhd</core-location>
    <core-name>housekeepingCheck_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INBUF</core-exttype>
    <core-name>INBUF_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>InintialMsgInjector</core-exttype>
    <core-location>hdl\InitialMsgInjector.vhd</core-location>
    <core-name>InintialMsgInjector_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/WupuTestbedReady/smartgen/LowPowerManagement</core-location>
    <core-name>LowPowerManagement_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/WupuTestbedReady/component/work/manchesterEncoderComplete</core-location>
    <core-name>manchesterEncoderComplete_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>md_v5</core-exttype>
    <core-location>hdl\manchesterDecoder_0toStart_v5.vhd</core-location>
    <core-name>md_v4_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>MoM_unit</core-exttype>
    <core-location>hdl\Mom_unit_indirectACK_Inic0Mod.vhd</core-location>
    <core-name>MoM_unit_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>OR2</core-exttype>
    <core-name>OR2_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/WupuTestbedReady/component/work/PerformanceMeasure</core-location>
    <core-name>PerformanceMeasure_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>ProcessFlagGen</core-exttype>
    <core-location>hdl\PM_ProcessFlagGen.vhd</core-location>
    <core-name>ProcessFlagGen_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/WupuTestbedReady/component/work/RingOscillator</core-location>
    <core-name>RingOscillator_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>ZBControl</core-exttype>
    <core-location>hdl\ZBControl_IRQs.vhd</core-location>
    <core-name>ZBControl_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for WuPu</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
