INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/izana/Documents/GitHub/SEA/ejercicios_basicos_vhdl/contador_ascendente/contador_ascendente.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
