{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457443976323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457443976323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:32:55 2016 " "Processing started: Tue Mar 08 22:32:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457443976323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457443976323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457443976324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457443977568 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "plltest.qsys " "Elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443977729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:03 Progress: Loading msxslot/plltest.qsys " "2016.03.08.22:33:03 Progress: Loading msxslot/plltest.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443983663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Reading input file " "2016.03.08.22:33:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Adding clk_0 \[clock_source 13.1\] " "2016.03.08.22:33:04 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Parameterizing module clk_0 " "2016.03.08.22:33:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Building connections " "2016.03.08.22:33:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Parameterizing connections " "2016.03.08.22:33:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Validating " "2016.03.08.22:33:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.03.08.22:33:04 Progress: Done reading input file " "2016.03.08.22:33:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443984474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH " "Plltest: Generating plltest \"plltest\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443987232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443987399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443987413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes " "Plltest: Done \"plltest\" with 1 modules, 1 files, 323 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1457443987546 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "plltest.qsys " "Finished elaborating Qsys system entity \"plltest.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus.v(53) " "Verilog HDL warning at msxbus.v(53): extended using \"x\" or \"z\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1457443988242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(83) " "Verilog HDL information at msxbus.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457443988243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus.v(121) " "Verilog HDL information at msxbus.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1457443988243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus " "Found entity 1: msxbus" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457443988246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457443988246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_msx_test.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_to_msx_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_to_MSX_test " "Found entity 1: SPI_to_MSX_test" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457443988247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457443988247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/plltest/plltest.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/plltest/plltest.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltest " "Found entity 1: plltest" {  } { { "db/ip/plltest/plltest.v" "" { Text "C:/altera/13.1/msxslot/db/ip/plltest/plltest.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457443988264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"address\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"data_bus\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rd\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"wr\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"iorq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "merq SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"merq\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs2 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs12 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"cs12\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sltsl SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"sltsl\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1 SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"m1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"reset\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rfsh SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"rfsh\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "msx_clk SPI_to_MSX_test.v(28) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for \"msx_clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nwait SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"nwait\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busdir SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"busdir\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interrupt SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"interrupt\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw1\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2 SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"sw2\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "swout SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"swout\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk SPI_to_MSX_test.v(29) " "Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for \"clk\"" {  } { { "SPI_to_MSX_test.v" "" { Text "C:/altera/13.1/msxslot/SPI_to_MSX_test.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443988264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus " "Elaborating entity \"msxbus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457443988364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 msxbus.v(52) " "Verilog HDL assignment warning at msxbus.v(52): truncated value with size 32 to match size of target (8)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 msxbus.v(53) " "Verilog HDL assignment warning at msxbus.v(53): truncated value with size 16 to match size of target (8)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset msxbus.v(70) " "Inferred latch for \"reset\" at msxbus.v(70)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sltsl msxbus.v(69) " "Inferred latch for \"sltsl\" at msxbus.v(69)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "merq msxbus.v(68) " "Inferred latch for \"merq\" at msxbus.v(68)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iorq msxbus.v(67) " "Inferred latch for \"iorq\" at msxbus.v(67)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr msxbus.v(66) " "Inferred latch for \"wr\" at msxbus.v(66)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988368 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd msxbus.v(65) " "Inferred latch for \"rd\" at msxbus.v(65)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] msxbus.v(64) " "Inferred latch for \"address\[0\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] msxbus.v(64) " "Inferred latch for \"address\[1\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] msxbus.v(64) " "Inferred latch for \"address\[2\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] msxbus.v(64) " "Inferred latch for \"address\[3\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] msxbus.v(64) " "Inferred latch for \"address\[4\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988384 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] msxbus.v(64) " "Inferred latch for \"address\[5\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] msxbus.v(64) " "Inferred latch for \"address\[6\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] msxbus.v(64) " "Inferred latch for \"address\[7\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] msxbus.v(64) " "Inferred latch for \"address\[8\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] msxbus.v(64) " "Inferred latch for \"address\[9\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] msxbus.v(64) " "Inferred latch for \"address\[10\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] msxbus.v(64) " "Inferred latch for \"address\[11\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988385 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] msxbus.v(64) " "Inferred latch for \"address\[12\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988386 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] msxbus.v(64) " "Inferred latch for \"address\[13\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988386 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] msxbus.v(64) " "Inferred latch for \"address\[14\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988386 "|msxbus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] msxbus.v(64) " "Inferred latch for \"address\[15\]\" at msxbus.v(64)" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1457443988386 "|msxbus"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[0\] " "Inserted always-enabled tri-state buffer between \"mdata\[0\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[1\] " "Inserted always-enabled tri-state buffer between \"mdata\[1\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[2\] " "Inserted always-enabled tri-state buffer between \"mdata\[2\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[3\] " "Inserted always-enabled tri-state buffer between \"mdata\[3\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[4\] " "Inserted always-enabled tri-state buffer between \"mdata\[4\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[5\] " "Inserted always-enabled tri-state buffer between \"mdata\[5\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[6\] " "Inserted always-enabled tri-state buffer between \"mdata\[6\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mdata\[7\] " "Inserted always-enabled tri-state buffer between \"mdata\[7\]\" and its non-tri-state driver." {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1457443988948 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1457443988948 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[0\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[1\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[2\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[3\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[4\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[5\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[6\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "mdata\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"mdata\[7\]\" is moved to its source" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1457443988948 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1457443988948 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[0\]~synth " "Node \"mdata\[0\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[1\]~synth " "Node \"mdata\[1\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[2\]~synth " "Node \"mdata\[2\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[3\]~synth " "Node \"mdata\[3\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[4\]~synth " "Node \"mdata\[4\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[5\]~synth " "Node \"mdata\[5\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[6\]~synth " "Node \"mdata\[6\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mdata\[7\]~synth " "Node \"mdata\[7\]~synth\"" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457443989037 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1457443989037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m1 VCC " "Pin \"m1\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457443989040 "|msxbus|m1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rfsh VCC " "Pin \"rfsh\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457443989040 "|msxbus|rfsh"} { "Warning" "WMLS_MLS_STUCK_PIN" "swout VCC " "Pin \"swout\" is stuck at VCC" {  } { { "msxbus.v" "" { Text "C:/altera/13.1/msxslot/msxbus.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457443989040 "|msxbus|swout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457443989040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457443989149 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457443989149 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1457443989149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457443989149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457443989149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltest " "Ignored assignments for entity \"plltest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457443989349 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457443989349 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457443989349 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457443984\" -entity plltest -library plltest " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457443984\" -entity plltest -library plltest was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1457443989349 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1457443989349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg " "Generated suppressed messages file C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1457443989453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457443989629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 22:33:09 2016 " "Processing ended: Tue Mar 08 22:33:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457443989629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457443989629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457443989629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457443989629 ""}
