[["Algorithms for Block Bidiagonal Systems on Vector and Parallel Computers.", ["Markus Hegland", "Michael R. Osborne"], "https://doi.org/10.1145/277830.277835", 6], ["A Parallel Iterative Linear System Solver with Dynamic Load Balancing.", ["Peter Christen"], "https://doi.org/10.1145/277830.277836", 6], ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors.", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", 8], ["The Potential of Data Value Speculation to Boost ILP.", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/277830.277840", 8], ["Load Execution Latency Reduction.", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", 8], ["A Performance Study of Out-of-order Vector Architectures and Short Registers.", ["Luis Villa", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/277830.277844", 8], ["Efficient Support of Parallel Sparse Computation for Array Intrinsic Functions of Fortran 90.", ["Rong-Guey Chang", "Tyng-Ruey Chuang", "Jenq Kuen Lee"], "https://doi.org/10.1145/277830.277845", 8], ["Comparing Data Forwarding and Prefetching for Communication-induced Misses in Shared-memory MPs.", ["David Koufaty", "Josep Torrellas"], "https://doi.org/10.1145/277830.277847", 8], ["An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications.", ["Dhruva R. Chakrabarti", "U. Nagaraj Shenoy", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277848", 8], ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests.", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", 8], ["Speculative Multithreaded Processors.", ["Pedro Marcuello", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/277830.277850", 8], ["Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor.", ["Venkata Krishnan", "Josep Torrellas"], "https://doi.org/10.1145/277830.277852", 8], ["Coarse-grained Speculative Execution in Shared-memory Multiprocessors.", ["Iffat H. Kazi", "David J. Lilja"], "https://doi.org/10.1145/277830.277853", 8], ["Multipath Execution: Opportunities and Limits.", ["Pritpal S. Ahuja", "Kevin Skadron", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277854", 8], ["High-level Management of Communication Schedules in HPF-like Languages.", ["Siegfried Benkner", "Piyush Mehrotra", "John Van Rosendale", "Hans P. Zima"], "https://doi.org/10.1145/277830.277855", 8], ["Problem and Machine Sensitive Communication Optimization.", ["Thomas Fahringer", "Eduard Mehofer"], "https://doi.org/10.1145/277830.277856", 8], ["Loop Fusion in High Performance Fortran.", ["Gerald Roth", "Ken Kennedy"], "https://doi.org/10.1145/277830.277857", 8], ["A General Algorithm for Tiling the Register Level.", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez", "Enric Morancho"], "https://doi.org/10.1145/277830.277859", 8], ["Application Level Scheduling of Gene Sequence Comparison on Metacomputers.", ["Neil T. Spring", "Richard Wolski"], "https://doi.org/10.1145/277830.277860", 8], ["Local Area Metacomputing for Multidisciplinary Problems: A Case Study for Fluid/Structure Coupled Simulation.", ["Toshiya Kimura", "Hiroshi Takemiya"], "https://doi.org/10.1145/277830.277861", 8], ["Exploiting Heterogeneous Parallelism in the Presence of Communication Delays.", ["Dingchao Li", "Yuji Iwahori", "Naohiro Ishii"], "https://doi.org/10.1145/277830.277862", 8], ["Optimizing and Load Balancing Metacomputing Applications.", ["Jorg Henrichs"], "https://doi.org/10.1145/277830.277864", 7], ["Predicting Parallel Applications Performance on Non-Dedicated Cluster Platforms.", ["Cosimo Anglano"], "https://doi.org/10.1145/277830.277866", 8], ["A User Level Program Transformation Tool.", ["Francois Bodin", "Yann Mevel", "Rene Quiniou"], "https://doi.org/10.1145/277830.277868", 8], ["The Role of Associativity and Commutativity in the Detection and Transformation of Loop-level Parallelism.", ["William M. Pottenger"], "https://doi.org/10.1145/277830.277870", 8], ["The Infinity Lambda Test.", ["Weng-Long Chang", "Chih-Ping Chu"], "https://doi.org/10.1145/277830.277872", 8], ["Predicated Array Data-flow Analysis for Run-time Parallelization.", ["Sungdo Moon", "Mary W. Hall", "Brian R. Murphy"], "https://doi.org/10.1145/277830.277874", 8], ["Measuring the Effectiveness of Automatic Parallelization in SUIF.", ["Byoungro So", "Sungdo Moon", "Mary W. Hall"], "https://doi.org/10.1145/277830.277876", 8], ["PARADISE: An Advanced Featured Parallel File System.", ["Maciej Brodowicz", "Olin Johnson"], "https://doi.org/10.1145/277830.277878", 7], ["Distributed Data Structure Design for Scientific Computation.", ["Jan-Jan Wu", "Pangfeng Liu"], "https://doi.org/10.1145/277830.277879", 8], ["Bounding on the Gain of Optimizing Data Layout in Vector Processors.", ["Lars Lundberg", "Daniel Haggander"], "https://doi.org/10.1145/277830.277882", 8], ["The Design and Implementation of Zero Copy MPI Using Commodity Hardware with a High Performance Network.", ["Francis OCarroll", "Hiroshi Tezuka", "Atsushi Hori", "Yutaka Ishikawa"], "https://doi.org/10.1145/277830.277883", 8], ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster.", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", 8], ["MBCF: A Protected and Virtualized High-Speed User-Level Memory-Based Communication Facility.", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/277830.277889", 8], ["Highly Efficient Implementation of MPI Point-to-Point Communication Using Remote Memory Operations.", ["Osamu Tatebe", "Yuetsu Kodama", "Satoshi Sekiguchi", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/277830.277890", 7], ["Evaluation of Hardware Write Propagation Support for Next-generation Shared Virtual Memory Clusters.", ["Angelos Bilas", "Liviu Iftode", "Jaswinder Pal Singh"], "https://doi.org/10.1145/277830.277893", 8], ["Techniques for Empirical Testing of Parallel Random Number Generators.", ["Paul D. Coddington", "Sung Hoon Ko"], "https://doi.org/10.1145/277830.277895", 7], ["Evaluation of High Performance Multicache Parallel Texture Mapping.", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1145/277830.277898", 8], ["Parallel Compiled Event Driven VHDL Simulation.", ["Venkatram Krishnaswamy", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277901", 8], ["Load Balanced Parallel Radix Sort.", ["Andrew Sohn", "Yuetsu Kodama"], "https://doi.org/10.1145/277830.277903", 8], ["Integer Sorting on Shared-Memory Vector Parallel Computers.", ["Kenji Suehiro", "Hitoshi Murai", "Yoshiki Seo"], "https://doi.org/10.1145/277830.277904", 8], ["Speculative Execution Model with Duplication.", ["Kei Hiraki", "Junji Tamatsukuri", "Takashi Matsumoto"], "https://doi.org/10.1145/277830.277907", 8], ["Dependence Driven Execution for Multiprogrammed Multiprocessor.", ["Suvas Vajracharya", "Dirk Grunwald"], "https://doi.org/10.1145/277830.277908", 8], ["Kernel-level Scheduling for the Nano-threads Programming Model.", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", 8], ["Scalable On-the-fly Detection of the First Races in Parallel Programs.", ["Jeong-Si Kim", "Yong-Kee Jun"], "https://doi.org/10.1145/277830.277914", 8], ["Eliminating Conflict Misses for High Performance Architectures.", ["Gabriel Rivera", "Chau-Wen Tseng"], "https://doi.org/10.1145/277830.277917", 8], ["Prefetching on the Cray-T3E.", ["Matthias M. Muller", "Thomas M. Warschko", "Walter F. Tichy"], "https://doi.org/10.1145/277830.277919", 8], ["Characterization and Improvement of Load/Store Cache-based Prefetching.", ["Pablo Ibanez", "Victor Vinals", "Jose Luis Briz", "Maria Jesus Garzaran"], "https://doi.org/10.1145/277830.277921", 8], ["Hardware-driven Prefetching for Pointer Data References.", ["Chi-Hung Chi", "Chin-Ming Cheung"], "https://doi.org/10.1145/277830.277924", 8], ["Data Prefetching for Software DSMs.", ["Ricardo Bianchini", "Raquel Pinto", "Claudio Luis de Amorim"], "https://doi.org/10.1145/277830.277925", 8], ["Depth Contention-free Broadcasting on Torus Networks.", ["Yomin Hou", "Chien-Min Wang", "Lih-Hsing Hsu"], "https://doi.org/10.1145/277830.277926", 8], ["OPTNET: A Cost-effective Optical Network for Multiprocessors.", ["Enrique V. Carrera", "Ricardo Bianchini"], "https://doi.org/10.1145/277830.277929", 8], ["Applying Segment Routing to k-ary n-cube Networks.", ["Cruz Izu", "Agustin Arruabarrena"], "https://doi.org/10.1145/277830.277931", 8], ["Dynamic Load Balancing for Adaptive Meshes Using Symmetric Broadcast Networks.", ["Sajal K. Das", "Daniel J. Harvey", "Rupak Biswas"], "https://doi.org/10.1145/277830.277934", 8], ["Vector Architectures: Past, Present and Future.", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1145/277830.277935", 8], ["Kin: A High Performance Asynchronous Processor Architecture.", ["Rakefet Kol", "Ran Ginosar"], "https://doi.org/10.1145/277830.277937", 8], ["Resource Widening Versus Replication: Limits and Performance-cost Trade-off.", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/277830.277938", 8], ["Utilizing Reuse Information in Data Cache Management.", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", 8], ["A Study of Three Dynamic Approaches to Handle Widely Shared Data in Shared-memory Multiprocessors.", ["Stefanos Kaxiras", "Stein Gjessing", "James R. Goodman"], "https://doi.org/10.1145/277830.277943", 8]]