Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto feffc16750b5468d996f062d07dcc2c0 --incr --debug typical --relax --mt 2 -L secureip -L xpm --snapshot design_2_wrapper_behav xil_defaultlib.design_2_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IIR_Filter
Compiling module xil_defaultlib.design_2_IIR_Filter_0_2
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Built simulation snapshot design_2_wrapper_behav
