#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12260fa70 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -10;
v0x6000013cfa80_0 .var "clk", 0 0;
v0x6000013cfb10_0 .var "collected_output", 9 0;
v0x6000013cfba0_0 .net "debug_valid_pipe", 0 9, L_0x6000010cc0a0;  1 drivers
v0x6000013cfc30_0 .net "ds0", 1023 0, L_0x600000ac5d50;  1 drivers
v0x6000013cfcc0_0 .net "ds1", 511 0, L_0x600000ac5dc0;  1 drivers
v0x6000013cfd50_0 .net "ds2", 255 0, L_0x600000ac5e30;  1 drivers
v0x6000013cfde0_0 .net "ds3", 127 0, L_0x600000ac5ea0;  1 drivers
v0x6000013cfe70_0 .net "ds4", 63 0, L_0x600000ac5f10;  1 drivers
v0x6000013cff00_0 .net "ds5", 31 0, L_0x600000ac5f80;  1 drivers
v0x6000013c8000_0 .net "ds6", 15 0, L_0x600000ac5ff0;  1 drivers
v0x6000013c8090_0 .net "ds7", 7 0, L_0x600000ac6060;  1 drivers
v0x6000013c8120_0 .net "ds8", 3 0, L_0x600000ac60d0;  1 drivers
v0x6000013c81b0_0 .net "ds9", 1 0, L_0x600000ac6140;  1 drivers
v0x6000013c8240_0 .var "in", 1023 0;
v0x6000013c82d0_0 .var "in_valid", 0 0;
v0x6000013c8360_0 .net "out_valid", 0 0, v0x6000013cec70_0;  1 drivers
v0x6000013c83f0_0 .var "reset", 0 0;
v0x6000013c8480_0 .net "result", 9 0, L_0x600000ac6610;  1 drivers
v0x6000013c8510_0 .net "rs0", 9 0, L_0x600000ac61b0;  1 drivers
v0x6000013c85a0_0 .net "rs1", 9 0, L_0x600000ac6220;  1 drivers
v0x6000013c8630_0 .net "rs2", 9 0, L_0x600000ac6290;  1 drivers
v0x6000013c86c0_0 .net "rs3", 9 0, L_0x600000ac6370;  1 drivers
v0x6000013c8750_0 .net "rs4", 9 0, L_0x600000ac63e0;  1 drivers
v0x6000013c87e0_0 .net "rs5", 9 0, L_0x600000ac6300;  1 drivers
v0x6000013c8870_0 .net "rs6", 9 0, L_0x600000ac6450;  1 drivers
v0x6000013c8900_0 .net "rs7", 9 0, L_0x600000ac64c0;  1 drivers
v0x6000013c8990_0 .net "rs8", 9 0, L_0x600000ac6530;  1 drivers
v0x6000013c8a20_0 .net "rs9", 9 0, L_0x600000ac65a0;  1 drivers
E_0x6000034c7b40 .event anyedge, v0x6000013cec70_0;
E_0x6000034c7b80 .event negedge, v0x6000013ce400_0;
E_0x6000034c7bc0 .event anyedge, v0x6000013ced00_0;
S_0x12260bd20 .scope module, "dut" "findfirstset" 2 42, 3 1 0, S_0x12260fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1024 "in";
    .port_info 4 /OUTPUT 10 "debug_valid_pipe";
    .port_info 5 /OUTPUT 1024 "ds0";
    .port_info 6 /OUTPUT 512 "ds1";
    .port_info 7 /OUTPUT 256 "ds2";
    .port_info 8 /OUTPUT 128 "ds3";
    .port_info 9 /OUTPUT 64 "ds4";
    .port_info 10 /OUTPUT 32 "ds5";
    .port_info 11 /OUTPUT 16 "ds6";
    .port_info 12 /OUTPUT 8 "ds7";
    .port_info 13 /OUTPUT 4 "ds8";
    .port_info 14 /OUTPUT 2 "ds9";
    .port_info 15 /OUTPUT 10 "rs0";
    .port_info 16 /OUTPUT 10 "rs1";
    .port_info 17 /OUTPUT 10 "rs2";
    .port_info 18 /OUTPUT 10 "rs3";
    .port_info 19 /OUTPUT 10 "rs4";
    .port_info 20 /OUTPUT 10 "rs5";
    .port_info 21 /OUTPUT 10 "rs6";
    .port_info 22 /OUTPUT 10 "rs7";
    .port_info 23 /OUTPUT 10 "rs8";
    .port_info 24 /OUTPUT 10 "rs9";
    .port_info 25 /OUTPUT 10 "result";
    .port_info 26 /OUTPUT 1 "out_valid";
L_0x600000ac5d50 .functor BUFZ 1024, v0x6000013cf450_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ac5dc0 .functor BUFZ 512, v0x6000013cf4e0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ac5e30 .functor BUFZ 256, v0x6000013cf570_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ac5ea0 .functor BUFZ 128, v0x6000013cf600_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ac5f10 .functor BUFZ 64, v0x6000013cf690_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000ac5f80 .functor BUFZ 32, v0x6000013cf720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000ac5ff0 .functor BUFZ 16, v0x6000013cf7b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600000ac6060 .functor BUFZ 8, v0x6000013cf840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000ac60d0 .functor BUFZ 4, v0x6000013cf8d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000ac6140 .functor BUFZ 2, v0x6000013cf960_0, C4<00>, C4<00>, C4<00>;
v0x6000013cee20_0 .array/port v0x6000013cee20, 0;
L_0x600000ac61b0 .functor BUFZ 10, v0x6000013cee20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_1 .array/port v0x6000013cee20, 1;
L_0x600000ac6220 .functor BUFZ 10, v0x6000013cee20_1, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_2 .array/port v0x6000013cee20, 2;
L_0x600000ac6290 .functor BUFZ 10, v0x6000013cee20_2, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_3 .array/port v0x6000013cee20, 3;
L_0x600000ac6370 .functor BUFZ 10, v0x6000013cee20_3, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_4 .array/port v0x6000013cee20, 4;
L_0x600000ac63e0 .functor BUFZ 10, v0x6000013cee20_4, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_5 .array/port v0x6000013cee20, 5;
L_0x600000ac6300 .functor BUFZ 10, v0x6000013cee20_5, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_6 .array/port v0x6000013cee20, 6;
L_0x600000ac6450 .functor BUFZ 10, v0x6000013cee20_6, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_7 .array/port v0x6000013cee20, 7;
L_0x600000ac64c0 .functor BUFZ 10, v0x6000013cee20_7, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_8 .array/port v0x6000013cee20, 8;
L_0x600000ac6530 .functor BUFZ 10, v0x6000013cee20_8, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013cee20_9 .array/port v0x6000013cee20, 9;
L_0x600000ac65a0 .functor BUFZ 10, v0x6000013cee20_9, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x600000ac6610 .functor BUFZ 10, v0x6000013cee20_9, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x6000013ce400_0 .net "clk", 0 0, v0x6000013cfa80_0;  1 drivers
v0x6000013ce490_0 .net "debug_valid_pipe", 0 9, L_0x6000010cc0a0;  alias, 1 drivers
v0x6000013ce520_0 .net "ds0", 1023 0, L_0x600000ac5d50;  alias, 1 drivers
v0x6000013ce5b0_0 .net "ds1", 511 0, L_0x600000ac5dc0;  alias, 1 drivers
v0x6000013ce640_0 .net "ds2", 255 0, L_0x600000ac5e30;  alias, 1 drivers
v0x6000013ce6d0_0 .net "ds3", 127 0, L_0x600000ac5ea0;  alias, 1 drivers
v0x6000013ce760_0 .net "ds4", 63 0, L_0x600000ac5f10;  alias, 1 drivers
v0x6000013ce7f0_0 .net "ds5", 31 0, L_0x600000ac5f80;  alias, 1 drivers
v0x6000013ce880_0 .net "ds6", 15 0, L_0x600000ac5ff0;  alias, 1 drivers
v0x6000013ce910_0 .net "ds7", 7 0, L_0x600000ac6060;  alias, 1 drivers
v0x6000013ce9a0_0 .net "ds8", 3 0, L_0x600000ac60d0;  alias, 1 drivers
v0x6000013cea30_0 .net "ds9", 1 0, L_0x600000ac6140;  alias, 1 drivers
v0x6000013ceac0_0 .var/i "i", 31 0;
v0x6000013ceb50_0 .net "in", 1023 0, v0x6000013c8240_0;  1 drivers
v0x6000013cebe0_0 .net "in_valid", 0 0, v0x6000013c82d0_0;  1 drivers
v0x6000013cec70_0 .var "out_valid", 0 0;
v0x6000013ced00_0 .net "reset", 0 0, v0x6000013c83f0_0;  1 drivers
v0x6000013ced90_0 .net "result", 9 0, L_0x600000ac6610;  alias, 1 drivers
v0x6000013cee20 .array "result_pipe", 9 0, 9 0;
v0x6000013ceeb0_0 .net "rs0", 9 0, L_0x600000ac61b0;  alias, 1 drivers
v0x6000013cef40_0 .net "rs1", 9 0, L_0x600000ac6220;  alias, 1 drivers
v0x6000013cefd0_0 .net "rs2", 9 0, L_0x600000ac6290;  alias, 1 drivers
v0x6000013cf060_0 .net "rs3", 9 0, L_0x600000ac6370;  alias, 1 drivers
v0x6000013cf0f0_0 .net "rs4", 9 0, L_0x600000ac63e0;  alias, 1 drivers
v0x6000013cf180_0 .net "rs5", 9 0, L_0x600000ac6300;  alias, 1 drivers
v0x6000013cf210_0 .net "rs6", 9 0, L_0x600000ac6450;  alias, 1 drivers
v0x6000013cf2a0_0 .net "rs7", 9 0, L_0x600000ac64c0;  alias, 1 drivers
v0x6000013cf330_0 .net "rs8", 9 0, L_0x600000ac6530;  alias, 1 drivers
v0x6000013cf3c0_0 .net "rs9", 9 0, L_0x600000ac65a0;  alias, 1 drivers
v0x6000013cf450_0 .var "stage0", 1023 0;
v0x6000013cf4e0_0 .var "stage1", 511 0;
v0x6000013cf570_0 .var "stage2", 255 0;
v0x6000013cf600_0 .var "stage3", 127 0;
v0x6000013cf690_0 .var "stage4", 63 0;
v0x6000013cf720_0 .var "stage5", 31 0;
v0x6000013cf7b0_0 .var "stage6", 15 0;
v0x6000013cf840_0 .var "stage7", 7 0;
v0x6000013cf8d0_0 .var "stage8", 3 0;
v0x6000013cf960_0 .var "stage9", 1 0;
v0x6000013cf9f0 .array "valid_pipe", 9 0, 0 0;
E_0x6000034c7c00 .event posedge, v0x6000013ce400_0;
v0x6000013cf9f0_9 .array/port v0x6000013cf9f0, 9;
v0x6000013cf9f0_8 .array/port v0x6000013cf9f0, 8;
v0x6000013cf9f0_7 .array/port v0x6000013cf9f0, 7;
v0x6000013cf9f0_6 .array/port v0x6000013cf9f0, 6;
LS_0x6000010cc0a0_0_0 .concat8 [ 1 1 1 1], v0x6000013cf9f0_9, v0x6000013cf9f0_8, v0x6000013cf9f0_7, v0x6000013cf9f0_6;
v0x6000013cf9f0_5 .array/port v0x6000013cf9f0, 5;
v0x6000013cf9f0_4 .array/port v0x6000013cf9f0, 4;
v0x6000013cf9f0_3 .array/port v0x6000013cf9f0, 3;
v0x6000013cf9f0_2 .array/port v0x6000013cf9f0, 2;
LS_0x6000010cc0a0_0_4 .concat8 [ 1 1 1 1], v0x6000013cf9f0_5, v0x6000013cf9f0_4, v0x6000013cf9f0_3, v0x6000013cf9f0_2;
v0x6000013cf9f0_1 .array/port v0x6000013cf9f0, 1;
v0x6000013cf9f0_0 .array/port v0x6000013cf9f0, 0;
LS_0x6000010cc0a0_0_8 .concat8 [ 1 1 0 0], v0x6000013cf9f0_1, v0x6000013cf9f0_0;
L_0x6000010cc0a0 .concat8 [ 4 4 2 0], LS_0x6000010cc0a0_0_0, LS_0x6000010cc0a0_0_4, LS_0x6000010cc0a0_0_8;
S_0x12260ff00 .scope generate, "genblk1[0]" "genblk1[0]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7c40 .param/l "debug" 1 3 37, +C4<00>;
v0x6000013cde60_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_0;  1 drivers
S_0x122604290 .scope generate, "genblk1[1]" "genblk1[1]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7cc0 .param/l "debug" 1 3 37, +C4<01>;
v0x6000013cdef0_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_1;  1 drivers
S_0x122604400 .scope generate, "genblk1[2]" "genblk1[2]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7d40 .param/l "debug" 1 3 37, +C4<010>;
v0x6000013cdf80_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_2;  1 drivers
S_0x12260e220 .scope generate, "genblk1[3]" "genblk1[3]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7dc0 .param/l "debug" 1 3 37, +C4<011>;
v0x6000013ce010_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_3;  1 drivers
S_0x12260e390 .scope generate, "genblk1[4]" "genblk1[4]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7e80 .param/l "debug" 1 3 37, +C4<0100>;
v0x6000013ce0a0_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_4;  1 drivers
S_0x12260e500 .scope generate, "genblk1[5]" "genblk1[5]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7f00 .param/l "debug" 1 3 37, +C4<0101>;
v0x6000013ce130_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_5;  1 drivers
S_0x12260e670 .scope generate, "genblk1[6]" "genblk1[6]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c7f80 .param/l "debug" 1 3 37, +C4<0110>;
v0x6000013ce1c0_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_6;  1 drivers
S_0x12260e7e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c0000 .param/l "debug" 1 3 37, +C4<0111>;
v0x6000013ce250_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_7;  1 drivers
S_0x12260e950 .scope generate, "genblk1[8]" "genblk1[8]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c0080 .param/l "debug" 1 3 37, +C4<01000>;
v0x6000013ce2e0_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_8;  1 drivers
S_0x12260eac0 .scope generate, "genblk1[9]" "genblk1[9]" 3 37, 3 37 0, S_0x12260bd20;
 .timescale 0 0;
P_0x6000034c0100 .param/l "debug" 1 3 37, +C4<01001>;
v0x6000013ce370_0 .net *"_ivl_2", 0 0, v0x6000013cf9f0_9;  1 drivers
    .scope S_0x12260bd20;
T_0 ;
    %wait E_0x6000034c7c00;
    %load/vec4 v0x6000013ced00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x6000013cf450_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x6000013cf4e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000013cf570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000013cf600_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6000013cf690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000013cf720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000013cf7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000013cf840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000013cf8d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000013cf960_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000013ceac0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x6000013ceac0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x6000013ceac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x6000013ceac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cf9f0, 0, 4;
    %load/vec4 v0x6000013ceac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013ceac0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000013cec70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000013cebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x6000013ceb50_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1024;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x6000013cf450_0, 0;
    %load/vec4 v0x6000013cebe0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cf9f0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %load/vec4 v0x6000013cf450_0;
    %parti/s 512, 0, 2;
    %nor/r;
    %pad/u 10;
    %and;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf450_0;
    %parti/s 512, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x6000013cf450_0;
    %parti/s 512, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x6000013cf450_0;
    %parti/s 512, 512, 11;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x6000013cf4e0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf4e0_0;
    %parti/s 256, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf4e0_0;
    %parti/s 256, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x6000013cf4e0_0;
    %parti/s 256, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x6000013cf4e0_0;
    %parti/s 256, 256, 10;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x6000013cf570_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf570_0;
    %parti/s 128, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf570_0;
    %parti/s 128, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x6000013cf570_0;
    %parti/s 128, 0, 2;
    %pad/u 129;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x6000013cf570_0;
    %parti/s 129, 127, 8;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/u 128;
    %assign/vec4 v0x6000013cf600_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf600_0;
    %parti/s 64, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf600_0;
    %parti/s 64, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x6000013cf600_0;
    %parti/s 64, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x6000013cf600_0;
    %parti/s 64, 64, 8;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0x6000013cf690_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf690_0;
    %parti/s 32, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf690_0;
    %parti/s 32, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x6000013cf690_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x6000013cf690_0;
    %parti/s 32, 32, 7;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %assign/vec4 v0x6000013cf720_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf720_0;
    %parti/s 16, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf720_0;
    %parti/s 16, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %load/vec4 v0x6000013cf720_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v0x6000013cf720_0;
    %parti/s 16, 16, 6;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0x6000013cf7b0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf7b0_0;
    %parti/s 8, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf7b0_0;
    %parti/s 8, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0x6000013cf7b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v0x6000013cf7b0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %assign/vec4 v0x6000013cf840_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf840_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf840_0;
    %parti/s 4, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.20, 8;
    %load/vec4 v0x6000013cf840_0;
    %parti/s 4, 0, 2;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %load/vec4 v0x6000013cf840_0;
    %parti/s 4, 4, 4;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %assign/vec4 v0x6000013cf8d0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf8d0_0;
    %parti/s 2, 0, 2;
    %nor/r;
    %pad/u 10;
    %add;
    %and;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %load/vec4 v0x6000013cf8d0_0;
    %parti/s 2, 0, 2;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.22, 8;
    %load/vec4 v0x6000013cf8d0_0;
    %parti/s 2, 0, 2;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v0x6000013cf8d0_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %assign/vec4 v0x6000013cf960_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %pad/u 10;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cee20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x6000013cf960_0;
    %parti/s 1, 0, 2;
    %pad/u 10;
    %inv;
    %add;
    %and;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cee20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000013ceac0_0, 0, 32;
T_0.24 ;
    %load/vec4 v0x6000013ceac0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.25, 5;
    %load/vec4 v0x6000013ceac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000013cf9f0, 4;
    %ix/getv/s 3, v0x6000013ceac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000013cf9f0, 0, 4;
    %load/vec4 v0x6000013ceac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000013ceac0_0, 0, 32;
    %jmp T_0.24;
T_0.25 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000013cf9f0, 4;
    %assign/vec4 v0x6000013cec70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12260fa70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013cfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c82d0_0, 0, 1;
    %pushi/vec4 240, 0, 1024;
    %store/vec4 v0x6000013c8240_0, 0, 1024;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000013cfb10_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_0x12260fa70;
T_2 ;
    %delay 50, 0;
    %load/vec4 v0x6000013cfa80_0;
    %inv;
    %store/vec4 v0x6000013cfa80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12260fa70;
T_3 ;
    %vpi_call 2 56 "$monitor", "result0: %b \012 result1: %b \012 result2: %b \012 result3: %b \012 result4: %b \012 result5: %b \012 result6: %b \012 result7: %b \012 result8: %b \012 result9: %b \012 validity: %b", v0x6000013c8510_0, v0x6000013c85a0_0, v0x6000013c8630_0, v0x6000013c86c0_0, v0x6000013c8750_0, v0x6000013c87e0_0, v0x6000013c8870_0, v0x6000013c8900_0, v0x6000013c8990_0, v0x6000013c8a20_0, v0x6000013cfba0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12260fa70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c83f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000034c7b80;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c83f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12260fa70;
T_5 ;
T_5.0 ;
    %load/vec4 v0x6000013c83f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x6000034c7bc0;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013c82d0_0, 0, 1;
    %wait E_0x6000034c7b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013c82d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x12260fa70;
T_6 ;
T_6.0 ;
    %load/vec4 v0x6000013c8360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x6000034c7b40;
    %jmp T_6.0;
T_6.1 ;
    %delay 10, 0;
    %load/vec4 v0x6000013c8480_0;
    %store/vec4 v0x6000013cfb10_0, 0, 10;
    %pushi/vec4 2, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000034c7c00;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %vpi_call 2 83 "$display", "collected output: %b", v0x6000013cfb10_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "findfirstset-v3.v";
