(librepcb_symbol adaf9181-a460-46ed-8576-f4e13448adbe
 (name "AND2_6")
 (description "\ncreated from file---  ./Logic/AND2_6.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic,gates,and")
 (author "John Eaton")
 (version "0.1")
 (created 2020-03-22T00:00:00Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 15479eaa-1dbb-49d2-8acd-4fbbbef965fe (name "A")
  (position -10.16 2.54) (rotation 180.0) (length 0.0)
 )
 (pin cac418e3-89cb-4bb9-8f87-52c82ebc802b (name "B")
  (position -10.16 -2.54) (rotation 180.0) (length 0.0)
 )
 (pin 1776b698-4b1e-4def-99d7-b615f5b9b6fa (name "OUT")
  (position 10.16 0.0) (rotation 0.0) (length 0.0)
 )
 (polygon eecb8977-9365-4215-8528-ed2248deb5a2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -7.622 6.193) (angle 0.0))
  (vertex (position 1.429 6.193) (angle -180.0))
  (vertex (position 1.429 -6.193) (angle 0.0))
  (vertex (position -7.622 -6.193) (angle 0.0))
  (vertex (position -7.622 6.193) (angle 0.0))
 )
 (polygon 33eb60a9-27cf-46fb-90f7-b2a3d0557fd6 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -10.16 2.539) (angle 0.0))
  (vertex (position -7.622 2.539) (angle 0.0))
 )
 (polygon b0afd854-a538-461a-b5eb-c7ae1534ae71 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -10.16 -2.539) (angle 0.0))
  (vertex (position -7.622 -2.539) (angle 0.0))
 )
 (polygon 0a91e266-e0f2-4d29-b57c-2fabc43600ef (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position 10.16 0.0) (angle 0.0))
  (vertex (position 7.622 0.0) (angle 0.0))
 )
 (text 3312c679-d296-438f-91c1-7fb81814b1f9 (layer sym_names) (value "{{NAME}}")
  (align right bottom) (height 2.54) (position -7.622 5.716) (rotation 0.0)
 )
 (text 5cd4a9c0-023e-4373-a2b0-b4e551d94b69 (layer sym_values) (value "{{VALUE}}")
  (align right top) (height 2.54) (position -7.622 -5.716) (rotation 0.0)
 )
)
