

================================================================
== Vivado HLS Report for 'custom_exp_double_s'
================================================================
* Date:           Sat Nov 11 13:02:35 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      481|      481| 4.810 us | 4.810 us |  481|  481|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EXP_LABEL  |      480|      480|        48|          -|          -|    10|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [monte-carlo.cpp:119]   --->   Operation 50 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [monte-carlo.cpp:127]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%term_0 = phi double [ 1.000000e+00, %0 ], [ %term, %2 ]"   --->   Operation 52 'phi' 'term_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%result_0 = phi double [ 1.000000e+00, %0 ], [ %result, %2 ]"   --->   Operation 53 'phi' 'result_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 1, %0 ], [ %i, %2 ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i4 %i_0 to i32" [monte-carlo.cpp:127]   --->   Operation 55 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln127 = icmp eq i4 %i_0, -5" [monte-carlo.cpp:127]   --->   Operation 56 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %3, label %2" [monte-carlo.cpp:127]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 59 'sitodp' 'tmp' <Predicate = (!icmp_ln127)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [monte-carlo.cpp:127]   --->   Operation 60 'add' 'i' <Predicate = (!icmp_ln127)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "ret double %result_0" [monte-carlo.cpp:133]   --->   Operation 61 'ret' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 62 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 62 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 63 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 63 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 64 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 64 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 65 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 65 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 66 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln127 to double" [monte-carlo.cpp:129]   --->   Operation 66 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 67 [31/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 67 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 68 [30/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 68 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 69 [29/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 69 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 70 [28/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 70 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 71 [27/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 71 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 72 [26/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 72 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 73 [25/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 73 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 74 [24/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 74 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 75 [23/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 75 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 76 [22/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 76 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 77 [21/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 77 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 78 [20/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 78 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 79 [19/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 79 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 80 [18/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 80 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 81 [17/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 81 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 82 [16/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 82 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 83 [15/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 83 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 84 [14/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 84 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 85 [13/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 85 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 86 [12/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 86 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 87 [11/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 87 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 88 [10/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 88 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 89 [9/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 89 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 90 [8/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 90 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 91 [7/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 91 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 92 [6/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 92 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 93 [5/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 93 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 94 [4/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 94 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 95 [3/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 95 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 96 [2/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 96 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 97 [1/31] (8.62ns)   --->   "%tmp_s = fdiv double %x_read, %tmp" [monte-carlo.cpp:129]   --->   Operation 97 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.78>
ST_39 : Operation 98 [6/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 98 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.78>
ST_40 : Operation 99 [5/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 99 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.78>
ST_41 : Operation 100 [4/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 100 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.78>
ST_42 : Operation 101 [3/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 101 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.78>
ST_43 : Operation 102 [2/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 102 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.78>
ST_44 : Operation 103 [1/6] (7.78ns)   --->   "%term = fmul double %term_0, %tmp_s" [monte-carlo.cpp:129]   --->   Operation 103 'dmul' 'term' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 104 [5/5] (8.23ns)   --->   "%result = fadd double %result_0, %term" [monte-carlo.cpp:130]   --->   Operation 104 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.23>
ST_46 : Operation 105 [4/5] (8.23ns)   --->   "%result = fadd double %result_0, %term" [monte-carlo.cpp:130]   --->   Operation 105 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.23>
ST_47 : Operation 106 [3/5] (8.23ns)   --->   "%result = fadd double %result_0, %term" [monte-carlo.cpp:130]   --->   Operation 106 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.23>
ST_48 : Operation 107 [2/5] (8.23ns)   --->   "%result = fadd double %result_0, %term" [monte-carlo.cpp:130]   --->   Operation 107 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [monte-carlo.cpp:128]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 109 [1/5] (8.23ns)   --->   "%result = fadd double %result_0, %term" [monte-carlo.cpp:130]   --->   Operation 109 'dadd' 'result' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [monte-carlo.cpp:127]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read             (read             ) [ 00111111111111111111111111111111111111111111111111]
br_ln127           (br               ) [ 01111111111111111111111111111111111111111111111111]
term_0             (phi              ) [ 00111111111111111111111111111111111111111111100000]
result_0           (phi              ) [ 00111111111111111111111111111111111111111111111111]
i_0                (phi              ) [ 00100000000000000000000000000000000000000000000000]
zext_ln127         (zext             ) [ 00011111000000000000000000000000000000000000000000]
icmp_ln127         (icmp             ) [ 00111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
br_ln127           (br               ) [ 00000000000000000000000000000000000000000000000000]
i                  (add              ) [ 01111111111111111111111111111111111111111111111111]
ret_ln133          (ret              ) [ 00000000000000000000000000000000000000000000000000]
tmp                (sitodp           ) [ 00000000111111111111111111111111111111100000000000]
tmp_s              (ddiv             ) [ 00000000000000000000000000000000000000011111100000]
term               (dmul             ) [ 01100000000000000000000000000000000000000000011111]
specloopname_ln128 (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
result             (dadd             ) [ 01111111111111111111111111111111111111111111111111]
br_ln127           (br               ) [ 01111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="x_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="64" slack="0"/>
<pin id="20" dir="0" index="1" bw="64" slack="0"/>
<pin id="21" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="24" class="1005" name="term_0_reg_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="1"/>
<pin id="26" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term_0 (phireg) "/>
</bind>
</comp>

<comp id="28" class="1004" name="term_0_phi_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="1"/>
<pin id="30" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="64" slack="1"/>
<pin id="32" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="4" bw="64" slack="37"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="term_0/2 "/>
</bind>
</comp>

<comp id="36" class="1005" name="result_0_reg_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="1"/>
<pin id="38" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_0 (phireg) "/>
</bind>
</comp>

<comp id="40" class="1004" name="result_0_phi_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="1"/>
<pin id="42" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="64" slack="1"/>
<pin id="44" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="4" bw="64" slack="43"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0/2 "/>
</bind>
</comp>

<comp id="48" class="1005" name="i_0_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="1"/>
<pin id="50" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_0_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="43"/>
<pin id="61" dir="0" index="1" bw="64" slack="1"/>
<pin id="62" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="result/45 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="37"/>
<pin id="66" dir="0" index="1" bw="64" slack="1"/>
<pin id="67" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="term/39 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="7"/>
<pin id="71" dir="0" index="1" bw="64" slack="1"/>
<pin id="72" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln127_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln127_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="x_read_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="7"/>
<pin id="95" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="98" class="1005" name="zext_ln127_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_s_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="121" class="1005" name="term_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term "/>
</bind>
</comp>

<comp id="127" class="1005" name="result_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="24" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="28" pin="4"/><net_sink comp="24" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="36" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="40" pin="4"/><net_sink comp="36" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="36" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="24" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="79"><net_src comp="52" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="52" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="52" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="18" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="101"><net_src comp="76" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="109"><net_src comp="87" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="114"><net_src comp="73" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="119"><net_src comp="69" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="124"><net_src comp="64" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="130"><net_src comp="59" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="40" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: custom_exp<double> : x | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln127 : 1
		icmp_ln127 : 1
		br_ln127 : 2
		tmp : 2
		i : 1
		ret_ln133 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   ddiv   |     grp_fu_69     |    0    |   3211  |   3658  |
|----------|-------------------|---------|---------|---------|
|   dadd   |     grp_fu_59     |    3    |   445   |   1149  |
|----------|-------------------|---------|---------|---------|
|  sitodp  |     grp_fu_73     |    0    |   412   |   645   |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_64     |    11   |   317   |   578   |
|----------|-------------------|---------|---------|---------|
|    add   |      i_fu_87      |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln127_fu_81 |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   read   | x_read_read_fu_18 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln127_fu_76 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    14   |   4385  |   6052  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_0_reg_48   |    4   |
|    i_reg_106    |    4   |
| result_0_reg_36 |   64   |
|  result_reg_127 |   64   |
|  term_0_reg_24  |   64   |
|   term_reg_121  |   64   |
|   tmp_reg_111   |   64   |
|  tmp_s_reg_116  |   64   |
|  x_read_reg_93  |   64   |
|zext_ln127_reg_98|   32   |
+-----------------+--------+
|      Total      |   488  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|  term_0_reg_24  |  p0  |   2  |  64  |   128  ||    9    |
| result_0_reg_36 |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_73    |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  4385  |  6052  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   488  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    5   |  4873  |  6079  |
+-----------+--------+--------+--------+--------+
