Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep 29 16:39:09 2025
| Host         : Zenbook_de_Paul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_SRAM_timing_summary_routed.rpt -pb control_SRAM_timing_summary_routed.pb -rpx control_SRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : control_SRAM
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (276)
5. checking no_input_delay (94)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (276)
--------------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (94)
-------------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  374          inf        0.000                      0                  374           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           374 Endpoints
Min Delay           374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.688ns  (logic 1.103ns (11.384%)  route 8.585ns (88.616%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.693     9.688    Addr[18]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 1.103ns (11.552%)  route 8.445ns (88.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.552     9.547    Addr[18]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  Addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 1.103ns (11.552%)  route 8.445ns (88.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.552     9.547    Addr[18]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  Addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  Addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  Addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  Addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  Addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  Addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  Addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Addr_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 1.103ns (11.728%)  route 8.302ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=78, routed)          2.893     3.872    reset_IBUF
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.124     3.996 r  Addr[18]_i_1/O
                         net (fo=19, routed)          5.409     9.404    Addr[18]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  Addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.167ns (52.597%)  route 0.151ns (47.403%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.151     0.318    data_out_reg
    SLICE_X113Y62        FDCE                                         r  data_out_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.167ns (44.425%)  route 0.209ns (55.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.209     0.376    data_out_reg
    SLICE_X113Y60        FDCE                                         r  data_out_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.167ns (44.425%)  route 0.209ns (55.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.209     0.376    data_out_reg
    SLICE_X113Y60        FDCE                                         r  data_out_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[33]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.167ns (44.425%)  route 0.209ns (55.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.209     0.376    data_out_reg
    SLICE_X113Y60        FDCE                                         r  data_out_reg_reg[33]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[35]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.167ns (44.425%)  route 0.209ns (55.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.209     0.376    data_out_reg
    SLICE_X113Y60        FDCE                                         r  data_out_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.210ns (51.567%)  route 0.197ns (48.433%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.197     0.364    data_out_reg
    SLICE_X112Y62        LUT5 (Prop_lut5_I3_O)        0.043     0.407 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    FSM_onehot_state[0]_i_1_n_0
    SLICE_X112Y62        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.210ns (51.567%)  route 0.197ns (48.433%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.197     0.364    data_out_reg
    SLICE_X112Y62        LUT4 (Prop_lut4_I2_O)        0.043     0.407 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    FSM_onehot_state[2]_i_1_n_0
    SLICE_X112Y62        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.212ns (51.803%)  route 0.197ns (48.197%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.197     0.364    data_out_reg
    SLICE_X112Y62        LUT5 (Prop_lut5_I3_O)        0.045     0.409 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    FSM_onehot_state[1]_i_1_n_0
    SLICE_X112Y62        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Ce_n_reg_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.167ns (40.256%)  route 0.248ns (59.744%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.248     0.415    FSM_onehot_state_reg_n_0_[0]
    SLICE_X112Y55        FDRE                                         r  Ce_n_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Ce_n_reg_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.167ns (38.860%)  route 0.263ns (61.140%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.263     0.430    FSM_onehot_state_reg_n_0_[0]
    SLICE_X112Y55        FDRE                                         r  Ce_n_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------





