{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641418807131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641418807136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 23:40:07 2022 " "Processing started: Wed Jan 05 23:40:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641418807136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418807136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parking -c parking " "Command: quartus_map --read_settings_files=on --write_settings_files=off parking -c parking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418807136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641418807823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641418807823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malak/desktop/semester 5 projects/dsd final submission/trial/parking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/malak/desktop/semester 5 projects/dsd final submission/trial/parking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parking-behaviour " "Found design unit 1: parking-behaviour" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816140 ""} { "Info" "ISGN_ENTITY_NAME" "1 parking " "Found entity 1: parking" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418816140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malak/desktop/semester 5 projects/dsd final submission/trial/counter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/malak/desktop/semester 5 projects/dsd final submission/trial/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-str " "Found design unit 1: counter-str" {  } { { "../trial/counter.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter_pack " "Found design unit 2: counter_pack" {  } { { "../trial/counter.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/counter.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816146 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../trial/counter.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418816146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malak/desktop/semester 5 projects/dsd final submission/trial/bcd.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/malak/desktop/semester 5 projects/dsd final submission/trial/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-Behavior " "Found design unit 1: bcd-Behavior" {  } { { "../trial/bcd.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_pack " "Found design unit 2: bcd_pack" {  } { { "../trial/bcd.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/bcd.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816151 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../trial/bcd.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418816151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/malak/desktop/semester 5 projects/dsd final submission/trial/fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/malak/desktop/semester 5 projects/dsd final submission/trial/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-str " "Found design unit 1: fulladder-str" {  } { { "../trial/fulladder.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816156 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdd " "Found design unit 2: FullAdd" {  } { { "../trial/fulladder.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/fulladder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816156 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../trial/fulladder.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641418816156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418816156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parking " "Elaborating entity \"parking\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641418816195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[0\] VCC " "Pin \"Let1\[0\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[1\] VCC " "Pin \"Let1\[1\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[2\] VCC " "Pin \"Let1\[2\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[3\] VCC " "Pin \"Let1\[3\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[4\] VCC " "Pin \"Let1\[4\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let1\[5\] VCC " "Pin \"Let1\[5\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let2\[0\] VCC " "Pin \"Let2\[0\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let2\[1\] VCC " "Pin \"Let2\[1\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let2\[2\] VCC " "Pin \"Let2\[2\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let3\[0\] VCC " "Pin \"Let3\[0\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let3\[1\] VCC " "Pin \"Let3\[1\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let3\[2\] VCC " "Pin \"Let3\[2\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let4\[0\] VCC " "Pin \"Let4\[0\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let5\[1\] VCC " "Pin \"Let5\[1\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let5\[2\] VCC " "Pin \"Let5\[2\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Let5\[3\] VCC " "Pin \"Let5\[3\]\" is stuck at VCC" {  } { { "../trial/parking.vhd" "" { Text "C:/Users/malak/Desktop/Semester 5 Projects/DSD FINAL SUBMISSION/trial/parking.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641418816544 "|parking|Let5[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641418816544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641418816598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641418816927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641418816927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641418816957 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641418816957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641418816957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641418816957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641418816968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 23:40:16 2022 " "Processing ended: Wed Jan 05 23:40:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641418816968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641418816968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641418816968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641418816968 ""}
