Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 16:16:49 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.060     -100.719                    189                 1083        0.152        0.000                      0                 1083        4.500        0.000                       0                   410  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.060     -100.719                    189                 1083        0.152        0.000                      0                 1083        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          189  Failing Endpoints,  Worst Slack       -1.060ns,  Total Violation     -100.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line5_r5_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.880ns  (logic 2.835ns (26.058%)  route 8.045ns (73.942%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.759 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.759    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.093 r  cu_test/beta/game_alu/out1_carry__2/O[1]
                         net (fo=2, routed)           0.858    14.951    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[14]_2[1]
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.303    15.254 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[13]_i_1_comp/O
                         net (fo=11, routed)          0.832    16.086    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[13]
    SLICE_X53Y94         FDRE                                         r  cu_test/beta/players/M_line5_r5_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.442    14.846    cu_test/beta/players/CLK
    SLICE_X53Y94         FDRE                                         r  cu_test/beta/players/M_line5_r5_q_reg[13]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)       -0.043    15.026    cu_test/beta/players/M_line5_r5_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -16.086    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.803ns  (logic 2.845ns (26.335%)  route 7.958ns (73.665%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.979 r  cu_test/beta/game_alu/out1_carry__1/O[1]
                         net (fo=1, routed)           0.439    14.418    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[11][1]
    SLICE_X55Y96         LUT3 (Prop_lut3_I2_O)        0.303    14.721 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2/O
                         net (fo=1, routed)           0.307    15.028    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.152 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.857    16.009    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[9]
    SLICE_X55Y98         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.443    14.847    cu_test/beta/players/CLK
    SLICE_X55Y98         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)       -0.058    15.012    cu_test/beta/players/M_gamestate_r0_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.989ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 1.944ns (18.024%)  route 8.841ns (81.976%))
  Logic Levels:           12  (LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 f  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.945    13.339    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X56Y93         LUT4 (Prop_lut4_I0_O)        0.124    13.463 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_6/O
                         net (fo=3, routed)           0.631    14.094    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_6_n_0
    SLICE_X56Y94         LUT4 (Prop_lut4_I1_O)        0.124    14.218 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[7]_i_4/O
                         net (fo=1, routed)           0.670    14.888    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[7]_i_4_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.124    15.012 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[7]_i_2_comp/O
                         net (fo=1, routed)           0.161    15.173    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[7]_i_2_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.297 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[7]_i_1/O
                         net (fo=11, routed)          0.695    15.991    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[7]
    SLICE_X57Y94         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.443    14.847    cu_test/beta/players/CLK
    SLICE_X57Y94         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)       -0.067    15.003    cu_test/beta/players/M_line3_r3_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -15.991    
  -------------------------------------------------------------------
                         slack                                 -0.989    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 2.855ns (26.416%)  route 7.953ns (73.584%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.865 r  cu_test/beta/game_alu/out1_carry__0/O[1]
                         net (fo=1, routed)           0.504    14.369    cu_test/beta/game_alu/out1_carry__0_n_6
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.303    14.672 r  cu_test/beta/game_alu/M_gamestate_r0_q[5]_i_3/O
                         net (fo=1, routed)           0.441    15.113    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[5]
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[5]_i_2/O
                         net (fo=12, routed)          0.652    15.890    cu_test/beta/players/M_gamestate_q_reg[5]_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.124    16.014 r  cu_test/beta/players/M_gamestate_q[5]_i_1/O
                         net (fo=1, routed)           0.000    16.014    M_gamestate_d[5]
    SLICE_X51Y94         FDRE                                         r  M_gamestate_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.442    14.846    clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  M_gamestate_q_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.029    15.098    M_gamestate_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -16.014    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line1_r1_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.739ns  (logic 2.941ns (27.387%)  route 7.798ns (72.613%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.759 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.759    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.072 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.426    14.498    cu_test/beta/game_alu/out1_carry__2_n_4
    SLICE_X54Y95         LUT3 (Prop_lut3_I1_O)        0.306    14.804 r  cu_test/beta/game_alu/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.315    15.119    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[15]_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.243 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.702    15.945    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[15]
    SLICE_X54Y92         FDRE                                         r  cu_test/beta/players/M_line1_r1_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X54Y92         FDRE                                         r  cu_test/beta/players/M_line1_r1_q_reg[15]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y92         FDRE (Setup_fdre_C_D)       -0.030    15.038    cu_test/beta/players/M_line1_r1_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line8_r8_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 2.941ns (27.369%)  route 7.805ns (72.631%))
  Logic Levels:           15  (CARRY4=4 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.759 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.759    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.072 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.426    14.498    cu_test/beta/game_alu/out1_carry__2_n_4
    SLICE_X54Y95         LUT3 (Prop_lut3_I1_O)        0.306    14.804 r  cu_test/beta/game_alu/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.315    15.119    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[15]_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.243 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.709    15.952    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[15]
    SLICE_X56Y99         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.444    14.848    cu_test/beta/players/CLK
    SLICE_X56Y99         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)       -0.016    15.055    cu_test/beta/players/M_line8_r8_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line5_r5_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.635ns (24.731%)  route 8.020ns (75.269%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.770 r  cu_test/beta/game_alu/out1_carry__0/O[2]
                         net (fo=1, routed)           0.591    14.362    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[7][1]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.302    14.664 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_7/O
                         net (fo=1, routed)           0.496    15.159    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_7_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.283 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_1/O
                         net (fo=12, routed)          0.578    15.861    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[6]
    SLICE_X51Y89         FDSE                                         r  cu_test/beta/players/M_line5_r5_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.440    14.844    cu_test/beta/players/CLK
    SLICE_X51Y89         FDSE                                         r  cu_test/beta/players/M_line5_r5_q_reg[6]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X51Y89         FDSE (Setup_fdse_C_D)       -0.081    14.986    cu_test/beta/players/M_line5_r5_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.690ns  (logic 2.635ns (24.649%)  route 8.055ns (75.351%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.770 r  cu_test/beta/game_alu/out1_carry__0/O[2]
                         net (fo=1, routed)           0.591    14.362    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[7][1]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.302    14.664 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_7/O
                         net (fo=1, routed)           0.496    15.159    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_7_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.283 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[6]_i_1/O
                         net (fo=12, routed)          0.613    15.896    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[6]
    SLICE_X50Y91         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X50Y91         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[6]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)       -0.045    15.023    cu_test/beta/players/M_gamestate_r0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.853ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line1_r1_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 2.845ns (26.505%)  route 7.889ns (73.495%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.979 r  cu_test/beta/game_alu/out1_carry__1/O[1]
                         net (fo=1, routed)           0.439    14.418    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[11][1]
    SLICE_X55Y96         LUT3 (Prop_lut3_I2_O)        0.303    14.721 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2/O
                         net (fo=1, routed)           0.307    15.028    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.152 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.788    15.940    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[9]
    SLICE_X59Y95         FDRE                                         r  cu_test/beta/players/M_line1_r1_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508    14.912    cu_test/beta/players/CLK
    SLICE_X59Y95         FDRE                                         r  cu_test/beta/players/M_line1_r1_q_reg[9]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.062    15.087    cu_test/beta/players/M_line1_r1_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                 -0.853    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 2.845ns (26.569%)  route 7.863ns (73.431%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.622     5.206    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y88         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[37]/Q
                         net (fo=14, routed)          0.889     6.551    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[37]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  cu_test/beta/game_controlunit/out1_carry__2_i_45/O
                         net (fo=8, routed)           0.627     7.302    cu_test/beta/game_controlunit/out1_carry__2_i_45_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.426 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_27/O
                         net (fo=52, routed)          0.572     7.999    cu_test/beta/players/out1_carry__2_i_29
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.123 f  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_8/O
                         net (fo=3, routed)           0.743     8.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_1
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.990 f  cu_test/beta/game_controlunit/out1_carry_i_23/O
                         net (fo=10, routed)          0.652     9.642    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124     9.766 f  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12/O
                         net (fo=1, routed)           0.413    10.179    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_12_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I3_O)        0.124    10.303 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_q[1]_i_6/O
                         net (fo=58, routed)          1.397    11.700    cu_test/beta/game_controlunit/frame_rate2/M_stage_q_reg[3]_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.824 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27/O
                         net (fo=2, routed)           0.446    12.269    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_27_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.393 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17/O
                         net (fo=12, routed)          0.616    13.009    cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_17_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I2_O)        0.124    13.133 r  cu_test/beta/game_controlunit/frame_rate2/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.133    cu_test/beta/game_alu/S[2]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.531 r  cu_test/beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.531    cu_test/beta/game_alu/out1_carry_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.645 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.645    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.979 r  cu_test/beta/game_alu/out1_carry__1/O[1]
                         net (fo=1, routed)           0.439    14.418    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q_reg[11][1]
    SLICE_X55Y96         LUT3 (Prop_lut3_I2_O)        0.303    14.721 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2/O
                         net (fo=1, routed)           0.307    15.028    cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_2_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.152 r  cu_test/beta/game_controlunit/frame_rate2/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.762    15.914    cu_test/beta/players/M_gamestate_r0_q_reg[15]_0[9]
    SLICE_X58Y97         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X58Y97         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[9]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)       -0.081    15.069    cu_test/beta/players/M_line3_r3_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -15.914    
  -------------------------------------------------------------------
                         slack                                 -0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X65Y97         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.099     1.778    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X64Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    cu_test/matrix_writer/slowClock_n_3
    SLICE_X64Y97         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.864     2.054    cu_test/matrix_writer/CLK
    SLICE_X64Y97         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.120     1.671    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 btn_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetect/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.591     1.535    btn_cond/CLK
    SLICE_X62Y88         FDRE                                         r  btn_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  btn_cond/M_ctr_q_reg[12]/Q
                         net (fo=5, routed)           0.121     1.797    btn_cond/M_ctr_q_reg[12]
    SLICE_X63Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  btn_cond/M_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.842    buttondetect/M_buttondetect_in
    SLICE_X63Y88         FDRE                                         r  buttondetect/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    buttondetect/CLK
    SLICE_X63Y88         FDRE                                         r  buttondetect/M_last_q_reg/C
                         clock pessimism             -0.504     1.548    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.091     1.639    buttondetect/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.447%)  route 0.176ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.591     1.535    cu_test/beta/game_controlunit/CLK
    SLICE_X58Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=10, routed)          0.176     1.851    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[17]
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.896    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[16]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.860     2.050    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.120     1.671    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.164%)  route 0.165ns (43.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cu_test/matrix_writer/CLK
    SLICE_X64Y97         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/Q
                         net (fo=27, routed)          0.165     1.867    cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q_reg[0]_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.048     1.915 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    cu_test/matrix_writer/slowClock_n_1
    SLICE_X64Y96         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    cu_test/matrix_writer/CLK
    SLICE_X64Y96         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.131     1.684    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.231%)  route 0.157ns (45.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.588     1.532    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=8, routed)           0.157     1.830    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.875    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[13]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.856     2.046    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y86         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.091     1.638    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cu_test/matrix_writer/slowClock/CLK
    SLICE_X64Y98         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.149     1.851    cu_test/matrix_writer/slowClock/M_ctr_q_reg_n_0_[5]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  cu_test/matrix_writer/slowClock/M_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    cu_test/matrix_writer/slowClock/M_ctr_d[5]
    SLICE_X64Y98         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.864     2.054    cu_test/matrix_writer/slowClock/CLK
    SLICE_X64Y98         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.121     1.659    cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.813%)  route 0.165ns (44.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cu_test/matrix_writer/CLK
    SLICE_X64Y97         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/Q
                         net (fo=27, routed)          0.165     1.867    cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q_reg[0]_1
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.912 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    cu_test/matrix_writer/slowClock_n_2
    SLICE_X64Y96         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    cu_test/matrix_writer/CLK
    SLICE_X64Y96         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.120     1.673    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    cu_test/beta/game_controlunit/CLK
    SLICE_X65Y91         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[1]/Q
                         net (fo=4, routed)           0.115     1.778    cu_test/beta/game_controlunit/M_line_counter_q[1]
    SLICE_X65Y91         LUT5 (Prop_lut5_I2_O)        0.104     1.882 r  cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.882    cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2_n_0
    SLICE_X65Y91         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    cu_test/beta/game_controlunit/CLK
    SLICE_X65Y91         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.107     1.643    cu_test/beta/game_controlunit/M_line_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.376%)  route 0.149ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/Q
                         net (fo=10, routed)          0.149     1.849    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[46]
    SLICE_X64Y93         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y93         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.052     1.605    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.815    reset_cond/M_stage_d[1]
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y84         FDSE (Hold_fdse_C_D)         0.066     1.570    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90   M_gamestate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y88   M_gamestate_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97   M_gamestate_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y97   M_gamestate_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95   M_gamestate_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97   M_gamestate_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   M_gamestate_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93   M_gamestate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y87   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   cu_test/beta/players/M_current_line_r11_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   cu_test/beta/players/M_current_line_r11_q_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   cu_test/beta/players/M_line1_r1_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   cu_test/beta/players/M_line1_r1_q_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   cu_test/beta/players/M_line6_r6_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   cu_test/beta/players/M_line3_r3_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   cu_test/beta/players/M_line3_r3_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   cu_test/beta/players/M_line7_r7_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y87   cu_test/beta/players/M_line8_r8_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y88   M_gamestate_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   M_gamestate_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   M_gamestate_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y80   cu_test/beta/game_controlunit/frame_rate2/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   cu_test/beta/players/M_current_line_r11_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   cu_test/beta/players/M_current_line_r11_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   cu_test/beta/players/M_line1_r1_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   cu_test/beta/players/M_line1_r1_q_reg[2]/C



