# TimingSideChannelSecurity
This repos is research works on timing side channel security supervised by prof. Siew Kei and prof. Debdeep
The works focus on attacks and countermeasures on the RISC-V microprocessor platform. 
