// Seed: 807486452
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output tri1 id_2,
    input wand id_3,
    output tri id_4,
    input tri id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    output uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input supply1 id_13,
    output tri0 id_14,
    output wor id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    output wor id_19,
    output tri id_20,
    output uwire id_21,
    input tri0 id_22,
    output wor id_23
);
  assign id_21 = id_3;
  tri1 id_25;
  assign id_23 = 1;
  assign id_10 = id_25;
  wire id_26;
  assign id_21 = 1;
  assign id_12 = id_6;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input tri0 id_3
    , id_16,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    output uwire id_12,
    input tri0 id_13
    , id_17,
    output wor id_14
);
  assign id_4 = id_16 ? id_2 : 1;
  module_0(
      id_0,
      id_5,
      id_4,
      id_5,
      id_1,
      id_5,
      id_8,
      id_9,
      id_2,
      id_7,
      id_4,
      id_9,
      id_4,
      id_2,
      id_1,
      id_12,
      id_2,
      id_7,
      id_5,
      id_4,
      id_12,
      id_14,
      id_3,
      id_12
  );
endmodule
