/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_3.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_2a00
void arm64_coder__363(void** vars) {
	/*Reduction for line 717 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_FSQRT_ARM64_FM_SQRT_A_NA_S_SCALAR_T_FP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),I_FSQRT,ISET_ARM64,FM_SQRT,A_NA,S_SCALAR,T_FP,T_FP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__364(void** vars) {
	/*Reduction for line 847 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__365(void** vars) {
	/*Reduction for line 848 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__366(void** vars) {
	/*Reduction for line 849 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDARB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDARB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__367(void** vars) {
	/*Reduction for line 850 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDARH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDARH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__368(void** vars) {
	/*Reduction for line 853 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAXR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__369(void** vars) {
	/*Reduction for line 854 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAXR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__370(void** vars) {
	/*Reduction for line 855 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAXRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__371(void** vars) {
	/*Reduction for line 856 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDAXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDAXRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__372(void** vars) {
	/*Reduction for line 880 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__373(void** vars) {
	/*Reduction for line 881 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__374(void** vars) {
	/*Reduction for line 882 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__375(void** vars) {
	/*Reduction for line 883 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__376(void** vars) {
	/*Reduction for line 884 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1931(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__377(void** vars) {
	/*Reduction for line 885 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1932(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__378(void** vars) {
	/*Reduction for line 886 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__379(void** vars) {
	/*Reduction for line 887 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__380(void** vars) {
	/*Reduction for line 888 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1920(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__381(void** vars) {
	/*Reduction for line 889 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1879(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__382(void** vars) {
	/*Reduction for line 890 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1880(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__383(void** vars) {
	/*Reduction for line 891 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1921(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__384(void** vars) {
	/*Reduction for line 892 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1881(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__385(void** vars) {
	/*Reduction for line 893 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1882(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__386(void** vars) {
	/*Reduction for line 894 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__387(void** vars) {
	/*Reduction for line 895 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__388(void** vars) {
	/*Reduction for line 896 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__389(void** vars) {
	/*Reduction for line 897 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__390(void** vars) {
	/*Reduction for line 898 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__391(void** vars) {
	/*Reduction for line 899 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__392(void** vars) {
	/*Reduction for line 900 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__393(void** vars) {
	/*Reduction for line 901 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__394(void** vars) {
	/*Reduction for line 902 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__395(void** vars) {
	/*Reduction for line 903 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__396(void** vars) {
	/*Reduction for line 904 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1926(vars,BDFVar__RN,BDFVar__IMM12),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__397(void** vars) {
	/*Reduction for line 905 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1933(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__398(void** vars) {
	/*Reduction for line 906 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1931(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__399(void** vars) {
	/*Reduction for line 907 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1932(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__400(void** vars) {
	/*Reduction for line 908 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1934(vars,BDFVar__RN),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__401(void** vars) {
	/*Reduction for line 909 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__402(void** vars) {
	/*Reduction for line 910 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__403(void** vars) {
	/*Reduction for line 911 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__404(void** vars) {
	/*Reduction for line 912 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1922(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__405(void** vars) {
	/*Reduction for line 913 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1883(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__406(void** vars) {
	/*Reduction for line 914 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1884(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__407(void** vars) {
	/*Reduction for line 915 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1923(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__408(void** vars) {
	/*Reduction for line 916 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1885(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__409(void** vars) {
	/*Reduction for line 917 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1886(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__410(void** vars) {
	/*Reduction for line 918 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1920(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__411(void** vars) {
	/*Reduction for line 919 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1879(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__412(void** vars) {
	/*Reduction for line 920 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1880(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__413(void** vars) {
	/*Reduction for line 921 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1921(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__414(void** vars) {
	/*Reduction for line 922 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1881(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__415(void** vars) {
	/*Reduction for line 923 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1882(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__416(void** vars) {
	/*Reduction for line 924 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1924(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__417(void** vars) {
	/*Reduction for line 925 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1887(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__418(void** vars) {
	/*Reduction for line 926 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1888(vars,BDFVar__RN,BDFVar__RM),I_LDR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__419(void** vars) {
	/*Reduction for line 927 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__420(void** vars) {
	/*Reduction for line 928 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__421(void** vars) {
	/*Reduction for line 929 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1926(vars,BDFVar__RN,BDFVar__IMM12),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__422(void** vars) {
	/*Reduction for line 930 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1922(vars,BDFVar__RN,BDFVar__RM),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__423(void** vars) {
	/*Reduction for line 931 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1883(vars,BDFVar__RN,BDFVar__RM),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__424(void** vars) {
	/*Reduction for line 932 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1868(vars,BDFVar__RN,BDFVar__RM),I_LDRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__425(void** vars) {
	/*Reduction for line 933 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__426(void** vars) {
	/*Reduction for line 934 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__427(void** vars) {
	/*Reduction for line 935 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1931(vars,BDFVar__RN),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__428(void** vars) {
	/*Reduction for line 936 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1923(vars,BDFVar__RN,BDFVar__RM),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__429(void** vars) {
	/*Reduction for line 937 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1885(vars,BDFVar__RN,BDFVar__RM),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__430(void** vars) {
	/*Reduction for line 938 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1886(vars,BDFVar__RN,BDFVar__RM),I_LDRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__431(void** vars) {
	/*Reduction for line 939 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__432(void** vars) {
	/*Reduction for line 940 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__433(void** vars) {
	/*Reduction for line 941 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__434(void** vars) {
	/*Reduction for line 942 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__435(void** vars) {
	/*Reduction for line 943 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1926(vars,BDFVar__RN,BDFVar__IMM12),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__436(void** vars) {
	/*Reduction for line 944 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1926(vars,BDFVar__RN,BDFVar__IMM12),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__437(void** vars) {
	/*Reduction for line 945 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1922(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__438(void** vars) {
	/*Reduction for line 946 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1922(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__439(void** vars) {
	/*Reduction for line 947 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1883(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__440(void** vars) {
	/*Reduction for line 948 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1883(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__441(void** vars) {
	/*Reduction for line 949 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1884(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__442(void** vars) {
	/*Reduction for line 950 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1884(vars,BDFVar__RN,BDFVar__RM),I_LDRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__443(void** vars) {
	/*Reduction for line 953 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__444(void** vars) {
	/*Reduction for line 954 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__445(void** vars) {
	/*Reduction for line 955 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__446(void** vars) {
	/*Reduction for line 956 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__447(void** vars) {
	/*Reduction for line 957 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1933(vars,BDFVar__RN),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__448(void** vars) {
	/*Reduction for line 958 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1933(vars,BDFVar__RN),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__449(void** vars) {
	/*Reduction for line 959 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1923(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__450(void** vars) {
	/*Reduction for line 960 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1923(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__451(void** vars) {
	/*Reduction for line 961 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1885(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__452(void** vars) {
	/*Reduction for line 962 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1885(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__453(void** vars) {
	/*Reduction for line 963 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1886(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__454(void** vars) {
	/*Reduction for line 964 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1886(vars,BDFVar__RN,BDFVar__RM),I_LDRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__455(void** vars) {
	/*Reduction for line 965 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_POST_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1908(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__456(void** vars) {
	/*Reduction for line 966 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_WRITEBACK_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1900(vars,BDFVar__RN,BDFVar__IMM9),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__457(void** vars) {
	/*Reduction for line 967 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_UNSIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1931(vars,BDFVar__RN),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__458(void** vars) {
	/*Reduction for line 968 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_POINTER_DATASZ_21b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1968(vars),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__459(void** vars) {
	/*Reduction for line 969 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1920(vars,BDFVar__RN,BDFVar__RM),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__460(void** vars) {
	/*Reduction for line 970 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1879(vars,BDFVar__RN,BDFVar__RM),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__461(void** vars) {
	/*Reduction for line 971 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DWORD_REGISTER_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1880(vars,BDFVar__RN,BDFVar__RM),I_LDRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__462(void** vars) {
	/*Reduction for line 972 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__463(void** vars) {
	/*Reduction for line 973 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__464(void** vars) {
	/*Reduction for line 974 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__465(void** vars) {
	/*Reduction for line 975 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__466(void** vars) {
	/*Reduction for line 976 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__467(void** vars) {
	/*Reduction for line 977 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__468(void** vars) {
	/*Reduction for line 978 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__469(void** vars) {
	/*Reduction for line 979 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__470(void** vars) {
	/*Reduction for line 980 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDTRSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDTRSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__471(void** vars) {
	/*Reduction for line 981 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__472(void** vars) {
	/*Reduction for line 982 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__473(void** vars) {
	/*Reduction for line 983 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2051(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__474(void** vars) {
	/*Reduction for line 984 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2068(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__475(void** vars) {
	/*Reduction for line 985 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2084(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__476(void** vars) {
	/*Reduction for line 986 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2062(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__477(void** vars) {
	/*Reduction for line 987 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDUR_ARM64_FM_LOAD_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_128b_DATASZ_128b_OPRN_REGISTER_SIMD_SCALAR_QWORD_DATASZ_QWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2072(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDUR,ISET_ARM64,FM_LOAD,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_128b,DATASZ_128b,DATASZ_128b);
}
void arm64_coder__478(void** vars) {
	/*Reduction for line 988 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__479(void** vars) {
	/*Reduction for line 989 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__480(void** vars) {
	/*Reduction for line 990 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__481(void** vars) {
	/*Reduction for line 991 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURSB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURSB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__482(void** vars) {
	/*Reduction for line 992 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__483(void** vars) {
	/*Reduction for line 993 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURSH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURSH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__484(void** vars) {
	/*Reduction for line 994 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDURSW_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_SIGNED_IMMEDIATE_INDEX_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1892(vars,BDFVar__RN,BDFVar__IMM9),I_LDURSW,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__485(void** vars) {
	/*Reduction for line 997 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDXR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__486(void** vars) {
	/*Reduction for line 998 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDXR_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDXR,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__487(void** vars) {
	/*Reduction for line 999 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDXRB_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDXRB,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__488(void** vars) {
	/*Reduction for line 1000 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_LDXRH_ARM64_FM_LOAD_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_MEMORY_DATASZ_32b_READ,arm64_coder__2100(vars,BDFVar__RT),arm64_coder__1867(vars,BDFVar__RN),I_LDXRH,ISET_ARM64,FM_LOAD,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__489(void** vars) {
	/*Reduction for line 1031 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SCALAR_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_64b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__1852(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__490(void** vars) {
	/*Reduction for line 1033 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__1857(vars,BDFVar__IMM16),I_MOVK,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__491(void** vars) {
	/*Reduction for line 1034 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVK_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1858(vars,BDFVar__IMM16),I_MOVK,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__492(void** vars) {
	/*Reduction for line 1035 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__1857(vars,BDFVar__IMM16),I_MOVN,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__493(void** vars) {
	/*Reduction for line 1036 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVN_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1858(vars,BDFVar__IMM16),I_MOVN,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__494(void** vars) {
	/*Reduction for line 1037 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__1857(vars,BDFVar__IMM16),I_MOVZ,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__495(void** vars) {
	/*Reduction for line 1038 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MOVZ_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_16b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1858(vars,BDFVar__IMM16),I_MOVZ,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__496(void** vars) {
	/*Reduction for line 1044 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MRS_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_READ,arm64_coder__1980(vars,BDFVar__RT),arm64_coder__2109(vars),I_MRS,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__497(void** vars) {
	/*Reduction for line 1045 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2106(),arm64_coder__1832(vars,BDFVar__IMM4),I_MSR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__498(void** vars) {
	/*Reduction for line 1046 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2107(),arm64_coder__1832(vars,BDFVar__IMM4),I_MSR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__499(void** vars) {
	/*Reduction for line 1047 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_UNDEF_DATASZ_UNDEF_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2108(),arm64_coder__1832(vars,BDFVar__IMM4),I_MSR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF,DATASZ_UNDEF);
}
void arm64_coder__500(void** vars) {
	/*Reduction for line 1048 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_MSR_ARM64_FM_MOV_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SYSTEM_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__2110(vars),arm64_coder__1978(vars,BDFVar__RT),I_MSR,ISET_ARM64,FM_MOV,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__501(void** vars) {
	/*Reduction for line 1055 from the ISA description file*/
	INSN_OPCODE_2a00(vars[BDFVar__template],arm64_VARIANTID_NEG_ARM64_FM_NEG_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),I_NEG,ISET_ARM64,FM_NEG,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
#endif
