#include "ets_sys.h"
#include "osapi.h"
#include "os_type.h"
#include "gpio.h"
#include "user_config.h"
#include "driver/gpio16.h"
#include "driver/spi_master.h"
#include "driver/uart.h"
#include "user_interface.h"
#include "clock.h"
#include "gfx.h"
#include "protos.h"
#include "driver/gpio_fast.h"
#include "framebuffer.h"

#define USEDATA
#define TESTIMAGE
#undef USEGRAY

//static int holdoff=0;
volatile int fbdone=0;
static uint8_t column=0;
//static int ptr=0;
static int row=0;
static int blank=24;

unsigned int ticks = 0;

extern int uart_rx_one_char(uint8_t);

extern int tickcount;

//static int lasttickcount;
//static int detectcount = 0;
static uint8_t realrow = 0;

extern void kick_watchdog();
extern void dump_stack(unsigned);

unsigned char *currentBuffer = NULL;
uint8_t currentBufferId=1;

#ifdef TESTIMAGE
const unsigned char image[32*32*HORIZONTAL_PANELS] = {
    0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x5b,0xff,0xff,0xad,0x12,0x26,0x2f,0x2f,0x2f,0x2f,0x25,0x26,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x1d,0x2f,0x2f,0x2f,0x2f,0x2f,0x1c,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,0xff,0xff,0xff,0xff,0xad,0x09,0x13,0x37,0x2f,0x2f,0x26,0x52,0xff,0x52,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0a,0x00,0x1c,0x09,0x13,0x1c,0x00,0x09,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x01,0x1b,0x2f,0x37,0x37,0x01,0x00,0x06,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xad,0xff,0xff,0xff,0xff,0xff,0xff,0xed,0x09,0x09,0x2f,0x2f,0x00,0xff,0xa4,0x00,0x00,0x00,0x00,0x00,0x25,0x13,0x37,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x0a,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x02,0x03,0x03,0x01,0x01,0x00,0x04,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x5b,0x52,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x52,0x09,0x37,0x26,0x09,0x52,0x09,0x00,0x13,0x13,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x12,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x25,0x01,0x02,0x00,0x07,0x00,0x01,0x01,0x2f,0x2f,0x00,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x09,0x09,0x52,0x5b,0x52,0xa4,0xf6,0xa4,0xad,0xff,0x09,0xff,0xfe,0x12,0x2f,0x09,0xa4,0x5b,0x26,0x27,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x1c,0x00,0x00,0x00,0x00,0x00,0x00,0x09,0x37,0x26,0x24,0x2f,0x09,0x2f,0x37,0x37,0x2f,0x2f,0x13,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0x00,0x52,0xff,0xff,0x09,0x1c,0x00,0x5a,0x12,0x0a,0x2f,0x09,0xf6,0xad,0xff,0xff,0xed,0x0a,0x12,0x5b,0x5b,0x1d,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x00,0x00,0x00,0x00,0x25,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x37,0x00,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0x00,0xa4,0xff,0xff,0x12,0x37,0x2f,0x37,0x1c,0x2f,0x2f,0x2f,0x2f,0x09,0xff,0xff,0xff,0xff,0xed,0xf6,0xff,0x09,0x09,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x00,0x00,0x00,0x0a,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x26,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x00,0xa4,0xff,0xff,0x5b,0x14,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x1c,0x09,0xff,0xff,0xff,0xff,0xff,0xff,0xa4,0x09,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x00,0x00,0x00,0x0a,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0x52,0x5c,0x1b,0x13,0x25,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x13,0x12,0xff,0xff,0xff,0xff,0x5b,0x5b,0x26,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x00,0x00,0x2b,0x6b,0x12,0x1a,0x12,0x12,0x12,0x12,0x12,0x12,0x12,0x1c,0x2f,0x2f,0x2f,0x1c,0x00,0x00,0x00,0xff,
    0x03,0x00,0x00,0xff,0x1b,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0xff,0xff,0xff,0xff,0xad,0x5b,0x1c,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x13,0x00,0x00,0x09,0x7d,0x74,0x74,0x74,0x7c,0x7d,0x7d,0x7d,0x7d,0x7d,0x7c,0x1a,0x2f,0x2f,0x2f,0x37,0x00,0x00,0x00,0xff,
    0x03,0x00,0x09,0xff,0x64,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0xff,0xff,0xff,0xff,0xff,0x09,0x1c,0x2f,0x2f,0x2f,0x13,0x12,0x12,0x12,0x1d,0x1c,0x13,0x9b,0x5b,0x0a,0x00,0x00,0x7d,0x74,0x74,0x74,0x74,0x74,0x74,0x74,0x74,0x74,0x7c,0x74,0x1a,0x1d,0x2f,0x2f,0x2f,0x1d,0x00,0x00,0xff,
    0x03,0x00,0x00,0xff,0xa4,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0xff,0xff,0xff,0xff,0xff,0x52,0x12,0x2f,0x2f,0x25,0xa4,0xff,0xff,0xff,0x52,0x09,0xff,0xff,0xff,0xff,0x00,0x00,0x7d,0x74,0x74,0x74,0x74,0x74,0x74,0x74,0x7c,0x74,0x22,0x74,0x7d,0x09,0x37,0x2f,0x2f,0x2f,0x00,0x00,0xff,
    0x03,0x00,0x00,0x12,0x12,0x2f,0x2f,0x2f,0x2f,0x1d,0x26,0x00,0x12,0x00,0x2f,0x2f,0x37,0x2f,0x2f,0x37,0x25,0x52,0xff,0xff,0xff,0xff,0xff,0x00,0x37,0x37,0x09,0xff,0xff,0xff,0xff,0xff,0x5b,0xff,0xff,0xff,0xff,0xa4,0x00,0x7d,0x74,0x74,0x74,0x74,0x74,0x74,0x74,0x2b,0x12,0x25,0x09,0x6b,0x11,0x0a,0x0a,0x2f,0x2f,0x09,0x00,0xff,
    0x03,0x00,0x09,0x0a,0x37,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0xff,0xff,0xff,0x09,0x26,0x09,0x00,0x12,0x12,0x2f,0x13,0xff,0xff,0xff,0xff,0xff,0x5a,0x26,0x2f,0x52,0xff,0xa4,0xf6,0xff,0xff,0xa4,0xff,0xf6,0x00,0xff,0xa4,0x00,0x09,0x7d,0x74,0x74,0x74,0x74,0x74,0x74,0x09,0x1c,0x2f,0x2f,0x09,0x0a,0x25,0x37,0x13,0x2f,0x1c,0x00,0xff,
    0x03,0x00,0x12,0x2e,0x2f,0x2f,0x2f,0x2f,0x1d,0x09,0xff,0xff,0xff,0xff,0xad,0x09,0xff,0xff,0xf6,0x09,0x09,0xa4,0xff,0xff,0xff,0xff,0xff,0xf6,0x0a,0x37,0x09,0xff,0xf6,0xff,0xff,0xff,0x52,0x52,0x09,0x49,0xff,0x00,0x00,0x00,0x2b,0x74,0x74,0x7c,0x09,0x25,0x25,0x12,0x51,0x00,0x11,0x11,0x2f,0x2f,0x2f,0x0a,0x3f,0x37,0x00,0xff,
    0x03,0x00,0x37,0x09,0x2f,0x2f,0x2f,0x2f,0x37,0x09,0xff,0xa4,0xad,0xff,0xff,0x09,0xff,0xff,0xff,0x5b,0xa4,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x09,0x37,0x1d,0xa4,0xff,0xff,0xff,0xad,0x0a,0x26,0x37,0x25,0x00,0x00,0x00,0x00,0x00,0x7c,0x74,0x7c,0x09,0x37,0x2f,0x12,0x08,0x08,0x48,0x12,0x2f,0x2f,0x2f,0x26,0x09,0x1d,0x09,0xff,
    0x03,0x00,0x37,0x37,0x0a,0x2f,0x2f,0x2f,0x2f,0x1b,0xed,0xff,0xff,0xff,0xa4,0xa4,0xff,0x52,0xf6,0xa4,0xa4,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x09,0x09,0x2f,0x25,0x09,0x09,0x0a,0x25,0x2f,0x37,0x2f,0x01,0x26,0x09,0x00,0x00,0x1b,0x00,0x7c,0x7d,0x09,0x37,0x2f,0x13,0x13,0x2f,0x09,0x13,0x2f,0x2f,0x2f,0x2f,0x2f,0x25,0x00,0xff,
    0x03,0x0a,0x2f,0x1c,0x1c,0x2f,0x2f,0x1d,0x25,0x2f,0x12,0xad,0xf6,0xad,0x09,0x09,0x0a,0xa4,0xff,0x52,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xed,0x0a,0x1c,0x2f,0x2f,0x37,0x37,0x37,0x2f,0x2f,0x01,0x09,0x2e,0x2f,0x13,0x00,0x00,0x25,0x0a,0x2b,0x12,0x1d,0x2f,0x2f,0x2f,0x2f,0x2f,0x37,0x37,0x2f,0x2f,0x2f,0x2f,0x2f,0x13,0x13,0xff,
    0x03,0x1c,0x2f,0x09,0x37,0x2f,0x1c,0x01,0x12,0x2f,0x2f,0x25,0x13,0x25,0x2f,0x37,0x37,0x09,0x00,0xed,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xf6,0x09,0x1c,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x25,0x25,0x6b,0x01,0x37,0x37,0x09,0x2e,0x2f,0x13,0x01,0x09,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0x26,0xff,
    0x03,0x25,0x2f,0x0a,0x1c,0x26,0x1c,0x0a,0x25,0x2f,0x26,0x2f,0x2f,0x2f,0x1c,0x0a,0x0a,0x13,0x37,0x0a,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xa4,0x01,0x37,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x25,0x00,0x00,0x00,0x26,0x26,0x23,0x2b,0x09,0x09,0xa4,0x52,0x09,0xa4,0xff,0xed,0x0a,0x26,0x2f,0x2f,0x2f,0x1c,0x09,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x0a,0x1d,0x2e,0x13,0x25,0x01,0x0a,0x37,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x1b,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x12,0x37,0x00,0x09,0x13,0x1c,0x1c,0x13,0x0a,0x00,0x00,0x00,0x00,0x00,0x00,0x2f,0x26,0x23,0x74,0x00,0xff,0xff,0xff,0x52,0xff,0xff,0xff,0x9b,0x1d,0x2f,0x2f,0x2f,0x2f,0x13,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x2e,0x13,0x37,0x13,0x2f,0x37,0x25,0x12,0x13,0x13,0x12,0x1c,0x1c,0x12,0xa4,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x12,0x37,0x26,0x2f,0x25,0x1c,0x1c,0x09,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2f,0x26,0x23,0x74,0x08,0xff,0x49,0xa4,0x49,0xff,0xa4,0xa4,0xa4,0x12,0x2f,0x2f,0x2f,0x25,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x2f,0x00,0x00,0x1d,0x2f,0x2f,0x2f,0x2f,0x2f,0x09,0x5b,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x13,0x2f,0x2f,0x2f,0x2f,0x2f,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2f,0x1c,0x6b,0x74,0x74,0x00,0x0a,0x2f,0x0a,0xa4,0xff,0xff,0x09,0x37,0x2f,0x2f,0x2f,0x1b,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x37,0x12,0xa4,0x0a,0x2f,0x2f,0x2f,0x2f,0x25,0xa4,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x01,0x02,0x13,0x25,0x2e,0x2e,0x25,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x37,0x09,0x7d,0x74,0x7d,0x11,0x13,0x0a,0x25,0x1c,0x13,0x13,0x26,0x01,0x13,0x2f,0x2f,0x1c,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x37,0x00,0x52,0x9b,0x1c,0x2e,0x2f,0x2f,0x13,0x09,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x5b,0x04,0x06,0x05,0x02,0x01,0x01,0x04,0x06,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x09,0x00,0x2b,0x74,0x7c,0x1a,0x00,0x00,0x02,0x0a,0x2f,0x2f,0x2f,0x0a,0x01,0x37,0x2f,0x09,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x2f,0x09,0x26,0x09,0x09,0xa4,0x09,0x1b,0x09,0xa4,0x52,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xad,0x02,0x03,0x02,0x02,0x05,0x06,0x06,0x05,0x05,0x01,0x00,0x00,0x00,0x00,0x01,0x00,0x01,0x01,0x0a,0x09,0x1a,0x7c,0x1b,0x05,0x00,0x05,0x02,0x2f,0x2f,0x2f,0x09,0x26,0x13,0x13,0x01,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x1c,0x26,0x2f,0x2f,0x1c,0x09,0x00,0xf6,0x09,0x09,0x09,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xfe,0x01,0x06,0x05,0x05,0x04,0x03,0x05,0x05,0x05,0x05,0x03,0x00,0x00,0x00,0x03,0x00,0x0c,0x0d,0x0d,0x0c,0x01,0x03,0x00,0x74,0x00,0x01,0x05,0x02,0x2f,0x2f,0x2f,0x13,0x25,0x13,0x2f,0x00,0x00,0xff,
    0x03,0x26,0x2f,0x2f,0x13,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x1c,0x26,0x26,0x13,0x5a,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x0a,0x06,0x05,0x05,0x05,0x05,0x02,0x06,0x06,0x05,0x05,0x03,0x03,0x00,0x00,0x00,0x01,0x01,0x02,0x01,0x03,0x03,0x02,0x0d,0x00,0x08,0x01,0x00,0x08,0x09,0x11,0x09,0x00,0x1c,0x2f,0x2f,0x00,0x00,0xff,
    0x03,0x1c,0x2f,0x37,0x0a,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x2f,0x26,0x1c,0x13,0xf6,0xff,0xff,0xff,0xff,0x00,0xad,0xf6,0xac,0x02,0x05,0x05,0x05,0x05,0x05,0x01,0x05,0x02,0x04,0x05,0x05,0x02,0x00,0x00,0xff,0xff,0x52,0xff,0xff,0x00,0x03,0x01,0x0d,0x09,0xea,0xe2,0x91,0xea,0xea,0x51,0x0a,0x2f,0x2f,0x2f,0x25,0x00,0x00,0xff,
    0x03,0x12,0x2f,0x26,0x13,0x2f,0x37,0x01,0x02,0x12,0x1b,0x1b,0x12,0x02,0x01,0x2e,0x00,0x00,0x08,0x51,0x51,0x00,0x00,0x00,0x91,0x02,0x06,0x05,0x05,0x05,0x05,0x01,0x02,0x00,0x00,0x01,0x05,0x01,0x00,0x00,0xf6,0xed,0x5b,0xff,0x5b,0x52,0x02,0x01,0x0d,0x00,0xeb,0x99,0xe2,0xea,0x99,0x01,0x12,0x0a,0x2f,0x37,0x00,0x00,0x00,0xff,
    0x03,0x09,0x2f,0x25,0x1c,0x2f,0x37,0x01,0x07,0x05,0x03,0x04,0x05,0x06,0x06,0x09,0x13,0x00,0x00,0x00,0x91,0x00,0x00,0x00,0x48,0x08,0x02,0x04,0x05,0x05,0x05,0x01,0x03,0x00,0x00,0x02,0x01,0x01,0x00,0x00,0x01,0x02,0x01,0xad,0xad,0x01,0x0d,0x0c,0x02,0x09,0x09,0x08,0xe2,0xea,0xea,0x9a,0x09,0x2f,0x2f,0x25,0x00,0x00,0x00,0xff,
    0x03,0x01,0x37,0x26,0x13,0x2f,0x37,0x01,0x06,0x05,0x05,0x05,0x05,0x05,0x06,0x02,0x37,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x09,0x2f,0x1d,0x0b,0x01,0x01,0x03,0x05,0x04,0x00,0x0d,0x0d,0x0d,0x0d,0x0d,0x0d,0x0d,0x0c,0x03,0x03,0x0d,0x0d,0x0d,0x01,0x7d,0x23,0x99,0xea,0xe2,0x09,0x13,0x09,0x2f,0x2f,0x09,0x00,0x00,0x00,0xff
};
#endif



#ifdef USEGRAY

static uint8_t u4_to_gray[16] = {
    0,
    1,
    3,
    2,
    6,
    7,
    5,
    4,
    12,
    13,
    15,
    14,
    10,
    11,
    9,
    8
};
#endif

#undef USENMI

#define CPLDCS 5 /* GPIO4?? */

#define HOLDOFF 6
#define PRELOAD (36/HORIZONTAL_PANELS)

#define TICKS_PER_BUFFER 1

#if 0
unsigned ICACHE_FLASH_ATTR getTicks()
{
    return ticks;
}

#endif
void ICACHE_FLASH_ATTR setBlanking(int a)
{
    blank = a;
}

int ICACHE_FLASH_ATTR getBlanking()
{
    return blank;
}

LOCAL inline void spi_wait_transmission()
{
    while (READ_PERI_REG(SPI_FLASH_CMD(HSPI))&SPI_FLASH_USR);
}

LOCAL inline void myspi_master_32bit_write(uint8 spi_no, uint32 data)
{
    WRITE_PERI_REG(SPI_FLASH_USER1(spi_no), (31<<SPI_USR_OUT_BITLEN_S) | (31<<SPI_USR_DIN_BITLEN_S) );
    WRITE_PERI_REG(SPI_FLASH_C0(spi_no), data);
    SET_PERI_REG_MASK(SPI_FLASH_CMD(spi_no), SPI_FLASH_USR);
}

LOCAL inline void myspi_master_8bit_write(uint8 spi_no, uint8 data)
{
#ifdef USEDATA
    WRITE_PERI_REG(SPI_FLASH_USER1(spi_no), (7<<SPI_USR_OUT_BITLEN_S) | (7<<SPI_USR_DIN_BITLEN_S) );
    WRITE_PERI_REG(SPI_FLASH_C0(spi_no), data);
    SET_PERI_REG_MASK(SPI_FLASH_CMD(spi_no), SPI_FLASH_USR);
#else
    uint32 regvalue;
    regvalue = 0x70000000 | ((uint32)data);
    WRITE_PERI_REG(SPI_FLASH_USER2(spi_no), regvalue);
    SET_PERI_REG_MASK(SPI_FLASH_CMD(spi_no), SPI_FLASH_USR);
#endif
}


LOCAL inline void spi_select(int selected)
{
    GPIO_FAST_OUTPUT_SET(CPLDCS, selected);
}

void ICACHE_FLASH_ATTR spi_setup()
{
    spi_master_init(HSPI);
}

typedef enum {
    DIVDED_BY_1 = 0,
    DIVDED_BY_16 = 4,
    DIVDED_BY_256 = 8,
} TIMER_PREDIVED_MODE;

typedef enum {
    TM_LEVEL_INT = 1,
    TM_EDGE_INT   = 0,
} TIMER_INT_MODE;


static inline void strobe_set(int val)
{
    GPIO_FAST_OUTPUT_SET(12, val);
}

static inline void strobe()
{
    strobe_set(1);
    strobe_set(0);
}

static inline void switchToNextBuffer()
{
    uint8_t nextBufferId = (currentBufferId+1)&1;

    if ((bufferStatus[nextBufferId] == BUFFER_READY) && (ticks==TICKS_PER_BUFFER)) {
        bufferStatus[currentBufferId] = BUFFER_FREE;
        currentBufferId = nextBufferId;
        bufferStatus[currentBufferId] = BUFFER_DISPLAYING;
        currentBuffer = &framebuffers[currentBufferId][0];
        ticks = 0;
    } else {
        if (ticks<TICKS_PER_BUFFER) {
            ticks++;
        }
    }
}

static int iter = 0;

#define BASETIMER 8
                                                   // 8 16 16
static uint16_t preloadtimings[] = { 12, 12, 12 }; //BASETIMER, BASETIMER<<1, BASETIMER<<2 };
static uint8_t  blanking[] = { 8, 16, 32 };

#define PRELOAD (36/HORIZONTAL_PANELS)

//static int frames = 0;

static uint8_t unpackPixel(uint8_t val)
{
    uint8_t red = val & 1;
    uint8_t green = !!(val & 8);
    uint8_t blue = !!(val & 0x40);
    return red | (green<<1) | (blue<<2);
}


LOCAL void tim1_intr_handler()
{
    RTC_REG_WRITE(FRC1_LOAD_ADDRESS, preloadtimings[iter]);

    RTC_CLR_REG_MASK(FRC1_INT_ADDRESS, FRC1_INT_CLR_MASK);
    kick_watchdog();
    //ticks++;

    if (column==0)
        spi_select(0);

    if (column<=(32*HORIZONTAL_PANELS-1)) {

        uint8_t riter = iter+1;

        if (riter==3)
            riter=0;

        uint32_t regval = 0;

#ifdef TESTIMAGE
        uint8_t pixelH = image[column + (realrow*(32*HORIZONTAL_PANELS))];
        uint8_t pixelL = image[column + (realrow*(32*HORIZONTAL_PANELS)) + (16*32*HORIZONTAL_PANELS)];
#else
        uint8_t pixelH = currentBuffer[column + (realrow*(32*HORIZONTAL_PANELS))];
        uint8_t pixelL = currentBuffer[column + (realrow*(32*HORIZONTAL_PANELS)) + (16*32*HORIZONTAL_PANELS)];
        // Pixel order: BGR
        if (currentBuffer==NULL) {
            column++;
            return;
        }
#endif


        pixelH = unpackPixel(pixelH);
        pixelL = unpackPixel(pixelL);
        regval = pixelH << 3;
        regval |= pixelL;
        regval |= 0x80;

#if 0

#if 0
        pixelH>>=riter;
        pixelL>>=riter;

        uint8_t mask = 1;
        /* Red */
        regval |= (pixelL & mask);
        regval |= (pixelH & mask)<<3;
        mask<<=3;
        /* Green */
        regval |= (pixelL & mask)>>2;
        regval |= (pixelH & mask)<<1;
        mask<<=3;
        /* Blue */
        regval |= (pixelL & mask)>>4;
        regval |= (pixelH & mask)>>1;
        regval <<=1;
        //regval >>= iter;
        regval |= 0x80;
#else
        uint8_t mask = 1<<riter;
        regval |= (pixelH & mask)>>riter;
        mask<<=3;
        regval |= (pixelH & mask)>>riter+2;
        mask<<=3;
        regval |= (pixelH & mask)>>riter+4;
        regval<<=3;

        mask = 1<<riter;
        regval |= (pixelL & mask)>>riter;
        mask<<=3;
        regval |= (pixelL & mask)>>riter+2;
        mask<<=3;
        regval |= (pixelL & mask)>>riter+4;

        regval<<=1;

#endif
#endif
#if 0
        uint32_t pv = column + realrow + ((frames>>6)&15);
        regval = pv & 0x7;
        regval += (pv & 0x7)<<3;
        regval <<=1;
        regval|=0x80;
#endif

        myspi_master_8bit_write(HSPI, regval);
#if 1
        if (column==blanking[iter]) {
            // Disable OE
            GPIO_FAST_OUTPUT_SET(4, 1);
        } /*else {
            GPIO_FAST_OUTPUT_SET(4, 0);
        } */
#endif
        column++;
    } else if (column==(32*HORIZONTAL_PANELS)) {
        // force clock high.
        myspi_master_8bit_write(HSPI, 0x80);
        column++;
    } else if (column==(32*HORIZONTAL_PANELS)+1) {
        // Send row.
        // Disable OE
        GPIO_FAST_OUTPUT_SET(4, 1);

        myspi_master_8bit_write(HSPI, (realrow&0x0f)<<1);
        // Strobe.
        column++;

    } else if (column==(32*HORIZONTAL_PANELS)+2) {
        strobe();
        spi_select(1);
        // Enable OE again
        column++;
    } else if (column==(32*HORIZONTAL_PANELS)+3) {

        GPIO_FAST_OUTPUT_SET(4, 0);

        column=0;
#if 0
        if ((row&0xf)==0xf) {
            //holdoff = HOLDOFF * (32*HORIZONTAL_PANELS);
            switchToNextBuffer();
            //fbdone=1;
            frames++;
        }
#endif
        iter++;
        if (iter==3) {
            row++;
            row&=0xf;
#ifdef USEGRAY
            realrow = u4_to_gray[ row & 0xf ];
#else
            realrow = row;//u4_to_gray[ row & 0xf ];
#endif
            iter=0;
        }
        //ptr = realrow * (32*HORIZONTAL_PANELS);
#if 0
        // Debug stuff
        {
            if (lasttickcount == tickcount) {
                detectcount++;
                if (detectcount>=1000000) {
                    register unsigned sp asm("a1");
                    dump_stack(sp);
                }
            } else {
                detectcount =0;
            }

            lasttickcount = tickcount;
        }
#endif
    }
}

/*
 FRC1 clock is 5MHz
 Prescaler is 80

 PRELOAD is 36/2 == 18

 APB is 80MHz.
 80/16 == 5Mhz.

 277KHz interrupt rate.

*/

#define FRC1_ENABLE_TIMER  BIT7
#define FRC1_ENABLE_AUTOLOAD  BIT6
#define FRC1_TIMER_NMI BIT15

void ICACHE_FLASH_ATTR timer_setup()
{
    // Configure also GPIO.
#ifdef USENMI
    ETS_FRC_TIMER1_NMI_INTR_ATTACH(tim1_intr_handler);
#else
    ETS_FRC_TIMER1_INTR_ATTACH(tim1_intr_handler, NULL);
#endif

    RTC_REG_WRITE(FRC1_LOAD_ADDRESS, PRELOAD);
    RTC_CLR_REG_MASK(FRC1_INT_ADDRESS, FRC1_INT_CLR_MASK);
    RTC_REG_WRITE(FRC1_CTRL_ADDRESS,
                  DIVDED_BY_16
                  | FRC1_ENABLE_TIMER
                  | FRC1_ENABLE_AUTOLOAD
                  | TM_EDGE_INT
#ifdef USENMI
                  | FRC1_TIMER_NMI
#endif
                 );

    TM1_EDGE_INT_ENABLE();
    ETS_FRC1_INTR_ENABLE();
}

void panel_stop()
{
    ETS_FRC1_INTR_DISABLE();
    GPIO_FAST_OUTPUT_SET(4, 1);
}
