;redcode
;assert 1
	SPL 0, <-72
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	SLT 210, 968
	SLT 210, 968
	SUB 52, @200
	SUB @121, 106
	JMN 12, #840
	JMN -0, #2
	SUB @127, 106
	SUB @121, 106
	JMN 12, #840
	JMN -0, #2
	SUB @127, 106
	SUB @121, 102
	JMN -0, #2
	JMN -0, #2
	SLT 340, 963
	MOV -1, <-20
	SLT 340, 963
	JMN -1, @-20
	CMP 52, @200
	SUB @121, 106
	JMP -0, #2
	JMP 60, #8
	MOV -1, <-20
	SUB @-127, 100
	SUB @127, 106
	SLT 210, 968
	SUB @121, 102
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	JMP -7, @-20
	ADD -1, <-20
	SUB @-127, 100
	ADD -1, <-20
	CMP @-127, 100
	CMP -207, <-120
	JMP -0, #2
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <-72
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 52, @200
