<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axis_signal_gen_v4</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s0_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s1_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s1_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s0_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXIS_ACLK.ASSOCIATED_BUSIF">s0_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXIS_ACLK.ASSOCIATED_RESET">s0_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s0_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis:s1_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">64</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_signal_gen_v4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>203ec419</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axis_signal_gen_v4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>203ec419</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e51fb623</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">159</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s1_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.N_DDS&apos;)) * 16) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>N</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>N_DDS</spirit:name>
        <spirit:displayName>N Dds</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_DDS">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/signal_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/signal_gen_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/bram_dp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/bram_simple_dp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_writer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/synchronizer_n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_signal_gen_v4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_084788a4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/signal_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/signal_gen_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ctrl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_slv.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/bram_dp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/bram_simple_dp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_writer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo/fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/synchronizer_n.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_signal_gen_v4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axis_signal_gen_v4_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e51fb623</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXIS Signal Generator V4 with 32-bit resolution, IQ envelope and dithering.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>N</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>N_DDS</spirit:name>
      <spirit:displayName>N Dds</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_DDS">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axis_signal_gen_v4_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS Signal Generator V4</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-21T20:01:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8729dc_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527809cf_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74791206_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21532126_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f63be1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4538c105_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c115b1d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ebb732_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ba6613_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adb1573_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f38703_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3e503_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c5a92d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306eece3_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddd3fbf_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3796c1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5672f1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d25b8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412c06c9_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b41d855_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dcf5fd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415fb7b5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3a119a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682e13d2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766f99b0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11249861_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbad9cd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2257725e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78283668_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1b6ad8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2f858f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41149881_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142d1ee6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0be27f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27acee64_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b99b7e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576c14b4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218abac7_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689c983f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8e0c98_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187a0c7b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546010d4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140eedad_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b1262d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c76ce8f_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e17562_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dca0ce_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701f4626_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176542b6_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d73a966_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352a30b0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7445c2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9f9509_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48083b2a_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd9428d_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574668c7_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a69fd1c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e764797_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1685bf0b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e10ba4_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3744f8_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36834ef1_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e59c6d3_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0d618c_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f332cfa_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f354f26_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513bdec3_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5116604b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d06a34_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e282a2_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfe470e_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709a7240_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee5d6b0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662f2bd_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40376e70_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b7fe20_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d10de5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdf6933_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dd9844_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25869917_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e93f07b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc8afaf_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6b9291_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5167ee60_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9abce0_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66425fb5_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82e878b_ARCHIVE_LOCATION">/home/lstefana/v19.1/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598b8601_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9c73f6_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a281d0_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0e71b9_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e31e5fd_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcac2c1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702d0875_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570a59c_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4351dcad_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df7166e_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a10b9ee_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ad763e_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@824951_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cee3e1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbfbbe9_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56742457_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ea4000_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f26091f_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bdf35b_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb8b9f1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109f8c27_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a0fa4f_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274014a1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ceeae3_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486fea8c_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff1ee0b_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf88337_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8cfae1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbb5a55_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f9604_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16df59e1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e273ac6_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2141477c_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdc6c1c_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c239f8b_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149d068b_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6661ae32_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539e7cca_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5bd8a0_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aa57e4_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4139eab6_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6dd7c1_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a51baa_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da056e7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d238614_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea508fb_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d38d3_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218c9e88_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a12e6b5_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1e6452_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589b3072_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1eab13_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f810301_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501ec2bf_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5657a4ee_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c760a7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614e8dda_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17235180_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140d172b_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9007469_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551ba50a_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3f3c7c_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e435146_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18df713a_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa24389_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455abb3_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c67250_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4ced84_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f98f3e7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb2113a_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73247edc_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6dfece_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495318e0_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401b3335_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531122f7_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db5d3c9_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0408b5_ARCHIVE_LOCATION">/home/lstefana/qsystem_2/ip/axis_signal_gen_v4</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="15f072e0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="769c350d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="59727dd1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="055c05dc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ceb85977"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fa9ac32c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
