###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID nova.cs.northwestern.edu)
#  Generated on:      Tue Mar 22 23:04:21 2016
#  Design:            DFV
#  Command:           clockDesign -genSpecOnly Clock.ctstch
###############################################################
#
# Encounter(R) Clock Synthesis Technology File Format
#

#-- MacroModel --
#MacroModel pin <pin> <maxRiseDelay> <minRiseDelay> <maxFallDelay> <minFallDelay> <inputCap>


#-- Special Route Type --
#RouteTypeName specialRoute
#TopPreferredLayer 4
#BottomPreferredLayer 3
#PreferredExtraSpace 1
#End

#-- Regular Route Type --
#RouteTypeName regularRoute
#TopPreferredLayer 4
#BottomPreferredLayer 3
#PreferredExtraSpace 1
#End

#-- Clock Group --
#ClkGroup
#+ <clockName>


#------------------------------------------------------------
# Clock Root   : clk
# Clock Name   : clk
# Clock Period : 0.5ns
#------------------------------------------------------------
AutoCTSRootPin clk
Period         1.0ns
MaxDelay       300ps # sdc driven default
MinDelay       30ps # sdc driven default
MaxSkew        50ps # sdc driven default
SinkMaxTran    50ps # sdc driven default
BufMaxTran     50ps # sdc driven default
MaxFanout 12 
Buffer         CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
LevelBalanced  YES
MaxCap
 + CLKBUF_X1 2ff
 + CLKBUF_X2 4ff
 + CLKBUF_X3 6ff
NoGating       NO
DetailReport   YES
#SetDPinAsSync  NO
#SetIoPinAsSync NO
#SetASyncSRPinAsSync  NO
#SetTriStEnPinAsSync NO
#SetBBoxPinAsSync NO
RouteClkNet    YES
PostOpt        YES
OptAddBuffer   YES
#RouteType      specialRoute
#LeafRouteType  regularRoute
END

