

================================================================
== Vitis HLS Report for 'set3DFloatArray_2'
================================================================
* Date:           Fri Dec 22 04:15:31 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.248 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15509|    15509|  0.155 ms|  0.155 ms|  15509|  15509|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    15507|    15507|        21|          1|          1|  15488|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     517|    369|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     268|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     785|    744|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |urem_14ns_12ns_14_18_1_U1  |urem_14ns_12ns_14_18_1  |        0|   0|  517|  369|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0|  517|  369|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_14ns_16ns_29_4_1_U3  |mul_mul_14ns_16ns_29_4_1  |    i0 * i1|
    |mul_mul_5ns_11ns_14_4_1_U2   |mul_mul_5ns_11ns_14_4_1   |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_343_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln10_fu_396_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln12_fu_476_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_460_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln8_1_fu_325_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln8_fu_307_p2        |         +|   0|  0|  21|          14|           1|
    |and_ln10_fu_390_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_319_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln12_fu_384_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_313_p2       |      icmp|   0|  0|  12|          14|          11|
    |or_ln10_fu_402_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln10_1_fu_331_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_2_fu_372_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln10_3_fu_407_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_4_fu_423_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln10_5_fu_435_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_6_fu_349_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln10_fu_365_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_379_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 187|          97|          77|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter20    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_267_p4  |   9|          2|    5|         10|
    |i_reg_263                   |   9|          2|    5|         10|
    |ii_reg_285                  |   9|          2|    5|         10|
    |iii_reg_296                 |   9|          2|    6|         12|
    |indvar_flatten17_reg_252    |   9|          2|   14|         28|
    |indvar_flatten_reg_274      |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  92|         20|   49|        100|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_263                 |   5|   0|    5|          0|
    |icmp_ln10_reg_528         |   1|   0|    1|          0|
    |icmp_ln8_reg_524          |   1|   0|    1|          0|
    |ii_reg_285                |   5|   0|    5|          0|
    |iii_reg_296               |   6|   0|    6|          0|
    |indvar_flatten17_reg_252  |  14|   0|   14|          0|
    |indvar_flatten_reg_274    |  11|   0|   11|          0|
    |select_ln10_1_reg_536     |   5|   0|    5|          0|
    |trunc_ln_reg_571          |   4|   0|    4|          0|
    |icmp_ln10_reg_528         |  64|  32|    1|          0|
    |icmp_ln8_reg_524          |  64|  32|    1|          0|
    |trunc_ln_reg_571          |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 268|  96|   82|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.2|  return value|
|array_r_address0  |  out|   11|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
|array1_address0   |  out|   11|   ap_memory|             array1|         array|
|array1_ce0        |  out|    1|   ap_memory|             array1|         array|
|array1_we0        |  out|    1|   ap_memory|             array1|         array|
|array1_d0         |  out|   32|   ap_memory|             array1|         array|
|array2_address0   |  out|   11|   ap_memory|             array2|         array|
|array2_ce0        |  out|    1|   ap_memory|             array2|         array|
|array2_we0        |  out|    1|   ap_memory|             array2|         array|
|array2_d0         |  out|   32|   ap_memory|             array2|         array|
|array3_address0   |  out|   11|   ap_memory|             array3|         array|
|array3_ce0        |  out|    1|   ap_memory|             array3|         array|
|array3_we0        |  out|    1|   ap_memory|             array3|         array|
|array3_d0         |  out|   32|   ap_memory|             array3|         array|
|array4_address0   |  out|   11|   ap_memory|             array4|         array|
|array4_ce0        |  out|    1|   ap_memory|             array4|         array|
|array4_we0        |  out|    1|   ap_memory|             array4|         array|
|array4_d0         |  out|   32|   ap_memory|             array4|         array|
|array5_address0   |  out|   11|   ap_memory|             array5|         array|
|array5_ce0        |  out|    1|   ap_memory|             array5|         array|
|array5_we0        |  out|    1|   ap_memory|             array5|         array|
|array5_d0         |  out|   32|   ap_memory|             array5|         array|
|array6_address0   |  out|   11|   ap_memory|             array6|         array|
|array6_ce0        |  out|    1|   ap_memory|             array6|         array|
|array6_we0        |  out|    1|   ap_memory|             array6|         array|
|array6_d0         |  out|   32|   ap_memory|             array6|         array|
|array7_address0   |  out|   11|   ap_memory|             array7|         array|
|array7_ce0        |  out|    1|   ap_memory|             array7|         array|
|array7_we0        |  out|    1|   ap_memory|             array7|         array|
|array7_d0         |  out|   32|   ap_memory|             array7|         array|
|array8_address0   |  out|   11|   ap_memory|             array8|         array|
|array8_ce0        |  out|    1|   ap_memory|             array8|         array|
|array8_we0        |  out|    1|   ap_memory|             array8|         array|
|array8_d0         |  out|   32|   ap_memory|             array8|         array|
|array9_address0   |  out|   11|   ap_memory|             array9|         array|
|array9_ce0        |  out|    1|   ap_memory|             array9|         array|
|array9_we0        |  out|    1|   ap_memory|             array9|         array|
|array9_d0         |  out|   32|   ap_memory|             array9|         array|
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 23 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 24 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i14 0, void %.lr.ph11, i14 %add_ln8, void %.split19" [../src/hls/cnn.cpp:8]   --->   Operation 25 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.lr.ph11, i5 %select_ln10_1, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph11, i11 %select_ln10_6, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.98ns)   --->   "%add_ln8 = add i14 %indvar_flatten17, i14 1" [../src/hls/cnn.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i14 %indvar_flatten17, i14 15488" [../src/hls/cnn.cpp:8]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i11 %indvar_flatten, i11 704" [../src/hls/cnn.cpp:10]   --->   Operation 31 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln8_1 = add i5 %i, i5 1" [../src/hls/cnn.cpp:8]   --->   Operation 32 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i5 %add_ln8_1, i5 %i" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %select_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 34 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 35 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.94ns)   --->   "%add_ln10_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:10]   --->   Operation 36 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.45ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10, i11 1, i11 %add_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 37 'select' 'select_ln10_6' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 38 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 38 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 39 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 39 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %.lr.ph11, i5 %select_ln10_5, void %.split19" [../src/hls/cnn.cpp:10]   --->   Operation 40 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split19" [../src/hls/cnn.cpp:12]   --->   Operation 41 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 42 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.48ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i5 0, i5 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 44 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 45 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i10 0, i10 %tmp_2" [../src/hls/cnn.cpp:10]   --->   Operation 46 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 47 'xor' 'xor_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 48 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 49 'and' 'and_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.87ns)   --->   "%add_ln10 = add i5 %select_ln10, i5 1" [../src/hls/cnn.cpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_3)   --->   "%or_ln10 = or i1 %and_ln10, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 51 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_3 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 52 'select' 'select_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 53 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4 = select i1 %and_ln10, i10 %p_mid1, i10 %select_ln10_2" [../src/hls/cnn.cpp:10]   --->   Operation 54 'select' 'select_ln10_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4_cast = zext i10 %select_ln10_4" [../src/hls/cnn.cpp:10]   --->   Operation 55 'zext' 'select_ln10_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.48ns)   --->   "%select_ln10_5 = select i1 %and_ln10, i5 %add_ln10, i5 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 56 'select' 'select_ln10_5' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln10, i32 6, i32 13" [../src/hls/cnn.cpp:14]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_1, i6 %select_ln10_3" [../src/hls/cnn.cpp:14]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln14 = add i14 %tmp, i14 %select_ln10_4_cast" [../src/hls/cnn.cpp:14]   --->   Operation 59 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i14 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 60 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 61 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 61 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [18/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 62 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10_3, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 65 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 65 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [17/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 66 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 67 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 67 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 68 [16/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 68 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln14 = mul i29 %zext_ln14_1, i29 21662" [../src/hls/cnn.cpp:14]   --->   Operation 69 'mul' 'mul_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i29.i32.i32, i29 %mul_ln14, i32 25, i32 28" [../src/hls/cnn.cpp:14]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 71 [15/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 71 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.87ns)   --->   "%switch_ln14 = switch i4 %trunc_ln, void %branch9, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8" [../src/hls/cnn.cpp:14]   --->   Operation 72 'switch' 'switch_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.87>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 73 [14/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.61>
ST_10 : Operation 74 [13/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 75 [12/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.61>
ST_12 : Operation 76 [11/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 77 [10/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 77 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.61>
ST_14 : Operation 78 [9/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 78 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.61>
ST_15 : Operation 79 [8/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 79 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.61>
ST_16 : Operation 80 [7/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 80 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.61>
ST_17 : Operation 81 [6/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 81 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.61>
ST_18 : Operation 82 [5/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 82 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 83 [4/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 83 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.61>
ST_20 : Operation 84 [3/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 84 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.61>
ST_21 : Operation 85 [2/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 85 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15488, i64 15488, i64 15488"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:12]   --->   Operation 91 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 92 [1/18] (1.61ns)   --->   "%urem_ln14 = urem i14 %add_ln14, i14 1549" [../src/hls/cnn.cpp:14]   --->   Operation 92 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i14 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 93 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 94 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 95 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%array2_addr = getelementptr i32 %array2, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 96 'getelementptr' 'array2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%array3_addr = getelementptr i32 %array3, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 97 'getelementptr' 'array3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%array4_addr = getelementptr i32 %array4, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 98 'getelementptr' 'array4_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%array5_addr = getelementptr i32 %array5, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 99 'getelementptr' 'array5_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%array6_addr = getelementptr i32 %array6, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 100 'getelementptr' 'array6_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%array7_addr = getelementptr i32 %array7, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 101 'getelementptr' 'array7_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%array8_addr = getelementptr i32 %array8, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 102 'getelementptr' 'array8_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%array9_addr = getelementptr i32 %array9, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 103 'getelementptr' 'array9_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array8_addr" [../src/hls/cnn.cpp:14]   --->   Operation 104 'store' 'store_ln14' <Predicate = (trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 105 'br' 'br_ln14' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array7_addr" [../src/hls/cnn.cpp:14]   --->   Operation 106 'store' 'store_ln14' <Predicate = (trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 107 'br' 'br_ln14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array6_addr" [../src/hls/cnn.cpp:14]   --->   Operation 108 'store' 'store_ln14' <Predicate = (trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 109 'br' 'br_ln14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array5_addr" [../src/hls/cnn.cpp:14]   --->   Operation 110 'store' 'store_ln14' <Predicate = (trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 111 'br' 'br_ln14' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array4_addr" [../src/hls/cnn.cpp:14]   --->   Operation 112 'store' 'store_ln14' <Predicate = (trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 113 'br' 'br_ln14' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array3_addr" [../src/hls/cnn.cpp:14]   --->   Operation 114 'store' 'store_ln14' <Predicate = (trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array2_addr" [../src/hls/cnn.cpp:14]   --->   Operation 116 'store' 'store_ln14' <Predicate = (trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 117 'br' 'br_ln14' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 118 'store' 'store_ln14' <Predicate = (trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 120 'store' 'store_ln14' <Predicate = (trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1549> <RAM>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 121 'br' 'br_ln14' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array9_addr" [../src/hls/cnn.cpp:14]   --->   Operation 122 'store' 'store_ln14' <Predicate = (trunc_ln == 15) | (trunc_ln == 14) | (trunc_ln == 13) | (trunc_ln == 12) | (trunc_ln == 11) | (trunc_ln == 10) | (trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1547> <RAM>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split19" [../src/hls/cnn.cpp:14]   --->   Operation 123 'br' 'br_ln14' <Predicate = (trunc_ln == 15) | (trunc_ln == 14) | (trunc_ln == 13) | (trunc_ln == 12) | (trunc_ln == 11) | (trunc_ln == 10) | (trunc_ln == 9)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 124 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8             (br               ) [ 011111111111111111111110]
indvar_flatten17   (phi              ) [ 001000111111111111111110]
i                  (phi              ) [ 001000111111111111111110]
indvar_flatten     (phi              ) [ 001000111111111111111110]
add_ln8            (add              ) [ 011111111111111111111110]
icmp_ln8           (icmp             ) [ 001111111111111111111110]
br_ln8             (br               ) [ 000000000000000000000000]
icmp_ln10          (icmp             ) [ 001111000000000000000000]
add_ln8_1          (add              ) [ 000000000000000000000000]
select_ln10_1      (select           ) [ 011111111111111111111110]
zext_ln10          (zext             ) [ 001111000000000000000000]
add_ln10_1         (add              ) [ 000000000000000000000000]
select_ln10_6      (select           ) [ 011111111111111111111110]
ii                 (phi              ) [ 001111111111111111111110]
iii                (phi              ) [ 001111111111111111111110]
tmp_2              (bitconcatenate   ) [ 000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000]
select_ln10        (select           ) [ 000000000000000000000000]
mul_ln10           (mul              ) [ 000000000000000000000000]
select_ln10_2      (select           ) [ 000000000000000000000000]
xor_ln10           (xor              ) [ 000000000000000000000000]
icmp_ln12          (icmp             ) [ 000000000000000000000000]
and_ln10           (and              ) [ 000000000000000000000000]
add_ln10           (add              ) [ 000000000000000000000000]
or_ln10            (or               ) [ 000000000000000000000000]
select_ln10_3      (select           ) [ 000000000000000000000000]
p_mid1             (bitconcatenate   ) [ 000000000000000000000000]
select_ln10_4      (select           ) [ 000000000000000000000000]
select_ln10_4_cast (zext             ) [ 000000000000000000000000]
select_ln10_5      (select           ) [ 011111111111111111111110]
tmp_1              (partselect       ) [ 000000000000000000000000]
tmp                (bitconcatenate   ) [ 000000000000000000000000]
add_ln14           (add              ) [ 001000111111111111111110]
zext_ln14_1        (zext             ) [ 001000111000000000000000]
add_ln12           (add              ) [ 011111111111111111111110]
br_ln0             (br               ) [ 011111111111111111111110]
mul_ln14           (mul              ) [ 000000000000000000000000]
trunc_ln           (partselect       ) [ 001000000111111111111110]
switch_ln14        (switch           ) [ 000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln12  (specloopname     ) [ 000000000000000000000000]
urem_ln14          (urem             ) [ 000000000000000000000000]
zext_ln14          (zext             ) [ 000000000000000000000000]
array_addr         (getelementptr    ) [ 000000000000000000000000]
array1_addr        (getelementptr    ) [ 000000000000000000000000]
array2_addr        (getelementptr    ) [ 000000000000000000000000]
array3_addr        (getelementptr    ) [ 000000000000000000000000]
array4_addr        (getelementptr    ) [ 000000000000000000000000]
array5_addr        (getelementptr    ) [ 000000000000000000000000]
array6_addr        (getelementptr    ) [ 000000000000000000000000]
array7_addr        (getelementptr    ) [ 000000000000000000000000]
array8_addr        (getelementptr    ) [ 000000000000000000000000]
array9_addr        (getelementptr    ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
store_ln14         (store            ) [ 000000000000000000000000]
br_ln14            (br               ) [ 000000000000000000000000]
ret_ln18           (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="array3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="array4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="array5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="array6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="array7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="array8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="array9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="array_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/22 "/>
</bind>
</comp>

<comp id="119" class="1004" name="array1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array1_addr/22 "/>
</bind>
</comp>

<comp id="126" class="1004" name="array2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array2_addr/22 "/>
</bind>
</comp>

<comp id="133" class="1004" name="array3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array3_addr/22 "/>
</bind>
</comp>

<comp id="140" class="1004" name="array4_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array4_addr/22 "/>
</bind>
</comp>

<comp id="147" class="1004" name="array5_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array5_addr/22 "/>
</bind>
</comp>

<comp id="154" class="1004" name="array6_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="12" slack="0"/>
<pin id="158" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array6_addr/22 "/>
</bind>
</comp>

<comp id="161" class="1004" name="array7_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array7_addr/22 "/>
</bind>
</comp>

<comp id="168" class="1004" name="array8_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array8_addr/22 "/>
</bind>
</comp>

<comp id="175" class="1004" name="array9_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array9_addr/22 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln14_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln14_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln14_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln14_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln14_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln14_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln14_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln14_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln14_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln14_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/22 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten17_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten17_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="indvar_flatten_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="indvar_flatten_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="ii_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="4"/>
<pin id="287" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="ii_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="4"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="iii_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="4"/>
<pin id="298" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="iii_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="4"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln8_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln8_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln10_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln10_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln10_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln10_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="0" index="2" bw="11" slack="0"/>
<pin id="353" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_6/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="3"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln10_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="3"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="3"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln12_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="and_ln10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="3"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln10_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_3/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln10_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_4/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln10_4_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_4_cast/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln10_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_5/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="14" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="0" index="3" bw="5" slack="0"/>
<pin id="448" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln14_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln14_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln14/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="0" index="1" bw="29" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln14_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/22 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="14" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/2 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="14" slack="0"/>
<pin id="514" dir="0" index="1" bw="29" slack="0"/>
<pin id="515" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/5 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln8_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="524" class="1005" name="icmp_ln8_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="528" class="1005" name="icmp_ln10_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="3"/>
<pin id="530" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="536" class="1005" name="select_ln10_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="zext_ln10_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="1"/>
<pin id="543" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln10_6_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_6 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln10_5_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_5 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln14_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="14" slack="1"/>
<pin id="558" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln14_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="29" slack="1"/>
<pin id="563" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln12_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="571" class="1005" name="trunc_ln_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="14"/>
<pin id="573" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="108" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="108" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="108" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="108" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="108" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="108" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="108" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="108" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="108" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="108" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="110" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="110" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="161" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="110" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="154" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="110" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="147" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="110" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="140" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="110" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="133" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="110" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="126" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="110" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="119" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="110" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="112" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="110" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="175" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="256" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="256" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="278" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="267" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="319" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="267" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="278" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="319" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="289" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="289" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="357" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="300" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="379" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="365" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="390" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="300" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="396" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="390" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="372" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="390" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="396" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="365" pin="3"/><net_sink comp="435" pin=2"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="443" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="407" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="431" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="460" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="407" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="70" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="74" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="494"><net_src comp="470" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="503"><net_src comp="491" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="504"><net_src comp="491" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="509"><net_src comp="339" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="34" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="516"><net_src comp="466" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="522"><net_src comp="307" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="527"><net_src comp="313" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="319" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="539"><net_src comp="331" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="544"><net_src comp="339" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="549"><net_src comp="349" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="554"><net_src comp="435" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="559"><net_src comp="460" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="564"><net_src comp="466" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="569"><net_src comp="476" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="574"><net_src comp="482" pin="4"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {22 }
	Port: array1 | {22 }
	Port: array2 | {22 }
	Port: array3 | {22 }
	Port: array4 | {22 }
	Port: array5 | {22 }
	Port: array6 | {22 }
	Port: array7 | {22 }
	Port: array8 | {22 }
	Port: array9 | {22 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		add_ln8_1 : 1
		select_ln10_1 : 2
		zext_ln10 : 3
		mul_ln10 : 4
		add_ln10_1 : 1
		select_ln10_6 : 2
	State 3
	State 4
	State 5
		tmp_2 : 1
		select_ln10 : 1
		select_ln10_2 : 2
		icmp_ln12 : 1
		and_ln10 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10_3 : 2
		p_mid1 : 3
		select_ln10_4 : 4
		select_ln10_4_cast : 5
		select_ln10_5 : 2
		tmp_1 : 1
		tmp : 3
		add_ln14 : 4
		zext_ln14_1 : 5
		mul_ln14 : 6
		urem_ln14 : 5
		add_ln12 : 3
	State 6
	State 7
	State 8
		trunc_ln : 1
		switch_ln14 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln14 : 1
		array_addr : 2
		array1_addr : 2
		array2_addr : 2
		array3_addr : 2
		array4_addr : 2
		array5_addr : 2
		array6_addr : 2
		array7_addr : 2
		array8_addr : 2
		array9_addr : 2
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   urem   |         grp_fu_470        |    0    |   517   |   369   |
|----------|---------------------------|---------|---------|---------|
|          |       add_ln8_fu_307      |    0    |    0    |    21   |
|          |      add_ln8_1_fu_325     |    0    |    0    |    12   |
|    add   |     add_ln10_1_fu_343     |    0    |    0    |    18   |
|          |      add_ln10_fu_396      |    0    |    0    |    12   |
|          |      add_ln14_fu_460      |    0    |    0    |    21   |
|          |      add_ln12_fu_476      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln10_1_fu_331   |    0    |    0    |    5    |
|          |    select_ln10_6_fu_349   |    0    |    0    |    10   |
|          |     select_ln10_fu_365    |    0    |    0    |    5    |
|  select  |    select_ln10_2_fu_372   |    0    |    0    |    9    |
|          |    select_ln10_3_fu_407   |    0    |    0    |    6    |
|          |    select_ln10_4_fu_423   |    0    |    0    |    9    |
|          |    select_ln10_5_fu_435   |    0    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln8_fu_313      |    0    |    0    |    12   |
|   icmp   |      icmp_ln10_fu_319     |    0    |    0    |    11   |
|          |      icmp_ln12_fu_384     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln10_fu_379      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln10_fu_390      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln10_fu_402      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_505        |    1    |    0    |    0    |
|          |         grp_fu_512        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln10_fu_339     |    0    |    0    |    0    |
|   zext   | select_ln10_4_cast_fu_431 |    0    |    0    |    0    |
|          |     zext_ln14_1_fu_466    |    0    |    0    |    0    |
|          |      zext_ln14_fu_491     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_357       |    0    |    0    |    0    |
|bitconcatenate|       p_mid1_fu_415       |    0    |    0    |    0    |
|          |         tmp_fu_452        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_1_fu_443       |    0    |    0    |    0    |
|          |      trunc_ln_fu_482      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   517   |   554   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln12_reg_566    |    6   |
|    add_ln14_reg_556    |   14   |
|     add_ln8_reg_519    |   14   |
|        i_reg_263       |    5   |
|    icmp_ln10_reg_528   |    1   |
|    icmp_ln8_reg_524    |    1   |
|       ii_reg_285       |    5   |
|       iii_reg_296      |    6   |
|indvar_flatten17_reg_252|   14   |
| indvar_flatten_reg_274 |   11   |
|  select_ln10_1_reg_536 |    5   |
|  select_ln10_5_reg_551 |    5   |
|  select_ln10_6_reg_546 |   11   |
|    trunc_ln_reg_571    |    4   |
|    zext_ln10_reg_541   |   14   |
|   zext_ln14_1_reg_561  |   29   |
+------------------------+--------+
|          Total         |   145  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_470 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_505 |  p0  |   2  |   5  |   10   ||    9    |
| grp_fu_512 |  p0  |   2  |  14  |   28   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   66   ||  1.467  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   517  |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   662  |   581  |
+-----------+--------+--------+--------+--------+
