\hypertarget{group___a_d_c___private___macros}{}\doxysection{ADC Private Macros}
\label{group___a_d_c___private___macros}\index{ADC Private Macros@{ADC Private Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}{ADC\+\_\+\+IS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}}~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}{ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga4621b0e764007f2e4ae7187e82e09aac}{IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}}(\+\_\+\+\_\+\+DELAY\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}}(\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga47bd5902c26471ab0c066d5e53eb898a}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(\+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga54970a6455876984379854bf0cab8ddf}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(\+\_\+\+\_\+\+ALIGN\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(\+\_\+\+\_\+\+TIME\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaf9cdf5b03c3c7a4cb0a1bdc26eb85c37}{IS\+\_\+\+ADC\+\_\+\+EOCSelection}}(\+\_\+\+\_\+\+EOCSelection\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5f5330843ec6a814e7b5fc1a7d1d39ba}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(\+\_\+\+\_\+\+EVENT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad7d000095a27641627407ca00496ff4f}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}}(\+\_\+\+\_\+\+WATCHDOG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae99bc8fcadd5c530885909cb581297c6}{IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE}}(CHANNEL\+\_\+\+TYPE)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga2b27a370b4e26337bb0adbb2885228c2}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}}(\+\_\+\+\_\+\+RANK\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}{IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE}}(\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga6dc496f5613fd61eac2522b60ff08f6f}{IS\+\_\+\+ADC\+\_\+\+THRESHOLD}}(\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)~((\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)0x\+FFF))
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga8c104fb685008a368026ba7008ed6dc8}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)16)))
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga45615cd8538535817c63f199708852d9}{IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}}(\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)8)))
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  \+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}{ADC\+\_\+\+SQR1}}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em Set ADC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{ADC\+\_\+\+SMPR1}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{ADC\+\_\+\+SMPR2}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{ADC\+\_\+\+SQR3\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{ADC\+\_\+\+SQR2\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{ADC\+\_\+\+SQR1\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}{ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+)~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}{ADC\+\_\+\+CR1\+\_\+\+SCANCONV}}(\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+)~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}{ADC\+\_\+\+CR2\+\_\+\+EOCSelection}}(\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+)~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}{ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}}(\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+)~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{ADC\+\_\+\+GET\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}})
\begin{DoxyCompactList}\small\item\em Return resolution bits in CR1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}\label{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}}
\index{ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CLEAR\_ERRORCODE}{ADC\_CLEAR\_ERRORCODE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}})}



Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00734}{734}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}\label{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR1\_DISCONTINUOUS@{ADC\_CR1\_DISCONTINUOUS}}
\index{ADC\_CR1\_DISCONTINUOUS@{ADC\_CR1\_DISCONTINUOUS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CR1\_DISCONTINUOUS}{ADC\_CR1\_DISCONTINUOUS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})}



Configures the number of discontinuous conversions for the regular group channels. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+} & Number of discontinuous conversions. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00900}{900}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}\label{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR1\_SCANCONV@{ADC\_CR1\_SCANCONV}}
\index{ADC\_CR1\_SCANCONV@{ADC\_CR1\_SCANCONV}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CR1\_SCANCONV}{ADC\_CR1\_SCANCONV}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+SCANCONV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8)}



Enable ADC scan mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+} & Scan conversion mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00907}{907}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}\label{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_CONTINUOUS@{ADC\_CR2\_CONTINUOUS}}
\index{ADC\_CR2\_CONTINUOUS@{ADC\_CR2\_CONTINUOUS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CR2\_CONTINUOUS}{ADC\_CR2\_CONTINUOUS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1)}



Enable ADC continuous conversion mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+} & Continuous mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00893}{893}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}\label{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_DMAContReq@{ADC\_CR2\_DMAContReq}}
\index{ADC\_CR2\_DMAContReq@{ADC\_CR2\_DMAContReq}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CR2\_DMAContReq}{ADC\_CR2\_DMAContReq}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9)}



Enable the ADC DMA continuous request. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+} & DMA continuous request mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00921}{921}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}\label{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_EOCSelection@{ADC\_CR2\_EOCSelection}}
\index{ADC\_CR2\_EOCSelection@{ADC\_CR2\_EOCSelection}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_CR2\_EOCSelection}{ADC\_CR2\_EOCSelection}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EOCSelection(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10)}



Enable the ADC end of conversion selection. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+} & End of conversion selection mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00914}{914}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}\label{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}}
\index{ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_GET\_RESOLUTION}{ADC\_GET\_RESOLUTION}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+GET\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}})}



Return resolution bits in CR1 register. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00928}{928}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}\label{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}}
\index{ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_ENABLE}{ADC\_IS\_ENABLE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  ((( ((\_\_HANDLE\_\_)-\/>Instance-\/>SR \& ADC\_SR\_ADONS) == ADC\_SR\_ADONS )            \(\backslash\)}
\DoxyCodeLine{  ) ? \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}} : \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\end{DoxyCode}


Verification of ADC state\+: enabled or disabled. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (ADC enabled) or RESET (ADC disabled) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}\label{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_SOFTWARE\_START\_INJECTED@{ADC\_IS\_SOFTWARE\_START\_INJECTED}}
\index{ADC\_IS\_SOFTWARE\_START\_INJECTED@{ADC\_IS\_SOFTWARE\_START\_INJECTED}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_SOFTWARE\_START\_INJECTED}{ADC\_IS\_SOFTWARE\_START\_INJECTED}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Test if conversion trigger of injected group is software start or external trigger. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (software start) or RESET (external trigger) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00717}{717}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}\label{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_SOFTWARE\_START\_REGULAR@{ADC\_IS\_SOFTWARE\_START\_REGULAR}}
\index{ADC\_IS\_SOFTWARE\_START\_REGULAR@{ADC\_IS\_SOFTWARE\_START\_REGULAR}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_IS\_SOFTWARE\_START\_REGULAR}{ADC\_IS\_SOFTWARE\_START\_REGULAR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Test if conversion trigger of regular group is software start or external trigger. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (software start) or RESET (external trigger) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00708}{708}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}\label{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SMPR1@{ADC\_SMPR1}}
\index{ADC\_SMPR1@{ADC\_SMPR1}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SMPR1}{ADC\_SMPR1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SAMPLETIME\+\_\+,  }\item[{}]{\+\_\+\+CHANNELNB\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10)))}



Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+SAMPLETIME\+\_\+} & Sample time parameter. \\
\hline
{\em \+\_\+\+CHANNELNB\+\_\+} & Channel number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00854}{854}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}\label{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SMPR2@{ADC\_SMPR2}}
\index{ADC\_SMPR2@{ADC\_SMPR2}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SMPR2}{ADC\_SMPR2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SAMPLETIME\+\_\+,  }\item[{}]{\+\_\+\+CHANNELNB\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))}



Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+SAMPLETIME\+\_\+} & Sample time parameter. \\
\hline
{\em \+\_\+\+CHANNELNB\+\_\+} & Channel number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00862}{862}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}\label{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR1@{ADC\_SQR1}}
\index{ADC\_SQR1@{ADC\_SQR1}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SQR1}{ADC\_SQR1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+Nbr\+Of\+Conversion\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ 20)}



Set ADC Regular channel sequence length. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+Nbr\+Of\+Conversion\+\_\+} & Regular channel sequence length. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00846}{846}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}\label{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR1\_RK@{ADC\_SQR1\_RK}}
\index{ADC\_SQR1\_RK@{ADC\_SQR1\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SQR1\_RK}{ADC\_SQR1\_RK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13)))}



Set the selected regular channel rank for rank between 13 and 16. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+CHANNELNB\+\_\+} & Channel number. \\
\hline
{\em \+\_\+\+RANKNB\+\_\+} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00886}{886}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}\label{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR2\_RK@{ADC\_SQR2\_RK}}
\index{ADC\_SQR2\_RK@{ADC\_SQR2\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SQR2\_RK}{ADC\_SQR2\_RK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7)))}



Set the selected regular channel rank for rank between 7 and 12. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+CHANNELNB\+\_\+} & Channel number. \\
\hline
{\em \+\_\+\+RANKNB\+\_\+} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00878}{878}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}\label{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR3\_RK@{ADC\_SQR3\_RK}}
\index{ADC\_SQR3\_RK@{ADC\_SQR3\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_SQR3\_RK}{ADC\_SQR3\_RK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1)))}



Set the selected regular channel rank for rank between 1 and 6. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+CHANNELNB\+\_\+} & Channel number. \\
\hline
{\em \+\_\+\+RANKNB\+\_\+} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00870}{870}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}\label{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}}
\index{ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{ADC\_STATE\_CLR\_SET}{ADC\_STATE\_CLR\_SET}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET~\mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}}



Simultaneously clears and sets specific bits of the handle State. 

\begin{DoxyNote}{Note}
\+: \mbox{\hyperlink{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET()}} macro is merely aliased to generic macro \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG()}}, the first parameter is the ADC handle State, the second parameter is the bit field to clear, the third and last parameter is the bit field to set. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00727}{727}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gad7d000095a27641627407ca00496ff4f}\label{group___a_d_c___private___macros_gad7d000095a27641627407ca00496ff4f}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_ANALOG\_WATCHDOG@{IS\_ADC\_ANALOG\_WATCHDOG}}
\index{IS\_ADC\_ANALOG\_WATCHDOG@{IS\_ADC\_ANALOG\_WATCHDOG}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_ANALOG\_WATCHDOG}{IS\_ADC\_ANALOG\_WATCHDOG}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+WATCHDOG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gad4cf176e721fd2382fbc7937e352db67}{ADC\_ANALOGWATCHDOG\_SINGLE\_REG}})        || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga47d8850a833f799ceb433491a3d6659c}{ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC}})      || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gaa0c246b49622fa85c7df6e11f583dffb}{ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC}})   || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gad9d25140644089dd34084cb4dfa7ebd8}{ADC\_ANALOGWATCHDOG\_ALL\_REG}})           || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gacf2ee0d67e728fd6258270b239823713}{ADC\_ANALOGWATCHDOG\_ALL\_INJEC}})         || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga8ab72f0e7dfee943acb5cccacff7e4a0}{ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC}})      || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_WATCHDOG\_\_) == \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_gad173f9dd01d4585c9b7c8c324de399c0}{ADC\_ANALOGWATCHDOG\_NONE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00801}{801}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}\label{group___a_d_c___private___macros_gaba41910dcb2b449c613a5ef638862e77}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CHANNEL@{IS\_ADC\_CHANNEL}}
\index{IS\_ADC\_CHANNEL@{IS\_ADC\_CHANNEL}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CHANNEL}{IS\_ADC\_CHANNEL}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CHANNEL(\begin{DoxyParamCaption}\item[{}]{CHANNEL }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                 (((CHANNEL) <= \mbox{\hyperlink{group___a_d_c__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}{ADC\_CHANNEL\_18}})          || \(\backslash\)}
\DoxyCodeLine{                                 ((CHANNEL) == \mbox{\hyperlink{group___a_d_c__channels_ga8f0da1e8fa8504c92a368f6eb8e229b3}{ADC\_CHANNEL\_TEMPSENSOR}})  || \(\backslash\)}
\DoxyCodeLine{                                 ((CHANNEL) == \mbox{\hyperlink{group___a_d_c__channels_ga3820313152a565b60d4b60496a62bc2b}{ADC\_INTERNAL\_NONE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00737}{737}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gae99bc8fcadd5c530885909cb581297c6}\label{group___a_d_c___private___macros_gae99bc8fcadd5c530885909cb581297c6}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CHANNELS\_TYPE@{IS\_ADC\_CHANNELS\_TYPE}}
\index{IS\_ADC\_CHANNELS\_TYPE@{IS\_ADC\_CHANNELS\_TYPE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CHANNELS\_TYPE}{IS\_ADC\_CHANNELS\_TYPE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE(\begin{DoxyParamCaption}\item[{}]{CHANNEL\+\_\+\+TYPE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((CHANNEL\_TYPE) == \mbox{\hyperlink{group___a_d_c__channels__type_ga06d28ef2d0b9e110f69a35e4793f066e}{ADC\_ALL\_CHANNELS}}) || \(\backslash\)}
\DoxyCodeLine{                                            ((CHANNEL\_TYPE) == \mbox{\hyperlink{group___a_d_c__channels__type_gad47a927eded315f3dcb21df51ff778fd}{ADC\_REGULAR\_CHANNELS}}) || \(\backslash\)}
\DoxyCodeLine{                                            ((CHANNEL\_TYPE) == \mbox{\hyperlink{group___a_d_c__channels__type_ga6444b1539e8503ef3a2496ccf7eeb9fd}{ADC\_INJECTED\_CHANNELS}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00808}{808}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}\label{group___a_d_c___private___macros_ga7118e43c49043f69e1f5a9c0cb9838ba}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}}
\index{IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_CLOCKPRESCALER}{IS\_ADC\_CLOCKPRESCALER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                  (((\_\_ADC\_CLOCK\_\_) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}) || \(\backslash\)}
\DoxyCodeLine{                                                  ((\_\_ADC\_CLOCK\_\_) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}) || \(\backslash\)}
\DoxyCodeLine{                                                  ((\_\_ADC\_CLOCK\_\_) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}) || \(\backslash\)}
\DoxyCodeLine{                                                  ((\_\_ADC\_CLOCK\_\_) == \mbox{\hyperlink{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00740}{740}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga54970a6455876984379854bf0cab8ddf}\label{group___a_d_c___private___macros_ga54970a6455876984379854bf0cab8ddf}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}}
\index{IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_DATA\_ALIGN}{IS\_ADC\_DATA\_ALIGN}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ALIGN\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_ALIGN\_\_) == \mbox{\hyperlink{group___a_d_c___data___align_gafed5c0d327ad6d2cc0960f7943beb265}{ADC\_DATAALIGN\_RIGHT}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_ALIGN\_\_) == \mbox{\hyperlink{group___a_d_c___data___align_ga8afeead661c1ffbc27a5405a254d60ba}{ADC\_DATAALIGN\_LEFT}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00784}{784}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaf9cdf5b03c3c7a4cb0a1bdc26eb85c37}\label{group___a_d_c___private___macros_gaf9cdf5b03c3c7a4cb0a1bdc26eb85c37}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EOCSelection@{IS\_ADC\_EOCSelection}}
\index{IS\_ADC\_EOCSelection@{IS\_ADC\_EOCSelection}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EOCSelection}{IS\_ADC\_EOCSelection}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EOCSelection(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EOCSelection\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                               (((\_\_EOCSelection\_\_) == \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga4c455483d74c1be899d4b2e8f45f202b}{ADC\_EOC\_SINGLE\_CONV}})   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_EOCSelection\_\_) == \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga6c71ff64c9ecc9ba19ac088009f36cd8}{ADC\_EOC\_SEQ\_CONV}})  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_EOCSelection\_\_) == \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga0cbb4e6ee76ee1bef233212bf947d320}{ADC\_EOC\_SINGLE\_SEQ\_CONV}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga5f5330843ec6a814e7b5fc1a7d1d39ba}\label{group___a_d_c___private___macros_ga5f5330843ec6a814e7b5fc1a7d1d39ba}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EVENT\_TYPE@{IS\_ADC\_EVENT\_TYPE}}
\index{IS\_ADC\_EVENT\_TYPE@{IS\_ADC\_EVENT\_TYPE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EVENT\_TYPE}{IS\_ADC\_EVENT\_TYPE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EVENT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_EVENT\_\_) == \mbox{\hyperlink{group___a_d_c___event__type_ga2d1d545ea1bfecba7a7081be6ef2cb93}{ADC\_AWD\_EVENT}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_EVENT\_\_) == \mbox{\hyperlink{group___a_d_c___event__type_gae1ef5aaecb2d24cac50a59f1bc311221}{ADC\_OVR\_EVENT}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00799}{799}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga47bd5902c26471ab0c066d5e53eb898a}\label{group___a_d_c___private___macros_ga47bd5902c26471ab0c066d5e53eb898a}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}}
\index{IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXT\_TRIG}{IS\_ADC\_EXT\_TRIG}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+REGTRIG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{ADC\_EXTERNALTRIGCONV\_T1\_CC1}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}{ADC\_EXTERNALTRIGCONV\_T1\_CC2}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}{ADC\_EXTERNALTRIGCONV\_T1\_CC3}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}{ADC\_EXTERNALTRIGCONV\_T2\_CC2}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga402da1a3d3089ae86b2a566befd1f99c}{ADC\_EXTERNALTRIGCONV\_T5\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}{ADC\_EXTERNALTRIGCONV\_T4\_CC4}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga6038a99cb89e2f6a7a626b79ea9820ea}{ADC\_EXTERNALTRIGCONV\_T3\_CC4}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaef533c4f1dad8495d6722fa4e091a45e}{ADC\_EXTERNALTRIGCONV\_T8\_TRGO2}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gabd4ea0756910a3cdd6942254473a40b3}{ADC\_EXTERNALTRIGCONV\_T1\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga2ef7850a4b88454f2f974d0229828284}{ADC\_EXTERNALTRIGCONV\_T1\_TRGO2}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}{ADC\_EXTERNALTRIGCONV\_T2\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaec1f9d0b9040535e70ba9e26d07df768}{ADC\_EXTERNALTRIGCONV\_T4\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gae0a4be77c45699e79a820768a3184886}{ADC\_EXTERNALTRIGCONV\_T6\_TRGO}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gaded75d5ddcb64cf735044cdc753571a9}{ADC\_EXTERNALTRIGCONV\_EXT\_IT11}}) || \(\backslash\)}
\DoxyCodeLine{                                                                            ((\_\_REGTRIG\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_ga349ec6a1c2a362fba718cbfd068e50dc}{ADC\_SOFTWARE\_START}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00768}{768}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}\label{group___a_d_c___private___macros_ga101bf364bcfd48f8f023fa43c4d252b7}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}}
\index{IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXT\_TRIG\_EDGE}{IS\_ADC\_EXT\_TRIG\_EDGE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        (((\_\_EDGE\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}})    || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_EDGE\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}})  || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_EDGE\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}) || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_EDGE\_\_) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00764}{764}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}\label{group___a_d_c___private___macros_ga485c12f57d082232da8e219ae6b4f44b}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RANGE@{IS\_ADC\_RANGE}}
\index{IS\_ADC\_RANGE@{IS\_ADC\_RANGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_RANGE}{IS\_ADC\_RANGE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+ADC\+\_\+\+VALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{   ((((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga49c8408a1cdbf97bbf29234c3770fa74}{ADC\_RESOLUTION\_12B}}) \&\& ((\_\_ADC\_VALUE\_\_) <= ((uint32\_t)0x0FFF))) || \(\backslash\)}
\DoxyCodeLine{    (((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga91289e269eb3080d25301909c0f417e5}{ADC\_RESOLUTION\_10B}}) \&\& ((\_\_ADC\_VALUE\_\_) <= ((uint32\_t)0x03FF))) || \(\backslash\)}
\DoxyCodeLine{    (((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga39925af93719877bdcc5664e4b95e69a}{ADC\_RESOLUTION\_8B}})  \&\& ((\_\_ADC\_VALUE\_\_) <= ((uint32\_t)0x00FF))) || \(\backslash\)}
\DoxyCodeLine{    (((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga24c5226e05db78b4065f2f187d497b04}{ADC\_RESOLUTION\_6B}})  \&\& ((\_\_ADC\_VALUE\_\_) <= ((uint32\_t)0x003F))))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00835}{835}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga45615cd8538535817c63f199708852d9}\label{group___a_d_c___private___macros_ga45615cd8538535817c63f199708852d9}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_DISC\_NUMBER@{IS\_ADC\_REGULAR\_DISC\_NUMBER}}
\index{IS\_ADC\_REGULAR\_DISC\_NUMBER@{IS\_ADC\_REGULAR\_DISC\_NUMBER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_DISC\_NUMBER}{IS\_ADC\_REGULAR\_DISC\_NUMBER}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+NUMBER\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)8)))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00834}{834}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga8c104fb685008a368026ba7008ed6dc8}\label{group___a_d_c___private___macros_ga8c104fb685008a368026ba7008ed6dc8}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_LENGTH@{IS\_ADC\_REGULAR\_LENGTH}}
\index{IS\_ADC\_REGULAR\_LENGTH@{IS\_ADC\_REGULAR\_LENGTH}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_LENGTH}{IS\_ADC\_REGULAR\_LENGTH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= ((uint32\+\_\+t)1)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)16)))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00833}{833}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga2b27a370b4e26337bb0adbb2885228c2}\label{group___a_d_c___private___macros_ga2b27a370b4e26337bb0adbb2885228c2}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}}
\index{IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_REGULAR\_RANK}{IS\_ADC\_REGULAR\_RANK}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RANK\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       (((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gadf298d930c7a4f313ece62320dbd600c}{ADC\_REGULAR\_RANK\_1}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga21f2593d1950de1b7f98770a21009826}{ADC\_REGULAR\_RANK\_2}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gadaab09acdc0504f6ed8a84d7de6170dc}{ADC\_REGULAR\_RANK\_3}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gae23fcbfa4f2a1c919038739cbcb57410}{ADC\_REGULAR\_RANK\_4}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga288d36b6b6e483116ca423ee5709580e}{ADC\_REGULAR\_RANK\_5}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga6636e3943689f2a196256c939b3aa5f5}{ADC\_REGULAR\_RANK\_6}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga63bea206a722dd11460d09b619aa4145}{ADC\_REGULAR\_RANK\_7}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gab39e2e0fb73beec47d249a75a42b5293}{ADC\_REGULAR\_RANK\_8}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga2df1ef58ff97a2a6946b4cc0978e9693}{ADC\_REGULAR\_RANK\_9}} ) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gad969d11913f157d860cc3e8ea81d2bcf}{ADC\_REGULAR\_RANK\_10}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gada79d07e1e30ef538ae3eb4d611d35a6}{ADC\_REGULAR\_RANK\_11}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga038fc7ee28205a62242e105ac4004931}{ADC\_REGULAR\_RANK\_12}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gaf705597a827461af553a94766ca6e84b}{ADC\_REGULAR\_RANK\_13}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_gab062685d9e3235869566d82891f5842b}{ADC\_REGULAR\_RANK\_14}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga36d371d1ced7f233fdf59ffc67234b4d}{ADC\_REGULAR\_RANK\_15}}) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_RANK\_\_) == \mbox{\hyperlink{group___a_d_c__regular__rank_ga85f2ea453f67b9a5aad74aa94b696adb}{ADC\_REGULAR\_RANK\_16}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00812}{812}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}\label{group___a_d_c___private___macros_gaf59f31238af51285241d76a0ff60b61e}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}}
\index{IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_RESOLUTION}{IS\_ADC\_RESOLUTION}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RESOLUTION\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                           (((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga49c8408a1cdbf97bbf29234c3770fa74}{ADC\_RESOLUTION\_12B}}) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga91289e269eb3080d25301909c0f417e5}{ADC\_RESOLUTION\_10B}}) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga39925af93719877bdcc5664e4b95e69a}{ADC\_RESOLUTION\_8B}})  || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_RESOLUTION\_\_) == \mbox{\hyperlink{group___a_d_c___resolution_ga24c5226e05db78b4065f2f187d497b04}{ADC\_RESOLUTION\_6B}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00760}{760}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}\label{group___a_d_c___private___macros_gac8f170c8a85df2517d8441f4d41c0341}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}}
\index{IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_SAMPLE\_TIME}{IS\_ADC\_SAMPLE\_TIME}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIME\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_gadd2dd58764750d84b32e7c814190953e}{ADC\_SAMPLETIME\_3CYCLES}})   || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_gabaea44ba33b9b0ff9b25c9a5f7b76a5b}{ADC\_SAMPLETIME\_15CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_ga02196395d86a06b6373292f91cf8a62c}{ADC\_SAMPLETIME\_28CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_ga7a65819ad4542d680ddac1d5eebfe415}{ADC\_SAMPLETIME\_56CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_ga622a2822eeea3effd4360f1f975dc2f3}{ADC\_SAMPLETIME\_84CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_ga37d00fbf996e8995c5dd46fc992f027c}{ADC\_SAMPLETIME\_112CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_ga383fd99e5566555e7f0c249e036c5ccb}{ADC\_SAMPLETIME\_144CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((\_\_TIME\_\_) == \mbox{\hyperlink{group___a_d_c__sampling__times_gaa39649d790cb2ca115171db71604652d}{ADC\_SAMPLETIME\_480CYCLES}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00788}{788}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga4621b0e764007f2e4ae7187e82e09aac}\label{group___a_d_c___private___macros_ga4621b0e764007f2e4ae7187e82e09aac}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLING\_DELAY@{IS\_ADC\_SAMPLING\_DELAY}}
\index{IS\_ADC\_SAMPLING\_DELAY@{IS\_ADC\_SAMPLING\_DELAY}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_SAMPLING\_DELAY}{IS\_ADC\_SAMPLING\_DELAY}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DELAY\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaf809f893a5fb22f6003d7248e484a991}{ADC\_TWOSAMPLINGDELAY\_5CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga3d731370a25ed30d8c1dae716d14b8bf}{ADC\_TWOSAMPLINGDELAY\_6CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga630f7e758937ff7d1705ef4894227f08}{ADC\_TWOSAMPLINGDELAY\_7CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga4a36c5233614aa76e4d911677c26067b}{ADC\_TWOSAMPLINGDELAY\_8CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga504d458d630d8517836cc71e759af58f}{ADC\_TWOSAMPLINGDELAY\_9CYCLES}})  || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gad92dea71b0ad43af8ac0cee79ca9c6ec}{ADC\_TWOSAMPLINGDELAY\_10CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaac0a9a4fb75f8f22f4c9f6c637f78d37}{ADC\_TWOSAMPLINGDELAY\_11CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga2d6ed6a9d98c79f4160fe7005fbb9eba}{ADC\_TWOSAMPLINGDELAY\_12CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gae9dc984b6264e89f3291e9422d7030a6}{ADC\_TWOSAMPLINGDELAY\_13CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaf1c28381b7c3640ade9b16a4418996c4}{ADC\_TWOSAMPLINGDELAY\_14CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga168494ac34dad42ee342aebcdfd1808c}{ADC\_TWOSAMPLINGDELAY\_15CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaf994387c40bf4b9ee52be8c785bd221f}{ADC\_TWOSAMPLINGDELAY\_16CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_gaba99083f97b9869ad8397a04601ad1cb}{ADC\_TWOSAMPLINGDELAY\_17CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga3d4626768769515ca85ead5834564dd4}{ADC\_TWOSAMPLINGDELAY\_18CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga261b9cf07c6e2c6afd7327a629854408}{ADC\_TWOSAMPLINGDELAY\_19CYCLES}}) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_DELAY\_\_) == \mbox{\hyperlink{group___a_d_c__delay__between__2__sampling__phases_ga1a15072ba873631146f76de174ec66ab}{ADC\_TWOSAMPLINGDELAY\_20CYCLES}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00744}{744}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}\label{group___a_d_c___private___macros_gab91c46d2f017e319598f47c1f0cf52aa}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}}
\index{IS\_ADC\_SCAN\_MODE@{IS\_ADC\_SCAN\_MODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_SCAN\_MODE}{IS\_ADC\_SCAN\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SCAN\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SCAN\+\_\+\+MODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                         (((\_\_SCAN\_MODE\_\_) == \mbox{\hyperlink{group___a_d_c___scan__mode_ga6e269121b26e999155863ce52c522883}{ADC\_SCAN\_DISABLE}}) || \(\backslash\)}
\DoxyCodeLine{                                         ((\_\_SCAN\_MODE\_\_) == \mbox{\hyperlink{group___a_d_c___scan__mode_ga1e109b8619961829ff2bc368c1725382}{ADC\_SCAN\_ENABLE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00829}{829}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___private___macros_ga6dc496f5613fd61eac2522b60ff08f6f}\label{group___a_d_c___private___macros_ga6dc496f5613fd61eac2522b60ff08f6f}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_THRESHOLD@{IS\_ADC\_THRESHOLD}}
\index{IS\_ADC\_THRESHOLD@{IS\_ADC\_THRESHOLD}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_THRESHOLD}{IS\_ADC\_THRESHOLD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+THRESHOLD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+) $<$= ((uint32\+\_\+t)0x\+FFF))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00832}{832}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

