#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 23 21:47:21 2026
# Process ID: 3452221
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3399.966 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :98942 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.086 ; gain = 37.836 ; free physical = 71993 ; free virtual = 94151
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3471506
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.645 ; gain = 425.598 ; free physical = 71393 ; free virtual = 93559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1489]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1530]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1605]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:110]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_230' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1702]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1711]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_1' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_1.vhd:7' bound to instance 'mul_16s_5ns_21_2_1_U75' of component 'myproject_mul_16s_5ns_21_2_1' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:157]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_1' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_1' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:33]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:135]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_302' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1853]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:39]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_314' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:1879]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:146]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_382' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:2012]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:99]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_450' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:2098]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:55]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:42]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_490' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:2169]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:37]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_501' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:2193]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_039/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port data_2_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_3_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2360.613 ; gain = 680.566 ; free physical = 70445 ; free virtual = 92672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2360.613 ; gain = 680.566 ; free physical = 70255 ; free virtual = 92496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2368.617 ; gain = 688.570 ; free physical = 70255 ; free virtual = 92496
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2512.977 ; gain = 832.930 ; free physical = 69811 ; free virtual = 92087
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 3     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 217   
	   2 Input   19 Bit       Adders := 21    
	   3 Input   16 Bit       Adders := 697   
	   2 Input   16 Bit       Adders := 435   
	   2 Input   15 Bit       Adders := 310   
	   2 Input   14 Bit       Adders := 182   
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 14    
	   4 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 18    
	   2 Input   11 Bit       Adders := 20    
	   4 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 89    
+---XORs : 
	   2 Input      1 Bit         XORs := 177   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1908  
	               15 Bit    Registers := 350   
	               14 Bit    Registers := 137   
	               13 Bit    Registers := 13    
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 23    
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 210   
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 319   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 82    
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 348   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 99    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[14]' (FDE) to 'sext_ln17_106_reg_17691_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[13]' (FDE) to 'sext_ln42_85_reg_17684_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[0]' (FDE) to 'sext_ln42_85_reg_17684_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[1]' (FDE) to 'sext_ln42_85_reg_17684_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[2]' (FDE) to 'sext_ln42_85_reg_17684_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[3]' (FDE) to 'sext_ln42_85_reg_17684_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[4]' (FDE) to 'sext_ln42_85_reg_17684_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[5]' (FDE) to 'sext_ln42_85_reg_17684_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[6]' (FDE) to 'sext_ln42_85_reg_17684_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[7]' (FDE) to 'sext_ln42_85_reg_17684_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[8]' (FDE) to 'sext_ln42_85_reg_17684_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[9]' (FDE) to 'sext_ln42_85_reg_17684_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[10]' (FDE) to 'sext_ln42_85_reg_17684_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[11]' (FDE) to 'sext_ln42_85_reg_17684_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_106_reg_17691_reg[12]' (FDE) to 'sext_ln42_85_reg_17684_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_107_reg_17939_reg[15]' (FDE) to 'sext_ln42_107_reg_17939_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_107_reg_17939_reg[14]' (FDE) to 'sext_ln42_107_reg_17939_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_62_reg_17401_reg[15]' (FDE) to 'sext_ln42_62_reg_17401_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_62_reg_17401_pp0_iter1_reg_reg[15]' (FDE) to 'sext_ln42_62_reg_17401_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_62_reg_17401_reg[13]' (FDE) to 'sext_ln42_62_reg_17401_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_62_reg_17401_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_62_reg_17401_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_132_reg_18180_reg[15]' (FDE) to 'sext_ln42_132_reg_18180_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_132_reg_18180_reg[13]' (FDE) to 'sext_ln42_132_reg_18180_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_101_reg_17860_reg[15]' (FDE) to 'sext_ln42_101_reg_17860_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_101_reg_17860_reg[14]' (FDE) to 'sext_ln42_101_reg_17860_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_71_reg_17696_reg[14]' (FDE) to 'sext_ln42_71_reg_17696_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_85_reg_17684_reg[13]' (FDE) to 'sext_ln42_85_reg_17684_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_85_reg_17684_reg[14]' (FDE) to 'sext_ln42_85_reg_17684_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_106_reg_17915_reg[14]' (FDE) to 'sext_ln42_106_reg_17915_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_106_reg_17915_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_106_reg_17915_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_103_reg_17873_reg[15]' (FDE) to 'sext_ln42_103_reg_17873_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_75_reg_17585_reg[15]' (FDE) to 'sext_ln42_75_reg_17585_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_96_reg_17786_reg[15]' (FDE) to 'sext_ln42_96_reg_17786_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_96_reg_17786_reg[13]' (FDE) to 'sext_ln42_96_reg_17786_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_91_reg_17738_reg[15]' (FDE) to 'sext_ln42_91_reg_17738_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_91_reg_17738_pp0_iter1_reg_reg[15]' (FDE) to 'sext_ln42_91_reg_17738_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_79_reg_17608_reg[14]' (FDE) to 'sext_ln42_79_reg_17608_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_74_reg_17752_reg[15]' (FDE) to 'sext_ln42_74_reg_17752_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_148_reg_18481_reg[15]' (FDE) to 'sext_ln42_148_reg_18481_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_134_reg_18228_reg[13]' (FDE) to 'sext_ln42_134_reg_18228_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_134_reg_18228_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_134_reg_18228_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_134_reg_18228_reg[14]' (FDE) to 'sext_ln42_134_reg_18228_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_134_reg_18228_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_134_reg_18228_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_128_reg_18145_reg[13]' (FDE) to 'sext_ln42_128_reg_18145_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_128_reg_18145_reg[14]' (FDE) to 'sext_ln42_128_reg_18145_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_90_reg_17727_reg[13]' (FDE) to 'sext_ln42_90_reg_17727_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_90_reg_17727_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_90_reg_17727_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_90_reg_17727_reg[14]' (FDE) to 'sext_ln42_90_reg_17727_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[13]' (FDE) to 'mult_33_reg_17000_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[0]' (FDE) to 'mult_33_reg_17000_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[1]' (FDE) to 'mult_33_reg_17000_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[2]' (FDE) to 'mult_33_reg_17000_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[3]' (FDE) to 'mult_33_reg_17000_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[4]' (FDE) to 'mult_33_reg_17000_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[5]' (FDE) to 'mult_33_reg_17000_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[6]' (FDE) to 'mult_33_reg_17000_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[7]' (FDE) to 'mult_33_reg_17000_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[8]' (FDE) to 'mult_33_reg_17000_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[9]' (FDE) to 'mult_33_reg_17000_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[10]' (FDE) to 'mult_33_reg_17000_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[11]' (FDE) to 'mult_33_reg_17000_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_24_reg_16950_reg[12]' (FDE) to 'mult_33_reg_17000_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_105_reg_18063_reg[15]' (FDE) to 'sext_ln42_105_reg_18063_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_133_reg_18515_reg[15]' (FDE) to 'sext_ln42_133_reg_18515_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[15]' (FDE) to 'mult_305_reg_18349_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[14]' (FDE) to 'mult_305_reg_18349_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[1]' (FDE) to 'mult_305_reg_18349_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[2]' (FDE) to 'mult_305_reg_18349_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[3]' (FDE) to 'mult_305_reg_18349_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[4]' (FDE) to 'mult_305_reg_18349_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[5]' (FDE) to 'mult_305_reg_18349_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[6]' (FDE) to 'mult_305_reg_18349_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[7]' (FDE) to 'mult_305_reg_18349_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[8]' (FDE) to 'mult_305_reg_18349_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[9]' (FDE) to 'mult_305_reg_18349_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[10]' (FDE) to 'mult_305_reg_18349_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[11]' (FDE) to 'mult_305_reg_18349_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[12]' (FDE) to 'mult_305_reg_18349_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_123_reg_18370_reg[13]' (FDE) to 'mult_305_reg_18349_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_131_reg_18487_reg[15]' (FDE) to 'sext_ln42_131_reg_18487_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_143_reg_18381_reg[15]' (FDE) to 'sext_ln42_143_reg_18381_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_143_reg_18381_reg[14]' (FDE) to 'sext_ln42_143_reg_18381_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_147_reg_18466_reg[13]' (FDE) to 'sext_ln42_147_reg_18466_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_147_reg_18466_reg[14]' (FDE) to 'sext_ln42_147_reg_18466_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[0]' (FDE) to 'sext_ln42_30_reg_17148_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[1]' (FDE) to 'sext_ln42_30_reg_17148_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[2]' (FDE) to 'sext_ln42_30_reg_17148_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[3]' (FDE) to 'sext_ln42_30_reg_17148_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[4]' (FDE) to 'sext_ln42_30_reg_17148_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[5]' (FDE) to 'sext_ln42_30_reg_17148_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[6]' (FDE) to 'sext_ln42_30_reg_17148_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[7]' (FDE) to 'sext_ln42_30_reg_17148_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[8]' (FDE) to 'sext_ln42_30_reg_17148_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[9]' (FDE) to 'sext_ln42_30_reg_17148_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[10]' (FDE) to 'sext_ln42_30_reg_17148_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[11]' (FDE) to 'sext_ln42_30_reg_17148_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[12]' (FDE) to 'sext_ln42_30_reg_17148_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_65_reg_17197_reg[13]' (FDE) to 'sext_ln42_30_reg_17148_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_30_reg_17148_reg[15]' (FDE) to 'sext_ln42_30_reg_17148_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_34_reg_17138_reg[15]' (FDE) to 'sext_ln42_34_reg_17138_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_1_U75/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_1_U75/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_1_U75/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_1_U75/tmp_product is absorbed into DSP mul_16s_5ns_21_2_1_U75/buff0_reg.
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O12[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O13[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O14[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O15[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O17[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O18[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port data_2_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_3_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_450/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470/\add_ln58_46_reg_3161_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470/\trunc_ln42_28_reg_3196_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_490/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_501/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_302/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470/\add_ln58_86_reg_3371_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470/\add_ln58_86_reg_3371_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2585.387 ; gain = 905.340 ; free physical = 62575 ; free virtual = 84972
---------------------------------------------------------------------------------
 Sort Area is myproject__GC0 mul_16s_5ns_21_2_1_U75/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_1 | (A*(B:0xb))' | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2598.340 ; gain = 918.293 ; free physical = 62503 ; free virtual = 84945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2610.266 ; gain = 930.219 ; free physical = 63383 ; free virtual = 85833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 65138 ; free virtual = 87490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 65163 ; free virtual = 87515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 66627 ; free virtual = 88871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 66506 ; free virtual = 88750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 66220 ; free virtual = 88466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 66170 ; free virtual = 88416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236/data_0_val_read_reg_527_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_1 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  9351|
|3     |DSP48E1 |     1|
|4     |LUT1    |  3973|
|5     |LUT2    | 17150|
|6     |LUT3    | 13019|
|7     |LUT4    | 11792|
|8     |LUT5    |   631|
|9     |LUT6    |   830|
|10    |SRL16E  |    16|
|11    |FDRE    | 39776|
|12    |IBUF    |   600|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                                     |Cells |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                           |                                                                           | 97152|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_236 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |   551|
|3     |    mul_16s_5ns_21_2_1_U75                                                    |myproject_mul_16s_5ns_21_2_1                                               |    28|
|4     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_382 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 27955|
|5     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_191  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 57670|
|6     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_470 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  3142|
|7     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_501 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |   217|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_242     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |  2690|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_302     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |   357|
|10    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_450     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   768|
|11    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_490     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |   318|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:22 . Memory (MB): peak = 2705.211 ; gain = 1025.164 ; free physical = 66136 ; free virtual = 88383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 2709.121 ; gain = 1029.074 ; free physical = 71775 ; free virtual = 94021
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 2709.121 ; gain = 1029.074 ; free physical = 71787 ; free virtual = 94021
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2709.121 ; gain = 0.000 ; free physical = 71058 ; free virtual = 93299
INFO: [Netlist 29-17] Analyzing 9352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.797 ; gain = 0.000 ; free physical = 69680 ; free virtual = 91979
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 57cf9c90
INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 2820.797 ; gain = 1146.711 ; free physical = 69610 ; free virtual = 91910
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7530.358; main = 1726.877; forked = 5969.414
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16185.926; main = 2820.801; forked = 13480.711
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 21:49:11 2026...
