{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572385257199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385257201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:40:56 2019 " "Processing started: Tue Oct 29 18:40:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385257201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385257201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad4 -c Actividad4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad4 -c Actividad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385257201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572385258186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572385258186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shiftadd.v 1 1 " "Found 1 design units, including 1 entities, in source file Shiftadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftadd " "Found entity 1: shiftadd" {  } { { "Shiftadd.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Shiftadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registro.v 1 1 " "Found 1 design units, including 1 entities, in source file Registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "Registro.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Registro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.v 1 1 " "Found 1 design units, including 1 entities, in source file C.v" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D.v 1 1 " "Found 1 design units, including 1 entities, in source file D.v" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "Bin2BCD.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD2HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2hex " "Found entity 1: bcd2hex" {  } { { "BCD2HEX.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/BCD2HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/sopc4.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/sopc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4 " "Found entity 1: sopc4" {  } { { "sopc4/synthesis/sopc4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_irq_mapper " "Found entity 1: sopc4_irq_mapper" {  } { { "sopc4/synthesis/submodules/sopc4_irq_mapper.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0 " "Found entity 1: sopc4_mm_interconnect_0" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc4_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc4_mm_interconnect_0_rsp_mux_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279599 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_mux " "Found entity 1: sopc4_mm_interconnect_0_rsp_mux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc4_mm_interconnect_0_rsp_demux_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_rsp_demux " "Found entity 1: sopc4_mm_interconnect_0_rsp_demux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc4_mm_interconnect_0_cmd_mux_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_mux " "Found entity 1: sopc4_mm_interconnect_0_cmd_mux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc4_mm_interconnect_0_cmd_demux_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_cmd_demux " "Found entity 1: sopc4_mm_interconnect_0_cmd_demux" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279615 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_004_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279621 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_004 " "Found entity 2: sopc4_mm_interconnect_0_router_004" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_002_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279623 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_002 " "Found entity 2: sopc4_mm_interconnect_0_router_002" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_001_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279625 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router_001 " "Found entity 2: sopc4_mm_interconnect_0_router_001" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572385279627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_mm_interconnect_0_router_default_decode " "Found entity 1: sopc4_mm_interconnect_0_router_default_decode" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279628 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_mm_interconnect_0_router " "Found entity 2: sopc4_mm_interconnect_0_router" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_timer " "Found entity 1: sopc4_timer" {  } { { "sopc4/synthesis/submodules/sopc4_timer.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_sysid " "Found entity 1: sopc4_sysid" {  } { { "sopc4/synthesis/submodules/sopc4_sysid.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_out0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_out0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_out0 " "Found entity 1: sopc4_out0" {  } { { "sopc4/synthesis/submodules/sopc4_out0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_out0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_memory " "Found entity 1: sopc4_memory" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc4/synthesis/submodules/sopc4_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_jtag_sim_scfifo_w " "Found entity 1: sopc4_jtag_sim_scfifo_w" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279646 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_jtag_scfifo_w " "Found entity 2: sopc4_jtag_scfifo_w" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279646 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc4_jtag_sim_scfifo_r " "Found entity 3: sopc4_jtag_sim_scfifo_r" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279646 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc4_jtag_scfifo_r " "Found entity 4: sopc4_jtag_scfifo_r" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279646 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc4_jtag " "Found entity 5: sopc4_jtag" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_in0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_in0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_in0 " "Found entity 1: sopc4_in0" {  } { { "sopc4/synthesis/submodules/sopc4_in0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_in0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu " "Found entity 1: sopc4_cpu" {  } { { "sopc4/synthesis/submodules/sopc4_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385279648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385279648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_ic_data_module " "Found entity 1: sopc4_cpu_cpu_ic_data_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc4_cpu_cpu_ic_tag_module " "Found entity 2: sopc4_cpu_cpu_ic_tag_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc4_cpu_cpu_bht_module " "Found entity 3: sopc4_cpu_cpu_bht_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc4_cpu_cpu_register_bank_a_module " "Found entity 4: sopc4_cpu_cpu_register_bank_a_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc4_cpu_cpu_register_bank_b_module " "Found entity 5: sopc4_cpu_cpu_register_bank_b_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc4_cpu_cpu_dc_tag_module " "Found entity 6: sopc4_cpu_cpu_dc_tag_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc4_cpu_cpu_dc_data_module " "Found entity 7: sopc4_cpu_cpu_dc_data_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc4_cpu_cpu_dc_victim_module " "Found entity 8: sopc4_cpu_cpu_dc_victim_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc4_cpu_cpu_nios2_oci_debug " "Found entity 9: sopc4_cpu_cpu_nios2_oci_debug" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc4_cpu_cpu_nios2_oci_break " "Found entity 10: sopc4_cpu_cpu_nios2_oci_break" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc4_cpu_cpu_nios2_oci_xbrk " "Found entity 11: sopc4_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc4_cpu_cpu_nios2_oci_dbrk " "Found entity 12: sopc4_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc4_cpu_cpu_nios2_oci_itrace " "Found entity 13: sopc4_cpu_cpu_nios2_oci_itrace" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc4_cpu_cpu_nios2_oci_td_mode " "Found entity 14: sopc4_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc4_cpu_cpu_nios2_oci_dtrace " "Found entity 15: sopc4_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc4_cpu_cpu_nios2_oci_fifo " "Found entity 19: sopc4_cpu_cpu_nios2_oci_fifo" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc4_cpu_cpu_nios2_oci_pib " "Found entity 20: sopc4_cpu_cpu_nios2_oci_pib" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc4_cpu_cpu_nios2_oci_im " "Found entity 21: sopc4_cpu_cpu_nios2_oci_im" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc4_cpu_cpu_nios2_performance_monitors " "Found entity 22: sopc4_cpu_cpu_nios2_performance_monitors" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc4_cpu_cpu_nios2_avalon_reg " "Found entity 23: sopc4_cpu_cpu_nios2_avalon_reg" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc4_cpu_cpu_ociram_sp_ram_module " "Found entity 24: sopc4_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc4_cpu_cpu_nios2_ocimem " "Found entity 25: sopc4_cpu_cpu_nios2_ocimem" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc4_cpu_cpu_nios2_oci " "Found entity 26: sopc4_cpu_cpu_nios2_oci" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc4_cpu_cpu " "Found entity 27: sopc4_cpu_cpu" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc4_cpu_cpu_debug_slave_wrapper" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc4_cpu_cpu_debug_slave_sysclk" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_debug_slave_tck " "Found entity 1: sopc4_cpu_cpu_debug_slave_tck" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_mult_cell " "Found entity 1: sopc4_cpu_cpu_mult_cell" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc4_cpu_cpu_test_bench " "Found entity 1: sopc4_cpu_cpu_test_bench" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385280871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385280871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 C.v(101) " "Verilog HDL Implicit Net warning at C.v(101): created implicit net for \"s1\"" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1572385280871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 C.v(102) " "Verilog HDL Implicit Net warning at C.v(102): created implicit net for \"s2\"" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1572385280871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 C.v(103) " "Verilog HDL Implicit Net warning at C.v(103): created implicit net for \"s3\"" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1572385280871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 C.v(104) " "Verilog HDL Implicit Net warning at C.v(104): created implicit net for \"s4\"" {  } { { "C.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/C.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1572385280871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad4.v 1 1 " "Using design file Actividad4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad4 " "Found entity 1: Actividad4" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385281077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572385281077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn1 Actividad4.v(61) " "Verilog HDL Implicit Net warning at Actividad4.v(61): created implicit net for \"cn1\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn2 Actividad4.v(62) " "Verilog HDL Implicit Net warning at Actividad4.v(62): created implicit net for \"cn2\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn3 Actividad4.v(63) " "Verilog HDL Implicit Net warning at Actividad4.v(63): created implicit net for \"cn3\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn4 Actividad4.v(64) " "Verilog HDL Implicit Net warning at Actividad4.v(64): created implicit net for \"cn4\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn5 Actividad4.v(65) " "Verilog HDL Implicit Net warning at Actividad4.v(65): created implicit net for \"cn5\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn6 Actividad4.v(66) " "Verilog HDL Implicit Net warning at Actividad4.v(66): created implicit net for \"cn6\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn7 Actividad4.v(67) " "Verilog HDL Implicit Net warning at Actividad4.v(67): created implicit net for \"cn7\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn8 Actividad4.v(68) " "Verilog HDL Implicit Net warning at Actividad4.v(68): created implicit net for \"cn8\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs1 Actividad4.v(70) " "Verilog HDL Implicit Net warning at Actividad4.v(70): created implicit net for \"cs1\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs2 Actividad4.v(71) " "Verilog HDL Implicit Net warning at Actividad4.v(71): created implicit net for \"cs2\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs3 Actividad4.v(72) " "Verilog HDL Implicit Net warning at Actividad4.v(72): created implicit net for \"cs3\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs4 Actividad4.v(73) " "Verilog HDL Implicit Net warning at Actividad4.v(73): created implicit net for \"cs4\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs5 Actividad4.v(74) " "Verilog HDL Implicit Net warning at Actividad4.v(74): created implicit net for \"cs5\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs6 Actividad4.v(75) " "Verilog HDL Implicit Net warning at Actividad4.v(75): created implicit net for \"cs6\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs7 Actividad4.v(76) " "Verilog HDL Implicit Net warning at Actividad4.v(76): created implicit net for \"cs7\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs8 Actividad4.v(77) " "Verilog HDL Implicit Net warning at Actividad4.v(77): created implicit net for \"cs8\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad4 " "Elaborating entity \"Actividad4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572385281084 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Actividad4.v(18) " "Output port \"HEX3\" at Actividad4.v(18) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572385281087 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Actividad4.v(19) " "Output port \"HEX4\" at Actividad4.v(19) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572385281087 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Actividad4.v(20) " "Output port \"HEX5\" at Actividad4.v(20) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572385281087 "|Actividad4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Actividad4.v(26) " "Output port \"LEDR\[9..8\]\" at Actividad4.v(26) has no driver" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572385281087 "|Actividad4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:r1 " "Elaborating entity \"registro\" for hierarchy \"registro:r1\"" {  } { { "Actividad4.v" "r1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4 sopc4:sopc " "Elaborating entity \"sopc4\" for hierarchy \"sopc4:sopc\"" {  } { { "Actividad4.v" "sopc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu sopc4:sopc\|sopc4_cpu:cpu " "Elaborating entity \"sopc4_cpu\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\"" {  } { { "sopc4/synthesis/sopc4.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu " "Elaborating entity \"sopc4_cpu_cpu\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385281324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_test_bench sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_test_bench:the_sopc4_cpu_cpu_test_bench " "Elaborating entity \"sopc4_cpu_cpu_test_bench\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_test_bench:the_sopc4_cpu_cpu_test_bench\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_test_bench" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385282462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ic_data_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data " "Elaborating entity \"sopc4_cpu_cpu_ic_data_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ic_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385282627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385282720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385282860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385282860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_data_module:sopc4_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385282866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ic_tag_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag " "Elaborating entity \"sopc4_cpu_cpu_ic_tag_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ic_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385283329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385283329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_ic_tag_module:sopc4_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_bht_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht " "Elaborating entity \"sopc4_cpu_cpu_bht_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_bht" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385283704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385283704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_bht_module:sopc4_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_register_bank_a_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a " "Elaborating entity \"sopc4_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_register_bank_a" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385283991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385283991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_a_module:sopc4_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385283992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_register_bank_b_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_b_module:sopc4_cpu_cpu_register_bank_b " "Elaborating entity \"sopc4_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_register_bank_b_module:sopc4_cpu_cpu_register_bank_b\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_register_bank_b" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_mult_cell sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell " "Elaborating entity \"sopc4_cpu_cpu_mult_cell\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_mult_cell" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385284275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385284275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_mult_cell:the_sopc4_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385284844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_tag_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag " "Elaborating entity \"sopc4_cpu_cpu_dc_tag_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385285604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385285604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_tag_module:sopc4_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_data_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data " "Elaborating entity \"sopc4_cpu_cpu_dc_data_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385285836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385285836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_data_module:sopc4_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_dc_victim_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim " "Elaborating entity \"sopc4_cpu_cpu_dc_victim_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_dc_victim" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385285990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385286095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385286095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_dc_victim_module:sopc4_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_debug sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_debug" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_break sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_break:the_sopc4_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_break:the_sopc4_cpu_cpu_nios2_oci_break\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_break" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_xbrk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_xbrk:the_sopc4_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_xbrk:the_sopc4_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_xbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_dbrk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dbrk:the_sopc4_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dbrk:the_sopc4_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_dbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_itrace sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385286893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_dtrace sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_dtrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_td_mode sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\|sopc4_cpu_cpu_nios2_oci_td_mode:sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_dtrace:the_sopc4_cpu_cpu_nios2_oci_dtrace\|sopc4_cpu_cpu_nios2_oci_td_mode:sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_fifo:the_sopc4_cpu_cpu_nios2_oci_fifo\|sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_pib sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_pib:the_sopc4_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_pib:the_sopc4_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_pib" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_oci_im sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_im:the_sopc4_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc4_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_im:the_sopc4_cpu_cpu_nios2_oci_im\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_im" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_avalon_reg sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_avalon_reg:the_sopc4_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc4_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_avalon_reg:the_sopc4_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_avalon_reg" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385287984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_nios2_ocimem sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc4_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_ocimem" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_ociram_sp_ram_module sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc4_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "sopc4_cpu_cpu_ociram_sp_ram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385288368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385288368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_ocimem:the_sopc4_cpu_cpu_nios2_ocimem\|sopc4_cpu_cpu_ociram_sp_ram_module:sopc4_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_wrapper sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_debug_slave_wrapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_tck sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_tck:the_sopc4_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_tck:the_sopc4_cpu_cpu_debug_slave_tck\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "the_sopc4_cpu_cpu_debug_slave_tck" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_cpu_cpu_debug_slave_sysclk sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_sysclk:the_sopc4_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc4_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sopc4_cpu_cpu_debug_slave_sysclk:the_sopc4_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "the_sopc4_cpu_cpu_debug_slave_sysclk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\"" {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" "sopc4_cpu_cpu_debug_slave_phy" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385288550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385289433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_debug_slave_wrapper:the_sopc4_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc4_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385289783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_in0 sopc4:sopc\|sopc4_in0:in0 " "Elaborating entity \"sopc4_in0\" for hierarchy \"sopc4:sopc\|sopc4_in0:in0\"" {  } { { "sopc4/synthesis/sopc4.v" "in0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385289897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag sopc4:sopc\|sopc4_jtag:jtag " "Elaborating entity \"sopc4_jtag\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\"" {  } { { "sopc4/synthesis/sopc4.v" "jtag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385289917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag_scfifo_w sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w " "Elaborating entity \"sopc4_jtag_scfifo_w\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "the_sopc4_jtag_scfifo_w" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385289930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "wfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290141 ""}  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572385290141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385290502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385290502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_w:the_sopc4_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_jtag_scfifo_r sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_r:the_sopc4_jtag_scfifo_r " "Elaborating entity \"sopc4_jtag_scfifo_r\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|sopc4_jtag_scfifo_r:the_sopc4_jtag_scfifo_r\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "the_sopc4_jtag_scfifo_r" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "sopc4_jtag_alt_jtag_atlantic" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\"" {  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385290994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic " "Instantiated megafunction \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385290994 ""}  } { { "sopc4/synthesis/submodules/sopc4_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572385290994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc4:sopc\|sopc4_jtag:jtag\|alt_jtag_atlantic:sopc4_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_memory sopc4:sopc\|sopc4_memory:memory " "Elaborating entity \"sopc4_memory\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\"" {  } { { "sopc4/synthesis/sopc4.v" "memory" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc4_memory.hex " "Parameter \"init_file\" = \"sopc4_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572385291142 ""}  } { { "sopc4/synthesis/submodules/sopc4_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572385291142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69m1 " "Found entity 1: altsyncram_69m1" {  } { { "db/altsyncram_69m1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385291281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385291281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_69m1 sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated " "Elaborating entity \"altsyncram_69m1\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385291282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385293740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385293740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_69m1.tdf" "decode3" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385293741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385293838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385293838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"sopc4:sopc\|sopc4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_69m1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_69m1.tdf" "mux2" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/altsyncram_69m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385293840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_out0 sopc4:sopc\|sopc4_out0:out0 " "Elaborating entity \"sopc4_out0\" for hierarchy \"sopc4:sopc\|sopc4_out0:out0\"" {  } { { "sopc4/synthesis/sopc4.v" "out0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385293957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_sysid sopc4:sopc\|sopc4_sysid:sysid " "Elaborating entity \"sopc4_sysid\" for hierarchy \"sopc4:sopc\|sopc4_sysid:sysid\"" {  } { { "sopc4/synthesis/sopc4.v" "sysid" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385293986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_timer sopc4:sopc\|sopc4_timer:timer " "Elaborating entity \"sopc4_timer\" for hierarchy \"sopc4:sopc\|sopc4_timer:timer\"" {  } { { "sopc4/synthesis/sopc4.v" "timer" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385293993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc4_mm_interconnect_0\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc4/synthesis/sopc4.v" "mm_interconnect_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385294022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "memory_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_aux_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:in_aux_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "in_aux_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385295927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router " "Elaborating entity \"sopc4_mm_interconnect_0_router\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\|sopc4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router:router\|sopc4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc4_mm_interconnect_0_router_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_001_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\|sopc4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_001:router_001\|sopc4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc4_mm_interconnect_0_router_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_002_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\|sopc4_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_002:router_002\|sopc4_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_004 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sopc4_mm_interconnect_0_router_004\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "router_004" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_router_004_default_decode sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\|sopc4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sopc4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_router_004:router_004\|sopc4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_demux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_demux_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_mux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_cmd_mux_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"sopc4_mm_interconnect_0_cmd_mux_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 6892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_demux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_demux_002 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_demux_002\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_mux sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385296688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_rsp_mux_001 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc4_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_avalon_st_adapter sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0.v" 7842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc4:sopc\|sopc4_mm_interconnect_0:mm_interconnect_0\|sopc4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc4_irq_mapper sopc4:sopc\|sopc4_irq_mapper:irq_mapper " "Elaborating entity \"sopc4_irq_mapper\" for hierarchy \"sopc4:sopc\|sopc4_irq_mapper:irq_mapper\"" {  } { { "sopc4/synthesis/sopc4.v" "irq_mapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc4:sopc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\"" {  } { { "sopc4/synthesis/sopc4.v" "rst_controller" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/sopc4.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc4:sopc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:b2b1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:b2b1\"" {  } { { "Actividad4.v" "b2b1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadd bin2bcd:b2b1\|shiftadd:c1 " "Elaborating entity \"shiftadd\" for hierarchy \"bin2bcd:b2b1\|shiftadd:c1\"" {  } { { "Bin2BCD.v" "c1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Bin2BCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2hex bcd2hex:b2h1 " "Elaborating entity \"bcd2hex\" for hierarchy \"bcd2hex:b2h1\"" {  } { { "Actividad4.v" "b2h1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385297291 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_sopc4_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_sopc4_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "sopc4/synthesis/submodules/sopc4_cpu_cpu.v" "the_sopc4_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/sopc4/synthesis/submodules/sopc4_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572385303227 "|Actividad4|sopc4:sopc|sopc4_cpu:cpu|sopc4_cpu_cpu:cpu|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci|sopc4_cpu_cpu_nios2_oci_itrace:the_sopc4_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572385305731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.29.18:41:55 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl " "2019.10.29.18:41:55 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385315985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385322061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385322572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385325451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385325789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385326132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385326560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385326565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385326567 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572385327309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2528e695/alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385327951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385327951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385328227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385328229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385328454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328718 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385328718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572385328955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385328955 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1572385343272 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1572385343272 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1572385343415 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1572385343415 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1572385343415 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1572385343415 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1572385343415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572385343461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572385348779 "|Actividad4|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572385348779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385349704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "308 " "308 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572385354572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385355166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.map.smsg " "Generated suppressed messages file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385356575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572385361389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572385361389 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Actividad4.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572385362329 "|Actividad4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572385362329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4583 " "Implemented 4583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572385362357 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572385362357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4044 " "Implemented 4044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572385362357 ""} { "Info" "ICUT_CUT_TM_RAMS" "461 " "Implemented 461 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572385362357 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572385362357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572385362357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1291 " "Peak virtual memory: 1291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385362461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:42:42 2019 " "Processing ended: Tue Oct 29 18:42:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385362461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385362461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385362461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572385362461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572385364139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385364140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:42:43 2019 " "Processing started: Tue Oct 29 18:42:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385364140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572385364140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Actividad4 -c Actividad4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Actividad4 -c Actividad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572385364140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572385364214 ""}
{ "Info" "0" "" "Project  = Actividad4" {  } {  } 0 0 "Project  = Actividad4" 0 0 "Fitter" 0 0 1572385364215 ""}
{ "Info" "0" "" "Revision = Actividad4" {  } {  } 0 0 "Revision = Actividad4" 0 0 "Fitter" 0 0 1572385364216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572385364579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572385364579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Actividad4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Actividad4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572385364647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572385364734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572385364734 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572385365563 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572385365592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572385366083 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572385366303 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572385385613 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2755 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2755 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572385386254 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572385386254 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[1\]~inputCLKENA0 8 global CLKCTRL_G5 " "KEY\[1\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1572385386254 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572385386254 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572385386254 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[1\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[1\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[1\] PIN_AA15 " "Refclk input I/O pad KEY\[1\] is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1572385386255 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1572385386255 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1572385386255 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385386256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572385386370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572385386394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572385386437 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572385386481 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385388866 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1572385388866 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572385389038 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc4/synthesis/submodules/sopc4_cpu_cpu.sdc " "Reading SDC File: 'sopc4/synthesis/submodules/sopc4_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572385389056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Actividad4.SDC " "Synopsys Design Constraints File file not found: 'Actividad4.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572385389062 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385389106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572385389106 "|Actividad4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro:r1\|Q\[7\] KEY\[1\] " "Register registro:r1\|Q\[7\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385389106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572385389106 "|Actividad4|KEY[1]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572385389274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572385389275 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572385389298 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572385389298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572385389298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572385389298 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572385389298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572385389547 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572385389569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572385390113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572385390136 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572385390136 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1572385390136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572385390136 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385390801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572385403620 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572385405890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385424547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572385443595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572385454115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385454115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572385457563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572385476421 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572385476421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572385494732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572385494732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385494739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.22 " "Total time spent on timing analysis during the Fitter is 8.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572385502389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572385502619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572385506996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572385507004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572385511292 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572385526456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.fit.smsg " "Generated suppressed messages file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad4/Actividad4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572385527932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2542 " "Peak virtual memory: 2542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385530902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:45:30 2019 " "Processing ended: Tue Oct 29 18:45:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385530902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385530902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:26 " "Total CPU time (on all processors): 00:05:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385530902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572385530902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572385532524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385532525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:45:32 2019 " "Processing started: Tue Oct 29 18:45:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385532525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572385532525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Actividad4 -c Actividad4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Actividad4 -c Actividad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572385532526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572385534155 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572385547440 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1572385547445 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1572385547963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385548143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:45:48 2019 " "Processing ended: Tue Oct 29 18:45:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385548143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385548143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385548143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572385548143 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572385548617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572385549774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385549775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:45:49 2019 " "Processing started: Tue Oct 29 18:45:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385549775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572385549775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Actividad4 -c Actividad4 " "Command: quartus_sta Actividad4 -c Actividad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572385549775 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1572385549857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572385551227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572385551227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385551315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385551315 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572385552949 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1572385552949 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572385553150 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc4/synthesis/submodules/sopc4_cpu_cpu.sdc " "Reading SDC File: 'sopc4/synthesis/submodules/sopc4_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1572385553167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Actividad4.SDC " "Synopsys Design Constraints File file not found: 'Actividad4.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572385553175 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385553220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385553220 "|Actividad4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro:r1\|Q\[0\] KEY\[1\] " "Register registro:r1\|Q\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385553220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385553220 "|Actividad4|KEY[1]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572385553333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385553476 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572385553522 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572385553545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.222 " "Worst-case setup slack is 11.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.222               0.000 altera_reserved_tck  " "   11.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385553600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 altera_reserved_tck  " "    0.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385553610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.388 " "Worst-case recovery slack is 15.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.388               0.000 altera_reserved_tck  " "   15.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385553616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.845 " "Worst-case removal slack is 0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 altera_reserved_tck  " "    0.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385553623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.585 " "Worst-case minimum pulse width slack is 15.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.585               0.000 altera_reserved_tck  " "   15.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385553624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385553624 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.837 ns " "Worst Case Available Settling Time: 62.837 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385553715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385553715 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572385553723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572385553807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572385559106 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385559720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385559720 "|Actividad4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro:r1\|Q\[0\] KEY\[1\] " "Register registro:r1\|Q\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385559720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385559720 "|Actividad4|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385559857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.385 " "Worst-case setup slack is 11.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.385               0.000 altera_reserved_tck  " "   11.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385559930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385559942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.480 " "Worst-case recovery slack is 15.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.480               0.000 altera_reserved_tck  " "   15.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385559946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.788 " "Worst-case removal slack is 0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 altera_reserved_tck  " "    0.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385559952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.580 " "Worst-case minimum pulse width slack is 15.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.580               0.000 altera_reserved_tck  " "   15.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385559954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385559954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.874 ns " "Worst Case Available Settling Time: 62.874 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385560046 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385560046 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572385560053 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572385560325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572385565587 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385566221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385566221 "|Actividad4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro:r1\|Q\[0\] KEY\[1\] " "Register registro:r1\|Q\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385566221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385566221 "|Actividad4|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385566362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.521 " "Worst-case setup slack is 13.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.521               0.000 altera_reserved_tck  " "   13.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385566426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 altera_reserved_tck  " "    0.150               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385566436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.325 " "Worst-case recovery slack is 16.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.325               0.000 altera_reserved_tck  " "   16.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385566440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 altera_reserved_tck  " "    0.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385566445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.486 " "Worst-case minimum pulse width slack is 15.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.486               0.000 altera_reserved_tck  " "   15.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385566446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385566446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.126 ns " "Worst Case Available Settling Time: 64.126 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385566540 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385566540 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572385566547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register sopc4:sopc\|sopc4_cpu:cpu\|sopc4_cpu_cpu:cpu\|sopc4_cpu_cpu_nios2_oci:the_sopc4_cpu_cpu_nios2_oci\|sopc4_cpu_cpu_nios2_oci_debug:the_sopc4_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385567159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385567159 "|Actividad4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro:r1\|Q\[0\] KEY\[1\] " "Register registro:r1\|Q\[0\] is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572385567159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1572385567159 "|Actividad4|KEY[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385567308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.971 " "Worst-case setup slack is 13.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.971               0.000 altera_reserved_tck  " "   13.971               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385567382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 altera_reserved_tck  " "    0.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385567396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.451 " "Worst-case recovery slack is 16.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.451               0.000 altera_reserved_tck  " "   16.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385567404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.335 " "Worst-case removal slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 altera_reserved_tck  " "    0.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385567410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.468 " "Worst-case minimum pulse width slack is 15.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.468               0.000 altera_reserved_tck  " "   15.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572385567412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572385567412 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.265 ns " "Worst Case Available Settling Time: 64.265 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1572385567521 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572385567521 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572385570362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572385570366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1314 " "Peak virtual memory: 1314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385570523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:46:10 2019 " "Processing ended: Tue Oct 29 18:46:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385570523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385570523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385570523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572385570523 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572385571012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572385583579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572385583581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:46:23 2019 " "Processing started: Tue Oct 29 18:46:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572385583581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572385583581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Actividad4 -c Actividad4 --netlist_type=sgate " "Command: quartus_npp Actividad4 -c Actividad4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572385583581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1572385584069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572385588911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:46:28 2019 " "Processing ended: Tue Oct 29 18:46:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572385588911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572385588911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572385588911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1572385588911 ""}
