{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746030769915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746030769920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 13:32:49 2025 " "Processing started: Wed Apr 30 13:32:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746030769920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030769920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB03 -c SOMADOR4BITS7SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB03 -c SOMADOR4BITS7SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030769920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746030770312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746030770312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA1BIT " "Found entity 1: SOMA1BIT" {  } { { "SOMA1BIT.bdf" "" { Schematic "C:/Projetos CD/LAB03/SOMA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4BITS " "Found entity 1: SOMA4BITS" {  } { { "SOMA4BITS.bdf" "" { Schematic "C:/Projetos CD/LAB03/SOMA4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador4bits7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR4BITS7SEG " "Found entity 1: SOMADOR4BITS7SEG" {  } { { "SOMADOR4BITS7SEG.bdf" "" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inversor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INVERSOR " "Found entity 1: INVERSOR" {  } { { "INVERSOR.bdf" "" { Schematic "C:/Projetos CD/LAB03/INVERSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/led7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED7SEG_VHDL-GATE_LEVEL " "Found design unit 1: LED7SEG_VHDL-GATE_LEVEL" {  } { { "output_files/LED7SEG.vhd" "" { Text "C:/Projetos CD/LAB03/output_files/LED7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777792 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_VHDL " "Found entity 1: LED7SEG_VHDL" {  } { { "output_files/LED7SEG.vhd" "" { Text "C:/Projetos CD/LAB03/output_files/LED7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_paralelo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_paralelo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_PARALELO " "Found entity 1: REG_PARALELO" {  } { { "REG_PARALELO.bdf" "" { Schematic "C:/Projetos CD/LAB03/REG_PARALELO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEX " "Found entity 1: MULTIPLEX" {  } { { "MULTIPLEX.bdf" "" { Schematic "C:/Projetos CD/LAB03/MULTIPLEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulplex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mulplex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULPLEX4 " "Found entity 1: MULPLEX4" {  } { { "MULPLEX4.bdf" "" { Schematic "C:/Projetos CD/LAB03/MULPLEX4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8BITS " "Found entity 1: PISO8BITS" {  } { { "PISO8BITS.bdf" "" { Schematic "C:/Projetos CD/LAB03/PISO8BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO8BITS " "Found entity 1: SIPO8BITS" {  } { { "SIPO8BITS.bdf" "" { Schematic "C:/Projetos CD/LAB03/SIPO8BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746030777801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030777801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SOMADOR4BITS7SEG " "Elaborating entity \"SOMADOR4BITS7SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746030777823 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "SOMADOR4BITS7SEG.bdf" "" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { 208 456 504 240 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1746030777825 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "SIPO8BITS inst " "Block or symbol \"SIPO8BITS\" of instance \"inst\" overlaps another block or symbol" {  } { { "SOMADOR4BITS7SEG.bdf" "" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { 144 560 680 336 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1746030777825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7SEG_VHDL LED7SEG_VHDL:SDFDSFDSFD " "Elaborating entity \"LED7SEG_VHDL\" for hierarchy \"LED7SEG_VHDL:SDFDSFDSFD\"" {  } { { "SOMADOR4BITS7SEG.bdf" "SDFDSFDSFD" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { -16 312 432 160 "SDFDSFDSFD" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030777846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_PARALELO REG_PARALELO:inst1 " "Elaborating entity \"REG_PARALELO\" for hierarchy \"REG_PARALELO:inst1\"" {  } { { "SOMADOR4BITS7SEG.bdf" "inst1" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { -16 96 216 144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030777850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO8BITS SIPO8BITS:inst " "Elaborating entity \"SIPO8BITS\" for hierarchy \"SIPO8BITS:inst\"" {  } { { "SOMADOR4BITS7SEG.bdf" "inst" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { 144 560 680 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030777856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8BITS PISO8BITS:inst5 " "Elaborating entity \"PISO8BITS\" for hierarchy \"PISO8BITS:inst5\"" {  } { { "SOMADOR4BITS7SEG.bdf" "inst5" { Schematic "C:/Projetos CD/LAB03/SOMADOR4BITS7SEG.bdf" { { 160 144 256 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030777860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEX PISO8BITS:inst5\|MULTIPLEX:HKHGFKHFKHG " "Elaborating entity \"MULTIPLEX\" for hierarchy \"PISO8BITS:inst5\|MULTIPLEX:HKHGFKHFKHG\"" {  } { { "PISO8BITS.bdf" "HKHGFKHFKHG" { Schematic "C:/Projetos CD/LAB03/PISO8BITS.bdf" { { 8 2712 2840 104 "HKHGFKHFKHG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030777864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746030778244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746030778613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746030778613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746030778649 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746030778649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746030778649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746030778649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746030778680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 13:32:58 2025 " "Processing ended: Wed Apr 30 13:32:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746030778680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746030778680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746030778680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746030778680 ""}
