library ieee;
use ieee.std_logic_1164.all;

entity reg_3 is
port(	i_I3:		in std_logic_vector (7 downto 0);	-- entrada regsitrador
		i_EN3:	in std_logic;								-- enable
		o_Q3:		out std_logic_vector (7 downto 0));	-- sa√≠da reg
end reg_3;

architecture arch_4 of reg_3 is
begin
	process(i_I3, i_EN3)
		begin
		  if(i_EN3 = '1') then
			 o_Q3 <= i_I3;
		end if;
	end process;
end arch_4;