static inline int F_1 ( int V_1 )\r\n{\r\nreturn ( V_1 & 0x2000 ) ;\r\n}\r\nstatic inline int F_2 ( int V_1 )\r\n{\r\nreturn ( V_1 & 0x800000 ) ;\r\n}\r\nstatic inline int F_3 ( int V_2 )\r\n{\r\nreturn V_2 << 19 >> 19 ;\r\n}\r\nstatic inline void F_4 ( struct V_3 * V_4 )\r\n{\r\nV_4 -> V_5 = V_4 -> V_6 ;\r\nV_4 -> V_6 += 4 ;\r\n}\r\nstatic inline void F_5 ( unsigned int V_7 , unsigned int V_8 ,\r\nunsigned int V_9 )\r\n{\r\nif( V_8 >= 16 || V_7 >= 16 || V_9 >= 16 ) {\r\n__asm__ __volatile__("save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"save %sp, -0x40, %sp\n\t"\r\n"restore; restore; restore; restore;\n\t"\r\n"restore; restore; restore;\n\t");\r\n}\r\n}\r\nstatic inline int\r\nF_6 ( unsigned int V_10 , unsigned int V_11 , struct V_3 * V_4 )\r\n{\r\nstruct V_12 T_1 * V_13 ;\r\nif ( ! V_11 )\r\nreturn 0 ;\r\nif ( V_11 < 16 ) {\r\nV_4 -> V_14 [ V_11 ] = V_10 ;\r\nreturn 0 ;\r\n} else {\r\nV_13 = (struct V_12 T_1 * ) V_4 -> V_14 [ V_15 ] ;\r\nreturn ( F_7 ( V_10 , & V_13 -> V_16 [ V_11 - 16 ] ) ) ;\r\n}\r\n}\r\nint F_8 ( struct V_3 * V_4 , unsigned long V_5 )\r\n{\r\nunsigned int V_1 ;\r\nint V_17 ;\r\nunsigned int V_7 , V_8 , V_18 ;\r\nif ( ! V_5 )\r\nreturn - 1 ;\r\nif ( F_9 ( V_1 , ( unsigned int T_1 * ) V_5 ) )\r\nreturn - 1 ;\r\nif ( ( V_1 & 0xc1400000 ) != 0x80400000 )\r\nreturn - 1 ;\r\nV_17 = ( ( V_1 >> 19 ) & 0xf ) ;\r\nif ( ( V_17 & 0xe ) != 10 && ( V_17 & 0xe ) != 14 )\r\nreturn - 1 ;\r\nV_7 = ( V_1 >> 14 ) & 0x1f ;\r\nV_8 = V_1 & 0x1f ;\r\nV_18 = ( V_1 >> 25 ) & 0x1f ;\r\nif ( F_1 ( V_1 ) ) {\r\nF_5 ( V_7 , 0 , V_18 ) ;\r\nV_8 = F_3 ( V_1 ) ;\r\n} else {\r\nF_5 ( V_7 , V_8 , V_18 ) ;\r\nV_8 = F_10 ( V_8 , V_4 ) ;\r\n}\r\nV_7 = F_10 ( V_7 , V_4 ) ;\r\nswitch ( V_17 ) {\r\ncase 10 :\r\n#ifdef F_11\r\nF_12 ( L_1 , V_7 , V_8 ) ;\r\n#endif\r\n__asm__ __volatile__ ("\n\t"\r\n"mov %0, %%o0\n\t"\r\n"call .umul\n\t"\r\n" mov %1, %%o1\n\t"\r\n"mov %%o0, %0\n\t"\r\n"mov %%o1, %1\n\t"\r\n: "=r" (rs1), "=r" (rs2)\r\n: "0" (rs1), "1" (rs2)\r\n: "o0", "o1", "o2", "o3", "o4", "o5", "o7", "cc");\r\n#ifdef F_11\r\nF_12 ( L_2 , V_8 , V_7 ) ;\r\n#endif\r\nif ( F_6 ( V_7 , V_18 , V_4 ) )\r\nreturn - 1 ;\r\nV_4 -> V_19 = V_8 ;\r\nbreak;\r\ncase 11 :\r\n#ifdef F_11\r\nF_12 ( L_3 , V_7 , V_8 ) ;\r\n#endif\r\n__asm__ __volatile__ ("\n\t"\r\n"mov %0, %%o0\n\t"\r\n"call .mul\n\t"\r\n" mov %1, %%o1\n\t"\r\n"mov %%o0, %0\n\t"\r\n"mov %%o1, %1\n\t"\r\n: "=r" (rs1), "=r" (rs2)\r\n: "0" (rs1), "1" (rs2)\r\n: "o0", "o1", "o2", "o3", "o4", "o5", "o7", "cc");\r\n#ifdef F_11\r\nF_12 ( L_2 , V_8 , V_7 ) ;\r\n#endif\r\nif ( F_6 ( V_7 , V_18 , V_4 ) )\r\nreturn - 1 ;\r\nV_4 -> V_19 = V_8 ;\r\nbreak;\r\ncase 14 :\r\n#ifdef F_11\r\nF_12 ( L_4 , V_4 -> V_19 , V_7 , V_8 ) ;\r\n#endif\r\nif ( ! V_8 ) {\r\n#ifdef F_11\r\nF_12 ( L_5 ) ;\r\n#endif\r\nF_13 ( V_4 , V_5 , V_4 -> V_6 , V_4 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\n__asm__ __volatile__ ("\n\t"\r\n"mov %2, %%o0\n\t"\r\n"mov %0, %%o1\n\t"\r\n"mov %%g0, %%o2\n\t"\r\n"call __udivdi3\n\t"\r\n" mov %1, %%o3\n\t"\r\n"mov %%o1, %0\n\t"\r\n"mov %%o0, %1\n\t"\r\n: "=r" (rs1), "=r" (rs2)\r\n: "r" (regs->y), "0" (rs1), "1" (rs2)\r\n: "o0", "o1", "o2", "o3", "o4", "o5", "o7",\r\n"g1", "g2", "g3", "cc");\r\n#ifdef F_11\r\nF_12 ( L_6 , V_7 ) ;\r\n#endif\r\nif ( F_6 ( V_7 , V_18 , V_4 ) )\r\nreturn - 1 ;\r\nbreak;\r\ncase 15 :\r\n#ifdef F_11\r\nF_12 ( L_7 , V_4 -> V_19 , V_7 , V_8 ) ;\r\n#endif\r\nif ( ! V_8 ) {\r\n#ifdef F_11\r\nF_12 ( L_5 ) ;\r\n#endif\r\nF_13 ( V_4 , V_5 , V_4 -> V_6 , V_4 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\n__asm__ __volatile__ ("\n\t"\r\n"mov %2, %%o0\n\t"\r\n"mov %0, %%o1\n\t"\r\n"mov %%g0, %%o2\n\t"\r\n"call __divdi3\n\t"\r\n" mov %1, %%o3\n\t"\r\n"mov %%o1, %0\n\t"\r\n"mov %%o0, %1\n\t"\r\n: "=r" (rs1), "=r" (rs2)\r\n: "r" (regs->y), "0" (rs1), "1" (rs2)\r\n: "o0", "o1", "o2", "o3", "o4", "o5", "o7",\r\n"g1", "g2", "g3", "cc");\r\n#ifdef F_11\r\nF_12 ( L_6 , V_7 ) ;\r\n#endif\r\nif ( F_6 ( V_7 , V_18 , V_4 ) )\r\nreturn - 1 ;\r\nbreak;\r\n}\r\nif ( F_2 ( V_1 ) ) {\r\nV_4 -> V_20 &= ~ V_21 ;\r\nif ( ( V_17 & 0xe ) == 14 ) {\r\nif ( V_8 ) V_4 -> V_20 |= V_22 ;\r\n}\r\nif ( ! V_7 ) V_4 -> V_20 |= V_23 ;\r\nif ( ( ( int ) V_7 ) < 0 ) V_4 -> V_20 |= V_24 ;\r\n#ifdef F_11\r\nF_12 ( L_8 , V_4 -> V_20 ) ;\r\n#endif\r\n}\r\nF_4 ( V_4 ) ;\r\nreturn 0 ;\r\n}
