Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_TB_behav xil_defaultlib.OTTER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PCregister
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Branch_Address_Generator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Condition_Generator
Compiling module xil_defaultlib.CU_Decoder
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.ALU_MUX_A
Compiling module xil_defaultlib.ALU_MUX_B
Compiling module xil_defaultlib.RF_MUX
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_TB_behav
