User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteLatency/STTRAM/512KB/512KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 8
 - Row Activation   : 1 / 32
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 64 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.050mm x 393.929um = 413514.033um^2
 |--- Mat Area      = 32.804um x 49.241um = 1615.289um^2   (26.510%)
 |--- Subarray Area = 16.402um x 22.595um = 370.596um^2   (28.887%)
 - Area Efficiency = 26.510%
Timing:
 -  Read Latency = 1.924ns
 |--- H-Tree Latency = 195.506ps
 |--- Mat Latency    = 1.729ns
    |--- Predecoder Latency = 115.672ps
    |--- Subarray Latency   = 1.613ns
       |--- Row Decoder Latency = 138.934ps
       |--- Bitline Latency     = 0.913ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 17.125ps
       |--- Precharge Latency   = 115.431ps
 - Write Latency = 10.352ns
 |--- H-Tree Latency = 97.753ps
 |--- Mat Latency    = 10.255ns
    |--- Predecoder Latency = 115.672ps
    |--- Subarray Latency   = 10.139ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 138.934ps
       |--- Charge Latency      = 4.429ps
 - Read Bandwidth  = 10.066GB/s
 - Write Bandwidth = 1.578GB/s
Power:
 -  Read Dynamic Energy = 56.821pJ
 |--- H-Tree Dynamic Energy = 23.412pJ
 |--- Mat Dynamic Energy    = 4.176pJ per mat
    |--- Predecoder Dynamic Energy = 0.023pJ
    |--- Subarray Dynamic Energy   = 1.038pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Bitline & Cell Read Energy = 0.349pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.008pJ
       |--- Precharge Dynamic Energy   = 0.028pJ
 - Write Dynamic Energy = 153.901pJ
 |--- H-Tree Dynamic Energy = 23.412pJ
 |--- Mat Dynamic Energy    = 16.311pJ per mat
    |--- Predecoder Dynamic Energy = 0.023pJ
    |--- Subarray Dynamic Energy   = 4.072pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.008pJ
       |--- Bitline & Cell Write Energy= 4.013pJ
 - Leakage Power = 642.628uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.510uW per mat

Finished!
