#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  9 13:43:24 2020
# Process ID: 81164
# Current directory: /home/ruben/SPI_again/SPI_again.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/ruben/SPI_again/SPI_again.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/ruben/SPI_again/SPI_again.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ruben/Code/NTNU/Datamaskinprosjekt/Xilinx/vivado/pkg/vivado/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 755 ; free virtual = 27508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPISlave_0_0' [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_SPISlave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPISlave_0_0' (1#1) [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_SPISlave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Splitter_0_0' [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_Splitter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Splitter_0_0' (2#1) [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_Splitter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_Synchronizer_0_0' [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_Synchronizer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Synchronizer_0_0' (3#1) [/home/ruben/SPI_again/SPI_again.runs/synth_1/.Xil/Vivado-81164-interestinghostname/realtime/design_1_Synchronizer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (4#1) [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (5#1) [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 780 ; free virtual = 27580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 776 ; free virtual = 27576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 776 ; free virtual = 27576
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 769 ; free virtual = 27569
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_SPISlave_0_0_2/design_1_SPISlave_0_0/design_1_SPISlave_0_0_in_context.xdc] for cell 'design_1_i/SPISlave_0'
Finished Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_SPISlave_0_0_2/design_1_SPISlave_0_0/design_1_SPISlave_0_0_in_context.xdc] for cell 'design_1_i/SPISlave_0'
Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_Synchronizer_0_0_2/design_1_Synchronizer_0_0/design_1_Synchronizer_0_0_in_context.xdc] for cell 'design_1_i/Synchronizer_0'
Finished Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_Synchronizer_0_0_2/design_1_Synchronizer_0_0/design_1_Synchronizer_0_0_in_context.xdc] for cell 'design_1_i/Synchronizer_0'
Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_Splitter_0_0_2/design_1_Splitter_0_0/design_1_Splitter_0_0_in_context.xdc] for cell 'design_1_i/Splitter_0'
Finished Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/sources_1/bd/design_1/ip/design_1_Splitter_0_0_2/design_1_Splitter_0_0/design_1_Splitter_0_0_in_context.xdc] for cell 'design_1_i/Splitter_0'
Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/constrs_1/new/arty_constraints.xdc]
Finished Parsing XDC File [/home/ruben/SPI_again/SPI_again.srcs/constrs_1/new/arty_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ruben/SPI_again/SPI_again.srcs/constrs_1/new/arty_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ruben/SPI_again/SPI_again.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ruben/SPI_again/SPI_again.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 690 ; free virtual = 27484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 690 ; free virtual = 27484
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 763 ; free virtual = 27540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 763 ; free virtual = 27540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPISlave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Synchronizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Splitter_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 763 ; free virtual = 27540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 762 ; free virtual = 27539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 752 ; free virtual = 27533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 609 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 609 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 607 ; free virtual = 27406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_SPISlave_0_0     |         1|
|2     |design_1_Splitter_0_0     |         1|
|3     |design_1_Synchronizer_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_SPISlave_0     |     1|
|2     |design_1_Splitter_0     |     1|
|3     |design_1_Synchronizer_0 |     1|
|4     |IBUF                    |     5|
|5     |OBUF                    |     9|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 586 ; free virtual = 27407
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 637 ; free virtual = 27457
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 637 ; free virtual = 27457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 690 ; free virtual = 27528
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 639 ; free virtual = 27476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2172.977 ; gain = 0.000 ; free physical = 772 ; free virtual = 27610
INFO: [Common 17-1381] The checkpoint '/home/ruben/SPI_again/SPI_again.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 13:43:59 2020...
