{
    "design_name": "bsg_mul_iterative_pipelined",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",
        "basejump_stl/bsg_misc/bsg_mul_iterative_pipelined.v"
    ],
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "1",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=1",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_1",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=3",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_3",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "5",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=5",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_5",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "7",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=7",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_7",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "9",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=9",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_9",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "11",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size small at clock period=11",
            "design_size": "small",
            "name": "bsg_mul_iterative_pipelined_small_clkperiod_11",
            "parameters": [
                "width_p=32",
                "iter_step_p=8"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "1",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=1",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_1",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=3",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_3",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "5",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=5",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_5",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "7",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=7",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_7",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "9",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=9",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_9",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "11",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size medium at clock period=11",
            "design_size": "medium",
            "name": "bsg_mul_iterative_pipelined_medium_clkperiod_11",
            "parameters": [
                "width_p=32",
                "iter_step_p=16"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "1",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=1",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_1",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "3",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=3",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_3",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "5",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=5",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_5",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "7",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=7",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_7",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "9",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=9",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_9",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i",
                "clock_period": "11",
                "input": "0",
                "io_time_format": "period",
                "output": "0",
                "uncertainty": "0"
            },
            "description": " with size large at clock period=11",
            "design_size": "large",
            "name": "bsg_mul_iterative_pipelined_large_clkperiod_11",
            "parameters": [
                "width_p=32",
                "iter_step_p=32"
            ]
        }
    ]
}