// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer22_out_dout,
        layer22_out_num_data_valid,
        layer22_out_fifo_cap,
        layer22_out_empty_n,
        layer22_out_read,
        output_r_din,
        output_r_num_data_valid,
        output_r_fifo_cap,
        output_r_full_n,
        output_r_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [383:0] layer22_out_dout;
input  [1:0] layer22_out_num_data_valid;
input  [1:0] layer22_out_fifo_cap;
input   layer22_out_empty_n;
output   layer22_out_read;
output  [15:0] output_r_din;
input  [1:0] output_r_num_data_valid;
input  [1:0] output_r_fifo_cap;
input   output_r_full_n;
output   output_r_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer22_out_read;
reg output_r_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    layer22_out_blk_n;
reg    output_r_blk_n;
wire    ap_CS_fsm_state5;
reg   [5:0] trunc_ln43_2_reg_2242;
reg   [5:0] trunc_ln43_3_reg_2247;
reg   [5:0] trunc_ln43_6_reg_2252;
reg   [5:0] trunc_ln43_11_reg_2257;
reg   [5:0] trunc_ln43_14_reg_2262;
reg   [5:0] trunc_ln43_27_reg_2267;
reg   [5:0] trunc_ln43_30_reg_2272;
reg   [5:0] trunc_ln43_43_reg_2277;
wire   [5:0] trunc_ln818_fu_889_p1;
reg   [5:0] trunc_ln818_reg_2282;
reg   [5:0] tmp_159_reg_2287;
wire   [10:0] add_ln813_fu_1581_p2;
reg   [10:0] add_ln813_reg_2292;
wire   [10:0] add_ln813_3_fu_1587_p2;
reg   [10:0] add_ln813_3_reg_2297;
wire   [10:0] add_ln813_7_fu_1593_p2;
reg   [10:0] add_ln813_7_reg_2302;
wire   [10:0] add_ln813_9_fu_1599_p2;
reg   [10:0] add_ln813_9_reg_2307;
wire   [10:0] add_ln813_10_fu_1605_p2;
reg   [10:0] add_ln813_10_reg_2312;
wire   [10:0] add_ln813_15_fu_1611_p2;
reg   [10:0] add_ln813_15_reg_2317;
wire   [10:0] add_ln813_17_fu_1617_p2;
reg   [10:0] add_ln813_17_reg_2322;
wire   [10:0] add_ln813_18_fu_1623_p2;
reg   [10:0] add_ln813_18_reg_2327;
wire   [10:0] add_ln813_21_fu_1629_p2;
reg   [10:0] add_ln813_21_reg_2332;
wire   [10:0] add_ln813_22_fu_1635_p2;
reg   [10:0] add_ln813_22_reg_2337;
wire   [10:0] add_ln813_24_fu_1641_p2;
reg   [10:0] add_ln813_24_reg_2342;
wire   [10:0] add_ln813_25_fu_1647_p2;
reg   [10:0] add_ln813_25_reg_2347;
wire   [10:0] add_ln813_31_fu_1653_p2;
reg   [10:0] add_ln813_31_reg_2352;
wire   [10:0] add_ln813_33_fu_1659_p2;
reg   [10:0] add_ln813_33_reg_2357;
wire   [10:0] add_ln813_34_fu_1665_p2;
reg   [10:0] add_ln813_34_reg_2362;
wire   [10:0] add_ln813_37_fu_1671_p2;
reg   [10:0] add_ln813_37_reg_2367;
wire   [10:0] add_ln813_38_fu_1677_p2;
reg   [10:0] add_ln813_38_reg_2372;
wire   [10:0] add_ln813_40_fu_1683_p2;
reg   [10:0] add_ln813_40_reg_2377;
wire   [10:0] add_ln813_41_fu_1689_p2;
reg   [10:0] add_ln813_41_reg_2382;
wire   [10:0] add_ln813_46_fu_1695_p2;
reg   [10:0] add_ln813_46_reg_2387;
wire   [10:0] add_ln813_47_fu_1701_p2;
reg   [10:0] add_ln813_47_reg_2392;
wire   [10:0] add_ln813_49_fu_1707_p2;
reg   [10:0] add_ln813_49_reg_2397;
wire   [10:0] add_ln813_50_fu_1713_p2;
reg   [10:0] add_ln813_50_reg_2402;
wire   [10:0] add_ln813_53_fu_1719_p2;
reg   [10:0] add_ln813_53_reg_2407;
wire   [10:0] add_ln813_54_fu_1725_p2;
reg   [10:0] add_ln813_54_reg_2412;
wire   [10:0] add_ln813_56_fu_1731_p2;
reg   [10:0] add_ln813_56_reg_2417;
wire   [10:0] add_ln813_57_fu_1737_p2;
reg   [10:0] add_ln813_57_reg_2422;
wire   [13:0] add_ln813_6_fu_1875_p2;
reg   [13:0] add_ln813_6_reg_2427;
wire    ap_CS_fsm_state2;
wire   [12:0] add_ln813_12_fu_1897_p2;
reg   [12:0] add_ln813_12_reg_2432;
wire   [11:0] add_ln813_19_fu_1909_p2;
reg   [11:0] add_ln813_19_reg_2437;
wire   [13:0] add_ln813_28_fu_1957_p2;
reg   [13:0] add_ln813_28_reg_2442;
wire   [11:0] add_ln813_35_fu_1969_p2;
reg   [11:0] add_ln813_35_reg_2447;
wire   [13:0] add_ln813_44_fu_2017_p2;
reg   [13:0] add_ln813_44_reg_2452;
wire   [12:0] add_ln813_52_fu_2055_p2;
reg   [12:0] add_ln813_52_reg_2457;
wire   [13:0] add_ln813_60_fu_2103_p2;
reg   [13:0] add_ln813_60_reg_2462;
wire   [14:0] add_ln813_29_fu_2168_p2;
reg   [14:0] add_ln813_29_reg_2467;
wire    ap_CS_fsm_state3;
wire   [14:0] add_ln813_61_fu_2180_p2;
reg   [14:0] add_ln813_61_reg_2472;
wire   [15:0] res_V_fu_2236_p2;
reg   [15:0] res_V_reg_2477;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
wire   [5:0] trunc_ln43_s_fu_299_p4;
wire   [5:0] trunc_ln43_1_fu_309_p4;
wire   [5:0] trunc_ln43_4_fu_339_p4;
wire   [5:0] trunc_ln43_5_fu_349_p4;
wire   [5:0] trunc_ln43_7_fu_369_p4;
wire   [5:0] trunc_ln43_8_fu_379_p4;
wire   [5:0] trunc_ln43_9_fu_389_p4;
wire   [5:0] trunc_ln43_10_fu_399_p4;
wire   [5:0] trunc_ln43_12_fu_419_p4;
wire   [5:0] trunc_ln43_13_fu_429_p4;
wire   [5:0] trunc_ln43_15_fu_449_p4;
wire   [5:0] trunc_ln43_16_fu_459_p4;
wire   [5:0] trunc_ln43_17_fu_469_p4;
wire   [5:0] trunc_ln43_18_fu_479_p4;
wire   [5:0] trunc_ln43_19_fu_489_p4;
wire   [5:0] trunc_ln43_20_fu_499_p4;
wire   [5:0] trunc_ln43_21_fu_509_p4;
wire   [5:0] trunc_ln43_22_fu_519_p4;
wire   [5:0] trunc_ln43_23_fu_529_p4;
wire   [5:0] trunc_ln43_24_fu_539_p4;
wire   [5:0] trunc_ln43_25_fu_549_p4;
wire   [5:0] trunc_ln43_26_fu_559_p4;
wire   [5:0] trunc_ln43_28_fu_579_p4;
wire   [5:0] trunc_ln43_29_fu_589_p4;
wire   [5:0] trunc_ln43_31_fu_609_p4;
wire   [5:0] trunc_ln43_32_fu_619_p4;
wire   [5:0] trunc_ln43_33_fu_629_p4;
wire   [5:0] trunc_ln43_34_fu_639_p4;
wire   [5:0] trunc_ln43_35_fu_649_p4;
wire   [5:0] trunc_ln43_36_fu_659_p4;
wire   [5:0] trunc_ln43_37_fu_669_p4;
wire   [5:0] trunc_ln43_38_fu_679_p4;
wire   [5:0] trunc_ln43_39_fu_689_p4;
wire   [5:0] trunc_ln43_40_fu_699_p4;
wire   [5:0] trunc_ln43_41_fu_709_p4;
wire   [5:0] trunc_ln43_42_fu_719_p4;
wire   [5:0] trunc_ln43_44_fu_739_p4;
wire   [5:0] trunc_ln43_45_fu_749_p4;
wire   [5:0] trunc_ln43_46_fu_759_p4;
wire   [5:0] trunc_ln43_47_fu_769_p4;
wire   [5:0] trunc_ln43_48_fu_779_p4;
wire   [5:0] trunc_ln43_49_fu_789_p4;
wire   [5:0] trunc_ln43_50_fu_799_p4;
wire   [5:0] trunc_ln43_51_fu_809_p4;
wire   [5:0] trunc_ln43_52_fu_819_p4;
wire   [5:0] trunc_ln43_53_fu_829_p4;
wire   [5:0] trunc_ln43_54_fu_839_p4;
wire   [5:0] trunc_ln43_55_fu_849_p4;
wire   [5:0] trunc_ln43_56_fu_859_p4;
wire   [5:0] trunc_ln43_57_fu_869_p4;
wire   [5:0] trunc_ln43_58_fu_879_p4;
wire   [5:0] tmp_158_fu_1301_p4;
wire   [5:0] tmp_160_fu_1329_p4;
wire   [5:0] tmp_161_fu_1347_p4;
wire   [9:0] shl_ln818_1_fu_893_p3;
wire   [9:0] shl_ln818_2_fu_901_p3;
wire   [9:0] shl_ln818_5_fu_909_p3;
wire   [9:0] shl_ln818_6_fu_917_p3;
wire   [9:0] shl_ln818_8_fu_925_p3;
wire   [9:0] shl_ln818_9_fu_933_p3;
wire   [9:0] shl_ln818_s_fu_941_p3;
wire   [9:0] shl_ln818_10_fu_949_p3;
wire   [9:0] shl_ln818_12_fu_957_p3;
wire   [9:0] shl_ln818_13_fu_965_p3;
wire   [9:0] shl_ln818_15_fu_973_p3;
wire   [9:0] shl_ln818_16_fu_981_p3;
wire   [9:0] shl_ln818_17_fu_989_p3;
wire   [9:0] shl_ln818_18_fu_997_p3;
wire   [9:0] shl_ln818_19_fu_1005_p3;
wire   [9:0] shl_ln818_20_fu_1013_p3;
wire   [9:0] shl_ln818_21_fu_1021_p3;
wire   [9:0] shl_ln818_22_fu_1029_p3;
wire   [9:0] shl_ln818_23_fu_1037_p3;
wire   [9:0] shl_ln818_24_fu_1045_p3;
wire   [9:0] shl_ln818_25_fu_1053_p3;
wire   [9:0] shl_ln818_26_fu_1061_p3;
wire   [9:0] shl_ln818_28_fu_1069_p3;
wire   [9:0] shl_ln818_29_fu_1077_p3;
wire   [9:0] shl_ln818_31_fu_1085_p3;
wire   [9:0] shl_ln818_32_fu_1093_p3;
wire   [9:0] shl_ln818_33_fu_1101_p3;
wire   [9:0] shl_ln818_34_fu_1109_p3;
wire   [9:0] shl_ln818_35_fu_1117_p3;
wire   [9:0] shl_ln818_36_fu_1125_p3;
wire   [9:0] shl_ln818_37_fu_1133_p3;
wire   [9:0] shl_ln818_38_fu_1141_p3;
wire   [9:0] shl_ln818_39_fu_1149_p3;
wire   [9:0] shl_ln818_40_fu_1157_p3;
wire   [9:0] shl_ln818_41_fu_1165_p3;
wire   [9:0] shl_ln818_42_fu_1173_p3;
wire   [9:0] shl_ln818_44_fu_1181_p3;
wire   [9:0] shl_ln818_45_fu_1189_p3;
wire   [9:0] shl_ln818_46_fu_1197_p3;
wire   [9:0] shl_ln818_47_fu_1205_p3;
wire   [9:0] shl_ln818_48_fu_1213_p3;
wire   [9:0] shl_ln818_49_fu_1221_p3;
wire   [9:0] shl_ln818_50_fu_1229_p3;
wire   [9:0] shl_ln818_51_fu_1237_p3;
wire   [9:0] shl_ln818_52_fu_1245_p3;
wire   [9:0] shl_ln818_53_fu_1253_p3;
wire   [9:0] shl_ln818_54_fu_1261_p3;
wire   [9:0] shl_ln818_55_fu_1269_p3;
wire   [9:0] shl_ln818_56_fu_1277_p3;
wire   [9:0] shl_ln818_57_fu_1285_p3;
wire   [9:0] shl_ln818_58_fu_1293_p3;
wire   [9:0] shl_ln818_59_fu_1311_p3;
wire   [9:0] shl_ln818_61_fu_1339_p3;
wire   [9:0] shl_ln818_62_fu_1357_p3;
wire   [10:0] zext_ln813_2_fu_1369_p1;
wire   [10:0] zext_ln813_1_fu_1365_p1;
wire   [10:0] zext_ln813_5_fu_1373_p1;
wire   [10:0] zext_ln813_6_fu_1377_p1;
wire   [10:0] zext_ln813_8_fu_1381_p1;
wire   [10:0] zext_ln813_9_fu_1385_p1;
wire   [10:0] zext_ln813_10_fu_1389_p1;
wire   [10:0] zext_ln813_11_fu_1393_p1;
wire   [10:0] zext_ln813_13_fu_1397_p1;
wire   [10:0] zext_ln813_14_fu_1401_p1;
wire   [10:0] zext_ln813_16_fu_1405_p1;
wire   [10:0] zext_ln813_17_fu_1409_p1;
wire   [10:0] zext_ln813_18_fu_1413_p1;
wire   [10:0] zext_ln813_19_fu_1417_p1;
wire   [10:0] zext_ln813_20_fu_1421_p1;
wire   [10:0] zext_ln813_21_fu_1425_p1;
wire   [10:0] zext_ln813_22_fu_1429_p1;
wire   [10:0] zext_ln813_23_fu_1433_p1;
wire   [10:0] zext_ln813_24_fu_1437_p1;
wire   [10:0] zext_ln813_25_fu_1441_p1;
wire   [10:0] zext_ln813_26_fu_1445_p1;
wire   [10:0] zext_ln813_27_fu_1449_p1;
wire   [10:0] zext_ln813_29_fu_1453_p1;
wire   [10:0] zext_ln813_30_fu_1457_p1;
wire   [10:0] zext_ln813_32_fu_1461_p1;
wire   [10:0] zext_ln813_33_fu_1465_p1;
wire   [10:0] zext_ln813_34_fu_1469_p1;
wire   [10:0] zext_ln813_35_fu_1473_p1;
wire   [10:0] zext_ln813_36_fu_1477_p1;
wire   [10:0] zext_ln813_37_fu_1481_p1;
wire   [10:0] zext_ln813_38_fu_1485_p1;
wire   [10:0] zext_ln813_39_fu_1489_p1;
wire   [10:0] zext_ln813_40_fu_1493_p1;
wire   [10:0] zext_ln813_41_fu_1497_p1;
wire   [10:0] zext_ln813_42_fu_1501_p1;
wire   [10:0] zext_ln813_43_fu_1505_p1;
wire   [10:0] zext_ln813_45_fu_1509_p1;
wire   [10:0] zext_ln813_46_fu_1513_p1;
wire   [10:0] zext_ln813_47_fu_1517_p1;
wire   [10:0] zext_ln813_48_fu_1521_p1;
wire   [10:0] zext_ln813_49_fu_1525_p1;
wire   [10:0] zext_ln813_50_fu_1529_p1;
wire   [10:0] zext_ln813_51_fu_1533_p1;
wire   [10:0] zext_ln813_52_fu_1537_p1;
wire   [10:0] zext_ln813_53_fu_1541_p1;
wire   [10:0] zext_ln813_54_fu_1545_p1;
wire   [10:0] zext_ln813_55_fu_1549_p1;
wire   [10:0] zext_ln813_56_fu_1553_p1;
wire   [10:0] zext_ln813_57_fu_1557_p1;
wire   [10:0] zext_ln813_58_fu_1561_p1;
wire   [10:0] zext_ln813_59_fu_1565_p1;
wire   [10:0] zext_ln813_60_fu_1569_p1;
wire   [10:0] zext_ln813_62_fu_1573_p1;
wire   [10:0] zext_ln813_63_fu_1577_p1;
wire   [10:0] zext_ln813_cast_fu_1792_p4;
wire   [9:0] shl_ln818_3_fu_1743_p3;
wire   [9:0] shl_ln818_4_fu_1750_p3;
wire   [9:0] shl_ln818_7_fu_1757_p3;
wire   [9:0] shl_ln818_11_fu_1764_p3;
wire   [9:0] shl_ln818_27_fu_1771_p3;
wire   [9:0] shl_ln818_43_fu_1778_p3;
wire   [9:0] shl_ln818_60_fu_1785_p3;
wire   [11:0] zext_ln813_64_fu_1833_p1;
wire   [11:0] zext_ln813_fu_1801_p1;
wire   [11:0] add_ln813_1_fu_1836_p2;
wire   [12:0] zext_ln813_65_fu_1842_p1;
wire   [12:0] zext_ln813_3_fu_1805_p1;
wire   [11:0] zext_ln813_66_fu_1852_p1;
wire   [11:0] zext_ln813_4_fu_1809_p1;
wire   [11:0] add_ln813_4_fu_1855_p2;
wire   [12:0] zext_ln813_70_fu_1861_p1;
wire   [12:0] add_ln813_2_fu_1846_p2;
wire   [12:0] add_ln813_5_fu_1865_p2;
wire   [13:0] zext_ln813_67_fu_1871_p1;
wire   [13:0] zext_ln813_7_fu_1813_p1;
wire   [11:0] zext_ln813_73_fu_1884_p1;
wire   [11:0] zext_ln813_12_fu_1817_p1;
wire   [11:0] add_ln813_11_fu_1887_p2;
wire   [12:0] zext_ln813_74_fu_1893_p1;
wire   [12:0] zext_ln813_72_fu_1881_p1;
wire   [11:0] zext_ln813_78_fu_1906_p1;
wire   [11:0] zext_ln813_77_fu_1903_p1;
wire   [11:0] zext_ln813_81_fu_1918_p1;
wire   [11:0] zext_ln813_80_fu_1915_p1;
wire   [11:0] add_ln813_23_fu_1921_p2;
wire   [11:0] zext_ln813_84_fu_1934_p1;
wire   [11:0] zext_ln813_28_fu_1821_p1;
wire   [11:0] add_ln813_26_fu_1937_p2;
wire   [12:0] zext_ln813_85_fu_1943_p1;
wire   [12:0] zext_ln813_83_fu_1931_p1;
wire   [12:0] add_ln813_27_fu_1947_p2;
wire   [13:0] zext_ln813_86_fu_1953_p1;
wire   [13:0] zext_ln813_82_fu_1927_p1;
wire   [11:0] zext_ln813_90_fu_1966_p1;
wire   [11:0] zext_ln813_89_fu_1963_p1;
wire   [11:0] zext_ln813_93_fu_1978_p1;
wire   [11:0] zext_ln813_92_fu_1975_p1;
wire   [11:0] add_ln813_39_fu_1981_p2;
wire   [11:0] zext_ln813_96_fu_1994_p1;
wire   [11:0] zext_ln813_44_fu_1825_p1;
wire   [11:0] add_ln813_42_fu_1997_p2;
wire   [12:0] zext_ln813_97_fu_2003_p1;
wire   [12:0] zext_ln813_95_fu_1991_p1;
wire   [12:0] add_ln813_43_fu_2007_p2;
wire   [13:0] zext_ln813_98_fu_2013_p1;
wire   [13:0] zext_ln813_94_fu_1987_p1;
wire   [11:0] zext_ln813_101_fu_2026_p1;
wire   [11:0] zext_ln813_100_fu_2023_p1;
wire   [11:0] add_ln813_48_fu_2029_p2;
wire   [11:0] zext_ln813_104_fu_2042_p1;
wire   [11:0] zext_ln813_103_fu_2039_p1;
wire   [11:0] add_ln813_51_fu_2045_p2;
wire   [12:0] zext_ln813_105_fu_2051_p1;
wire   [12:0] zext_ln813_102_fu_2035_p1;
wire   [11:0] zext_ln813_108_fu_2064_p1;
wire   [11:0] zext_ln813_107_fu_2061_p1;
wire   [11:0] add_ln813_55_fu_2067_p2;
wire   [11:0] zext_ln813_111_fu_2080_p1;
wire   [11:0] zext_ln813_61_fu_1829_p1;
wire   [11:0] add_ln813_58_fu_2083_p2;
wire   [12:0] zext_ln813_112_fu_2089_p1;
wire   [12:0] zext_ln813_110_fu_2077_p1;
wire   [12:0] add_ln813_59_fu_2093_p2;
wire   [13:0] zext_ln813_113_fu_2099_p1;
wire   [13:0] zext_ln813_109_fu_2073_p1;
wire   [9:0] shl_ln818_14_fu_2109_p3;
wire   [13:0] zext_ln813_71_fu_2120_p1;
wire   [13:0] zext_ln813_75_fu_2128_p1;
wire   [13:0] add_ln813_8_fu_2123_p2;
wire   [13:0] add_ln813_13_fu_2131_p2;
wire   [14:0] zext_ln813_68_fu_2137_p1;
wire   [14:0] zext_ln813_15_fu_2116_p1;
wire   [14:0] zext_ln813_76_fu_2147_p1;
wire   [14:0] add_ln813_14_fu_2141_p2;
wire   [14:0] zext_ln813_79_fu_2156_p1;
wire   [14:0] add_ln813_16_fu_2150_p2;
wire   [14:0] zext_ln813_87_fu_2165_p1;
wire   [14:0] add_ln813_20_fu_2159_p2;
wire   [14:0] zext_ln813_114_fu_2177_p1;
wire   [14:0] zext_ln813_106_fu_2174_p1;
wire   [9:0] shl_ln818_30_fu_2186_p3;
wire   [15:0] zext_ln813_69_fu_2197_p1;
wire   [15:0] zext_ln813_31_fu_2193_p1;
wire   [15:0] zext_ln813_88_fu_2206_p1;
wire   [15:0] add_ln813_30_fu_2200_p2;
wire   [15:0] zext_ln813_91_fu_2215_p1;
wire   [15:0] add_ln813_32_fu_2209_p2;
wire   [15:0] zext_ln813_99_fu_2224_p1;
wire   [15:0] add_ln813_36_fu_2218_p2;
wire   [15:0] zext_ln813_115_fu_2233_p1;
wire   [15:0] add_ln813_45_fu_2227_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln813_10_reg_2312[10 : 4] <= add_ln813_10_fu_1605_p2[10 : 4];
        add_ln813_15_reg_2317[10 : 4] <= add_ln813_15_fu_1611_p2[10 : 4];
        add_ln813_17_reg_2322[10 : 4] <= add_ln813_17_fu_1617_p2[10 : 4];
        add_ln813_18_reg_2327[10 : 4] <= add_ln813_18_fu_1623_p2[10 : 4];
        add_ln813_21_reg_2332[10 : 4] <= add_ln813_21_fu_1629_p2[10 : 4];
        add_ln813_22_reg_2337[10 : 4] <= add_ln813_22_fu_1635_p2[10 : 4];
        add_ln813_24_reg_2342[10 : 4] <= add_ln813_24_fu_1641_p2[10 : 4];
        add_ln813_25_reg_2347[10 : 4] <= add_ln813_25_fu_1647_p2[10 : 4];
        add_ln813_31_reg_2352[10 : 4] <= add_ln813_31_fu_1653_p2[10 : 4];
        add_ln813_33_reg_2357[10 : 4] <= add_ln813_33_fu_1659_p2[10 : 4];
        add_ln813_34_reg_2362[10 : 4] <= add_ln813_34_fu_1665_p2[10 : 4];
        add_ln813_37_reg_2367[10 : 4] <= add_ln813_37_fu_1671_p2[10 : 4];
        add_ln813_38_reg_2372[10 : 4] <= add_ln813_38_fu_1677_p2[10 : 4];
        add_ln813_3_reg_2297[10 : 4] <= add_ln813_3_fu_1587_p2[10 : 4];
        add_ln813_40_reg_2377[10 : 4] <= add_ln813_40_fu_1683_p2[10 : 4];
        add_ln813_41_reg_2382[10 : 4] <= add_ln813_41_fu_1689_p2[10 : 4];
        add_ln813_46_reg_2387[10 : 4] <= add_ln813_46_fu_1695_p2[10 : 4];
        add_ln813_47_reg_2392[10 : 4] <= add_ln813_47_fu_1701_p2[10 : 4];
        add_ln813_49_reg_2397[10 : 4] <= add_ln813_49_fu_1707_p2[10 : 4];
        add_ln813_50_reg_2402[10 : 4] <= add_ln813_50_fu_1713_p2[10 : 4];
        add_ln813_53_reg_2407[10 : 4] <= add_ln813_53_fu_1719_p2[10 : 4];
        add_ln813_54_reg_2412[10 : 4] <= add_ln813_54_fu_1725_p2[10 : 4];
        add_ln813_56_reg_2417[10 : 4] <= add_ln813_56_fu_1731_p2[10 : 4];
        add_ln813_57_reg_2422[10 : 4] <= add_ln813_57_fu_1737_p2[10 : 4];
        add_ln813_7_reg_2302[10 : 4] <= add_ln813_7_fu_1593_p2[10 : 4];
        add_ln813_9_reg_2307[10 : 4] <= add_ln813_9_fu_1599_p2[10 : 4];
        add_ln813_reg_2292[10 : 4] <= add_ln813_fu_1581_p2[10 : 4];
        tmp_159_reg_2287 <= {{layer22_out_dout[371:366]}};
        trunc_ln43_11_reg_2257 <= {{layer22_out_dout[77:72]}};
        trunc_ln43_14_reg_2262 <= {{layer22_out_dout[95:90]}};
        trunc_ln43_27_reg_2267 <= {{layer22_out_dout[173:168]}};
        trunc_ln43_2_reg_2242 <= {{layer22_out_dout[23:18]}};
        trunc_ln43_30_reg_2272 <= {{layer22_out_dout[191:186]}};
        trunc_ln43_3_reg_2247 <= {{layer22_out_dout[29:24]}};
        trunc_ln43_43_reg_2277 <= {{layer22_out_dout[269:264]}};
        trunc_ln43_6_reg_2252 <= {{layer22_out_dout[47:42]}};
        trunc_ln818_reg_2282 <= trunc_ln818_fu_889_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln813_12_reg_2432[12 : 4] <= add_ln813_12_fu_1897_p2[12 : 4];
        add_ln813_19_reg_2437[11 : 4] <= add_ln813_19_fu_1909_p2[11 : 4];
        add_ln813_28_reg_2442[13 : 4] <= add_ln813_28_fu_1957_p2[13 : 4];
        add_ln813_35_reg_2447[11 : 4] <= add_ln813_35_fu_1969_p2[11 : 4];
        add_ln813_44_reg_2452[13 : 4] <= add_ln813_44_fu_2017_p2[13 : 4];
        add_ln813_52_reg_2457[12 : 4] <= add_ln813_52_fu_2055_p2[12 : 4];
        add_ln813_60_reg_2462[13 : 4] <= add_ln813_60_fu_2103_p2[13 : 4];
        add_ln813_6_reg_2427[13 : 4] <= add_ln813_6_fu_1875_p2[13 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln813_29_reg_2467[14 : 4] <= add_ln813_29_fu_2168_p2[14 : 4];
        add_ln813_61_reg_2472[14 : 4] <= add_ln813_61_fu_2180_p2[14 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        res_V_reg_2477[15 : 4] <= res_V_fu_2236_p2[15 : 4];
    end
end

always @ (*) begin
    if (((layer22_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((output_r_full_n == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer22_out_blk_n = layer22_out_empty_n;
    end else begin
        layer22_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer22_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer22_out_read = 1'b1;
    end else begin
        layer22_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_r_blk_n = output_r_full_n;
    end else begin
        output_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_write = 1'b1;
    end else begin
        output_r_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((layer22_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_10_fu_1605_p2 = (zext_ln813_13_fu_1397_p1 + zext_ln813_14_fu_1401_p1);

assign add_ln813_11_fu_1887_p2 = (zext_ln813_73_fu_1884_p1 + zext_ln813_12_fu_1817_p1);

assign add_ln813_12_fu_1897_p2 = (zext_ln813_74_fu_1893_p1 + zext_ln813_72_fu_1881_p1);

assign add_ln813_13_fu_2131_p2 = (zext_ln813_75_fu_2128_p1 + add_ln813_8_fu_2123_p2);

assign add_ln813_14_fu_2141_p2 = (zext_ln813_68_fu_2137_p1 + zext_ln813_15_fu_2116_p1);

assign add_ln813_15_fu_1611_p2 = (zext_ln813_16_fu_1405_p1 + zext_ln813_17_fu_1409_p1);

assign add_ln813_16_fu_2150_p2 = (zext_ln813_76_fu_2147_p1 + add_ln813_14_fu_2141_p2);

assign add_ln813_17_fu_1617_p2 = (zext_ln813_18_fu_1413_p1 + zext_ln813_19_fu_1417_p1);

assign add_ln813_18_fu_1623_p2 = (zext_ln813_20_fu_1421_p1 + zext_ln813_21_fu_1425_p1);

assign add_ln813_19_fu_1909_p2 = (zext_ln813_78_fu_1906_p1 + zext_ln813_77_fu_1903_p1);

assign add_ln813_1_fu_1836_p2 = (zext_ln813_64_fu_1833_p1 + zext_ln813_fu_1801_p1);

assign add_ln813_20_fu_2159_p2 = (zext_ln813_79_fu_2156_p1 + add_ln813_16_fu_2150_p2);

assign add_ln813_21_fu_1629_p2 = (zext_ln813_22_fu_1429_p1 + zext_ln813_23_fu_1433_p1);

assign add_ln813_22_fu_1635_p2 = (zext_ln813_24_fu_1437_p1 + zext_ln813_25_fu_1441_p1);

assign add_ln813_23_fu_1921_p2 = (zext_ln813_81_fu_1918_p1 + zext_ln813_80_fu_1915_p1);

assign add_ln813_24_fu_1641_p2 = (zext_ln813_26_fu_1445_p1 + zext_ln813_27_fu_1449_p1);

assign add_ln813_25_fu_1647_p2 = (zext_ln813_29_fu_1453_p1 + zext_ln813_30_fu_1457_p1);

assign add_ln813_26_fu_1937_p2 = (zext_ln813_84_fu_1934_p1 + zext_ln813_28_fu_1821_p1);

assign add_ln813_27_fu_1947_p2 = (zext_ln813_85_fu_1943_p1 + zext_ln813_83_fu_1931_p1);

assign add_ln813_28_fu_1957_p2 = (zext_ln813_86_fu_1953_p1 + zext_ln813_82_fu_1927_p1);

assign add_ln813_29_fu_2168_p2 = (zext_ln813_87_fu_2165_p1 + add_ln813_20_fu_2159_p2);

assign add_ln813_2_fu_1846_p2 = (zext_ln813_65_fu_1842_p1 + zext_ln813_3_fu_1805_p1);

assign add_ln813_30_fu_2200_p2 = (zext_ln813_69_fu_2197_p1 + zext_ln813_31_fu_2193_p1);

assign add_ln813_31_fu_1653_p2 = (zext_ln813_32_fu_1461_p1 + zext_ln813_33_fu_1465_p1);

assign add_ln813_32_fu_2209_p2 = (zext_ln813_88_fu_2206_p1 + add_ln813_30_fu_2200_p2);

assign add_ln813_33_fu_1659_p2 = (zext_ln813_34_fu_1469_p1 + zext_ln813_35_fu_1473_p1);

assign add_ln813_34_fu_1665_p2 = (zext_ln813_36_fu_1477_p1 + zext_ln813_37_fu_1481_p1);

assign add_ln813_35_fu_1969_p2 = (zext_ln813_90_fu_1966_p1 + zext_ln813_89_fu_1963_p1);

assign add_ln813_36_fu_2218_p2 = (zext_ln813_91_fu_2215_p1 + add_ln813_32_fu_2209_p2);

assign add_ln813_37_fu_1671_p2 = (zext_ln813_38_fu_1485_p1 + zext_ln813_39_fu_1489_p1);

assign add_ln813_38_fu_1677_p2 = (zext_ln813_40_fu_1493_p1 + zext_ln813_41_fu_1497_p1);

assign add_ln813_39_fu_1981_p2 = (zext_ln813_93_fu_1978_p1 + zext_ln813_92_fu_1975_p1);

assign add_ln813_3_fu_1587_p2 = (zext_ln813_5_fu_1373_p1 + zext_ln813_6_fu_1377_p1);

assign add_ln813_40_fu_1683_p2 = (zext_ln813_42_fu_1501_p1 + zext_ln813_43_fu_1505_p1);

assign add_ln813_41_fu_1689_p2 = (zext_ln813_45_fu_1509_p1 + zext_ln813_46_fu_1513_p1);

assign add_ln813_42_fu_1997_p2 = (zext_ln813_96_fu_1994_p1 + zext_ln813_44_fu_1825_p1);

assign add_ln813_43_fu_2007_p2 = (zext_ln813_97_fu_2003_p1 + zext_ln813_95_fu_1991_p1);

assign add_ln813_44_fu_2017_p2 = (zext_ln813_98_fu_2013_p1 + zext_ln813_94_fu_1987_p1);

assign add_ln813_45_fu_2227_p2 = (zext_ln813_99_fu_2224_p1 + add_ln813_36_fu_2218_p2);

assign add_ln813_46_fu_1695_p2 = (zext_ln813_47_fu_1517_p1 + zext_ln813_48_fu_1521_p1);

assign add_ln813_47_fu_1701_p2 = (zext_ln813_49_fu_1525_p1 + zext_ln813_50_fu_1529_p1);

assign add_ln813_48_fu_2029_p2 = (zext_ln813_101_fu_2026_p1 + zext_ln813_100_fu_2023_p1);

assign add_ln813_49_fu_1707_p2 = (zext_ln813_51_fu_1533_p1 + zext_ln813_52_fu_1537_p1);

assign add_ln813_4_fu_1855_p2 = (zext_ln813_66_fu_1852_p1 + zext_ln813_4_fu_1809_p1);

assign add_ln813_50_fu_1713_p2 = (zext_ln813_53_fu_1541_p1 + zext_ln813_54_fu_1545_p1);

assign add_ln813_51_fu_2045_p2 = (zext_ln813_104_fu_2042_p1 + zext_ln813_103_fu_2039_p1);

assign add_ln813_52_fu_2055_p2 = (zext_ln813_105_fu_2051_p1 + zext_ln813_102_fu_2035_p1);

assign add_ln813_53_fu_1719_p2 = (zext_ln813_55_fu_1549_p1 + zext_ln813_56_fu_1553_p1);

assign add_ln813_54_fu_1725_p2 = (zext_ln813_57_fu_1557_p1 + zext_ln813_58_fu_1561_p1);

assign add_ln813_55_fu_2067_p2 = (zext_ln813_108_fu_2064_p1 + zext_ln813_107_fu_2061_p1);

assign add_ln813_56_fu_1731_p2 = (zext_ln813_59_fu_1565_p1 + zext_ln813_60_fu_1569_p1);

assign add_ln813_57_fu_1737_p2 = (zext_ln813_62_fu_1573_p1 + zext_ln813_63_fu_1577_p1);

assign add_ln813_58_fu_2083_p2 = (zext_ln813_111_fu_2080_p1 + zext_ln813_61_fu_1829_p1);

assign add_ln813_59_fu_2093_p2 = (zext_ln813_112_fu_2089_p1 + zext_ln813_110_fu_2077_p1);

assign add_ln813_5_fu_1865_p2 = (zext_ln813_70_fu_1861_p1 + add_ln813_2_fu_1846_p2);

assign add_ln813_60_fu_2103_p2 = (zext_ln813_113_fu_2099_p1 + zext_ln813_109_fu_2073_p1);

assign add_ln813_61_fu_2180_p2 = (zext_ln813_114_fu_2177_p1 + zext_ln813_106_fu_2174_p1);

assign add_ln813_6_fu_1875_p2 = (zext_ln813_67_fu_1871_p1 + zext_ln813_7_fu_1813_p1);

assign add_ln813_7_fu_1593_p2 = (zext_ln813_8_fu_1381_p1 + zext_ln813_9_fu_1385_p1);

assign add_ln813_8_fu_2123_p2 = (zext_ln813_71_fu_2120_p1 + add_ln813_6_reg_2427);

assign add_ln813_9_fu_1599_p2 = (zext_ln813_10_fu_1389_p1 + zext_ln813_11_fu_1393_p1);

assign add_ln813_fu_1581_p2 = (zext_ln813_2_fu_1369_p1 + zext_ln813_1_fu_1365_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((layer22_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign output_r_din = res_V_reg_2477;

assign res_V_fu_2236_p2 = (zext_ln813_115_fu_2233_p1 + add_ln813_45_fu_2227_p2);

assign shl_ln818_10_fu_949_p3 = {{trunc_ln43_10_fu_399_p4}, {4'd0}};

assign shl_ln818_11_fu_1764_p3 = {{trunc_ln43_11_reg_2257}, {4'd0}};

assign shl_ln818_12_fu_957_p3 = {{trunc_ln43_12_fu_419_p4}, {4'd0}};

assign shl_ln818_13_fu_965_p3 = {{trunc_ln43_13_fu_429_p4}, {4'd0}};

assign shl_ln818_14_fu_2109_p3 = {{trunc_ln43_14_reg_2262}, {4'd0}};

assign shl_ln818_15_fu_973_p3 = {{trunc_ln43_15_fu_449_p4}, {4'd0}};

assign shl_ln818_16_fu_981_p3 = {{trunc_ln43_16_fu_459_p4}, {4'd0}};

assign shl_ln818_17_fu_989_p3 = {{trunc_ln43_17_fu_469_p4}, {4'd0}};

assign shl_ln818_18_fu_997_p3 = {{trunc_ln43_18_fu_479_p4}, {4'd0}};

assign shl_ln818_19_fu_1005_p3 = {{trunc_ln43_19_fu_489_p4}, {4'd0}};

assign shl_ln818_1_fu_893_p3 = {{trunc_ln43_s_fu_299_p4}, {4'd0}};

assign shl_ln818_20_fu_1013_p3 = {{trunc_ln43_20_fu_499_p4}, {4'd0}};

assign shl_ln818_21_fu_1021_p3 = {{trunc_ln43_21_fu_509_p4}, {4'd0}};

assign shl_ln818_22_fu_1029_p3 = {{trunc_ln43_22_fu_519_p4}, {4'd0}};

assign shl_ln818_23_fu_1037_p3 = {{trunc_ln43_23_fu_529_p4}, {4'd0}};

assign shl_ln818_24_fu_1045_p3 = {{trunc_ln43_24_fu_539_p4}, {4'd0}};

assign shl_ln818_25_fu_1053_p3 = {{trunc_ln43_25_fu_549_p4}, {4'd0}};

assign shl_ln818_26_fu_1061_p3 = {{trunc_ln43_26_fu_559_p4}, {4'd0}};

assign shl_ln818_27_fu_1771_p3 = {{trunc_ln43_27_reg_2267}, {4'd0}};

assign shl_ln818_28_fu_1069_p3 = {{trunc_ln43_28_fu_579_p4}, {4'd0}};

assign shl_ln818_29_fu_1077_p3 = {{trunc_ln43_29_fu_589_p4}, {4'd0}};

assign shl_ln818_2_fu_901_p3 = {{trunc_ln43_1_fu_309_p4}, {4'd0}};

assign shl_ln818_30_fu_2186_p3 = {{trunc_ln43_30_reg_2272}, {4'd0}};

assign shl_ln818_31_fu_1085_p3 = {{trunc_ln43_31_fu_609_p4}, {4'd0}};

assign shl_ln818_32_fu_1093_p3 = {{trunc_ln43_32_fu_619_p4}, {4'd0}};

assign shl_ln818_33_fu_1101_p3 = {{trunc_ln43_33_fu_629_p4}, {4'd0}};

assign shl_ln818_34_fu_1109_p3 = {{trunc_ln43_34_fu_639_p4}, {4'd0}};

assign shl_ln818_35_fu_1117_p3 = {{trunc_ln43_35_fu_649_p4}, {4'd0}};

assign shl_ln818_36_fu_1125_p3 = {{trunc_ln43_36_fu_659_p4}, {4'd0}};

assign shl_ln818_37_fu_1133_p3 = {{trunc_ln43_37_fu_669_p4}, {4'd0}};

assign shl_ln818_38_fu_1141_p3 = {{trunc_ln43_38_fu_679_p4}, {4'd0}};

assign shl_ln818_39_fu_1149_p3 = {{trunc_ln43_39_fu_689_p4}, {4'd0}};

assign shl_ln818_3_fu_1743_p3 = {{trunc_ln43_2_reg_2242}, {4'd0}};

assign shl_ln818_40_fu_1157_p3 = {{trunc_ln43_40_fu_699_p4}, {4'd0}};

assign shl_ln818_41_fu_1165_p3 = {{trunc_ln43_41_fu_709_p4}, {4'd0}};

assign shl_ln818_42_fu_1173_p3 = {{trunc_ln43_42_fu_719_p4}, {4'd0}};

assign shl_ln818_43_fu_1778_p3 = {{trunc_ln43_43_reg_2277}, {4'd0}};

assign shl_ln818_44_fu_1181_p3 = {{trunc_ln43_44_fu_739_p4}, {4'd0}};

assign shl_ln818_45_fu_1189_p3 = {{trunc_ln43_45_fu_749_p4}, {4'd0}};

assign shl_ln818_46_fu_1197_p3 = {{trunc_ln43_46_fu_759_p4}, {4'd0}};

assign shl_ln818_47_fu_1205_p3 = {{trunc_ln43_47_fu_769_p4}, {4'd0}};

assign shl_ln818_48_fu_1213_p3 = {{trunc_ln43_48_fu_779_p4}, {4'd0}};

assign shl_ln818_49_fu_1221_p3 = {{trunc_ln43_49_fu_789_p4}, {4'd0}};

assign shl_ln818_4_fu_1750_p3 = {{trunc_ln43_3_reg_2247}, {4'd0}};

assign shl_ln818_50_fu_1229_p3 = {{trunc_ln43_50_fu_799_p4}, {4'd0}};

assign shl_ln818_51_fu_1237_p3 = {{trunc_ln43_51_fu_809_p4}, {4'd0}};

assign shl_ln818_52_fu_1245_p3 = {{trunc_ln43_52_fu_819_p4}, {4'd0}};

assign shl_ln818_53_fu_1253_p3 = {{trunc_ln43_53_fu_829_p4}, {4'd0}};

assign shl_ln818_54_fu_1261_p3 = {{trunc_ln43_54_fu_839_p4}, {4'd0}};

assign shl_ln818_55_fu_1269_p3 = {{trunc_ln43_55_fu_849_p4}, {4'd0}};

assign shl_ln818_56_fu_1277_p3 = {{trunc_ln43_56_fu_859_p4}, {4'd0}};

assign shl_ln818_57_fu_1285_p3 = {{trunc_ln43_57_fu_869_p4}, {4'd0}};

assign shl_ln818_58_fu_1293_p3 = {{trunc_ln43_58_fu_879_p4}, {4'd0}};

assign shl_ln818_59_fu_1311_p3 = {{tmp_158_fu_1301_p4}, {4'd0}};

assign shl_ln818_5_fu_909_p3 = {{trunc_ln43_4_fu_339_p4}, {4'd0}};

assign shl_ln818_60_fu_1785_p3 = {{tmp_159_reg_2287}, {4'd0}};

assign shl_ln818_61_fu_1339_p3 = {{tmp_160_fu_1329_p4}, {4'd0}};

assign shl_ln818_62_fu_1357_p3 = {{tmp_161_fu_1347_p4}, {4'd0}};

assign shl_ln818_6_fu_917_p3 = {{trunc_ln43_5_fu_349_p4}, {4'd0}};

assign shl_ln818_7_fu_1757_p3 = {{trunc_ln43_6_reg_2252}, {4'd0}};

assign shl_ln818_8_fu_925_p3 = {{trunc_ln43_7_fu_369_p4}, {4'd0}};

assign shl_ln818_9_fu_933_p3 = {{trunc_ln43_8_fu_379_p4}, {4'd0}};

assign shl_ln818_s_fu_941_p3 = {{trunc_ln43_9_fu_389_p4}, {4'd0}};

assign tmp_158_fu_1301_p4 = {{layer22_out_dout[365:360]}};

assign tmp_160_fu_1329_p4 = {{layer22_out_dout[377:372]}};

assign tmp_161_fu_1347_p4 = {{layer22_out_dout[383:378]}};

assign trunc_ln43_10_fu_399_p4 = {{layer22_out_dout[71:66]}};

assign trunc_ln43_12_fu_419_p4 = {{layer22_out_dout[83:78]}};

assign trunc_ln43_13_fu_429_p4 = {{layer22_out_dout[89:84]}};

assign trunc_ln43_15_fu_449_p4 = {{layer22_out_dout[101:96]}};

assign trunc_ln43_16_fu_459_p4 = {{layer22_out_dout[107:102]}};

assign trunc_ln43_17_fu_469_p4 = {{layer22_out_dout[113:108]}};

assign trunc_ln43_18_fu_479_p4 = {{layer22_out_dout[119:114]}};

assign trunc_ln43_19_fu_489_p4 = {{layer22_out_dout[125:120]}};

assign trunc_ln43_1_fu_309_p4 = {{layer22_out_dout[17:12]}};

assign trunc_ln43_20_fu_499_p4 = {{layer22_out_dout[131:126]}};

assign trunc_ln43_21_fu_509_p4 = {{layer22_out_dout[137:132]}};

assign trunc_ln43_22_fu_519_p4 = {{layer22_out_dout[143:138]}};

assign trunc_ln43_23_fu_529_p4 = {{layer22_out_dout[149:144]}};

assign trunc_ln43_24_fu_539_p4 = {{layer22_out_dout[155:150]}};

assign trunc_ln43_25_fu_549_p4 = {{layer22_out_dout[161:156]}};

assign trunc_ln43_26_fu_559_p4 = {{layer22_out_dout[167:162]}};

assign trunc_ln43_28_fu_579_p4 = {{layer22_out_dout[179:174]}};

assign trunc_ln43_29_fu_589_p4 = {{layer22_out_dout[185:180]}};

assign trunc_ln43_31_fu_609_p4 = {{layer22_out_dout[197:192]}};

assign trunc_ln43_32_fu_619_p4 = {{layer22_out_dout[203:198]}};

assign trunc_ln43_33_fu_629_p4 = {{layer22_out_dout[209:204]}};

assign trunc_ln43_34_fu_639_p4 = {{layer22_out_dout[215:210]}};

assign trunc_ln43_35_fu_649_p4 = {{layer22_out_dout[221:216]}};

assign trunc_ln43_36_fu_659_p4 = {{layer22_out_dout[227:222]}};

assign trunc_ln43_37_fu_669_p4 = {{layer22_out_dout[233:228]}};

assign trunc_ln43_38_fu_679_p4 = {{layer22_out_dout[239:234]}};

assign trunc_ln43_39_fu_689_p4 = {{layer22_out_dout[245:240]}};

assign trunc_ln43_40_fu_699_p4 = {{layer22_out_dout[251:246]}};

assign trunc_ln43_41_fu_709_p4 = {{layer22_out_dout[257:252]}};

assign trunc_ln43_42_fu_719_p4 = {{layer22_out_dout[263:258]}};

assign trunc_ln43_44_fu_739_p4 = {{layer22_out_dout[275:270]}};

assign trunc_ln43_45_fu_749_p4 = {{layer22_out_dout[281:276]}};

assign trunc_ln43_46_fu_759_p4 = {{layer22_out_dout[287:282]}};

assign trunc_ln43_47_fu_769_p4 = {{layer22_out_dout[293:288]}};

assign trunc_ln43_48_fu_779_p4 = {{layer22_out_dout[299:294]}};

assign trunc_ln43_49_fu_789_p4 = {{layer22_out_dout[305:300]}};

assign trunc_ln43_4_fu_339_p4 = {{layer22_out_dout[35:30]}};

assign trunc_ln43_50_fu_799_p4 = {{layer22_out_dout[311:306]}};

assign trunc_ln43_51_fu_809_p4 = {{layer22_out_dout[317:312]}};

assign trunc_ln43_52_fu_819_p4 = {{layer22_out_dout[323:318]}};

assign trunc_ln43_53_fu_829_p4 = {{layer22_out_dout[329:324]}};

assign trunc_ln43_54_fu_839_p4 = {{layer22_out_dout[335:330]}};

assign trunc_ln43_55_fu_849_p4 = {{layer22_out_dout[341:336]}};

assign trunc_ln43_56_fu_859_p4 = {{layer22_out_dout[347:342]}};

assign trunc_ln43_57_fu_869_p4 = {{layer22_out_dout[353:348]}};

assign trunc_ln43_58_fu_879_p4 = {{layer22_out_dout[359:354]}};

assign trunc_ln43_5_fu_349_p4 = {{layer22_out_dout[41:36]}};

assign trunc_ln43_7_fu_369_p4 = {{layer22_out_dout[53:48]}};

assign trunc_ln43_8_fu_379_p4 = {{layer22_out_dout[59:54]}};

assign trunc_ln43_9_fu_389_p4 = {{layer22_out_dout[65:60]}};

assign trunc_ln43_s_fu_299_p4 = {{layer22_out_dout[11:6]}};

assign trunc_ln818_fu_889_p1 = layer22_out_dout[5:0];

assign zext_ln813_100_fu_2023_p1 = add_ln813_46_reg_2387;

assign zext_ln813_101_fu_2026_p1 = add_ln813_47_reg_2392;

assign zext_ln813_102_fu_2035_p1 = add_ln813_48_fu_2029_p2;

assign zext_ln813_103_fu_2039_p1 = add_ln813_49_reg_2397;

assign zext_ln813_104_fu_2042_p1 = add_ln813_50_reg_2402;

assign zext_ln813_105_fu_2051_p1 = add_ln813_51_fu_2045_p2;

assign zext_ln813_106_fu_2174_p1 = add_ln813_52_reg_2457;

assign zext_ln813_107_fu_2061_p1 = add_ln813_53_reg_2407;

assign zext_ln813_108_fu_2064_p1 = add_ln813_54_reg_2412;

assign zext_ln813_109_fu_2073_p1 = add_ln813_55_fu_2067_p2;

assign zext_ln813_10_fu_1389_p1 = shl_ln818_s_fu_941_p3;

assign zext_ln813_110_fu_2077_p1 = add_ln813_56_reg_2417;

assign zext_ln813_111_fu_2080_p1 = add_ln813_57_reg_2422;

assign zext_ln813_112_fu_2089_p1 = add_ln813_58_fu_2083_p2;

assign zext_ln813_113_fu_2099_p1 = add_ln813_59_fu_2093_p2;

assign zext_ln813_114_fu_2177_p1 = add_ln813_60_reg_2462;

assign zext_ln813_115_fu_2233_p1 = add_ln813_61_reg_2472;

assign zext_ln813_11_fu_1393_p1 = shl_ln818_10_fu_949_p3;

assign zext_ln813_12_fu_1817_p1 = shl_ln818_11_fu_1764_p3;

assign zext_ln813_13_fu_1397_p1 = shl_ln818_12_fu_957_p3;

assign zext_ln813_14_fu_1401_p1 = shl_ln818_13_fu_965_p3;

assign zext_ln813_15_fu_2116_p1 = shl_ln818_14_fu_2109_p3;

assign zext_ln813_16_fu_1405_p1 = shl_ln818_15_fu_973_p3;

assign zext_ln813_17_fu_1409_p1 = shl_ln818_16_fu_981_p3;

assign zext_ln813_18_fu_1413_p1 = shl_ln818_17_fu_989_p3;

assign zext_ln813_19_fu_1417_p1 = shl_ln818_18_fu_997_p3;

assign zext_ln813_1_fu_1365_p1 = shl_ln818_1_fu_893_p3;

assign zext_ln813_20_fu_1421_p1 = shl_ln818_19_fu_1005_p3;

assign zext_ln813_21_fu_1425_p1 = shl_ln818_20_fu_1013_p3;

assign zext_ln813_22_fu_1429_p1 = shl_ln818_21_fu_1021_p3;

assign zext_ln813_23_fu_1433_p1 = shl_ln818_22_fu_1029_p3;

assign zext_ln813_24_fu_1437_p1 = shl_ln818_23_fu_1037_p3;

assign zext_ln813_25_fu_1441_p1 = shl_ln818_24_fu_1045_p3;

assign zext_ln813_26_fu_1445_p1 = shl_ln818_25_fu_1053_p3;

assign zext_ln813_27_fu_1449_p1 = shl_ln818_26_fu_1061_p3;

assign zext_ln813_28_fu_1821_p1 = shl_ln818_27_fu_1771_p3;

assign zext_ln813_29_fu_1453_p1 = shl_ln818_28_fu_1069_p3;

assign zext_ln813_2_fu_1369_p1 = shl_ln818_2_fu_901_p3;

assign zext_ln813_30_fu_1457_p1 = shl_ln818_29_fu_1077_p3;

assign zext_ln813_31_fu_2193_p1 = shl_ln818_30_fu_2186_p3;

assign zext_ln813_32_fu_1461_p1 = shl_ln818_31_fu_1085_p3;

assign zext_ln813_33_fu_1465_p1 = shl_ln818_32_fu_1093_p3;

assign zext_ln813_34_fu_1469_p1 = shl_ln818_33_fu_1101_p3;

assign zext_ln813_35_fu_1473_p1 = shl_ln818_34_fu_1109_p3;

assign zext_ln813_36_fu_1477_p1 = shl_ln818_35_fu_1117_p3;

assign zext_ln813_37_fu_1481_p1 = shl_ln818_36_fu_1125_p3;

assign zext_ln813_38_fu_1485_p1 = shl_ln818_37_fu_1133_p3;

assign zext_ln813_39_fu_1489_p1 = shl_ln818_38_fu_1141_p3;

assign zext_ln813_3_fu_1805_p1 = shl_ln818_3_fu_1743_p3;

assign zext_ln813_40_fu_1493_p1 = shl_ln818_39_fu_1149_p3;

assign zext_ln813_41_fu_1497_p1 = shl_ln818_40_fu_1157_p3;

assign zext_ln813_42_fu_1501_p1 = shl_ln818_41_fu_1165_p3;

assign zext_ln813_43_fu_1505_p1 = shl_ln818_42_fu_1173_p3;

assign zext_ln813_44_fu_1825_p1 = shl_ln818_43_fu_1778_p3;

assign zext_ln813_45_fu_1509_p1 = shl_ln818_44_fu_1181_p3;

assign zext_ln813_46_fu_1513_p1 = shl_ln818_45_fu_1189_p3;

assign zext_ln813_47_fu_1517_p1 = shl_ln818_46_fu_1197_p3;

assign zext_ln813_48_fu_1521_p1 = shl_ln818_47_fu_1205_p3;

assign zext_ln813_49_fu_1525_p1 = shl_ln818_48_fu_1213_p3;

assign zext_ln813_4_fu_1809_p1 = shl_ln818_4_fu_1750_p3;

assign zext_ln813_50_fu_1529_p1 = shl_ln818_49_fu_1221_p3;

assign zext_ln813_51_fu_1533_p1 = shl_ln818_50_fu_1229_p3;

assign zext_ln813_52_fu_1537_p1 = shl_ln818_51_fu_1237_p3;

assign zext_ln813_53_fu_1541_p1 = shl_ln818_52_fu_1245_p3;

assign zext_ln813_54_fu_1545_p1 = shl_ln818_53_fu_1253_p3;

assign zext_ln813_55_fu_1549_p1 = shl_ln818_54_fu_1261_p3;

assign zext_ln813_56_fu_1553_p1 = shl_ln818_55_fu_1269_p3;

assign zext_ln813_57_fu_1557_p1 = shl_ln818_56_fu_1277_p3;

assign zext_ln813_58_fu_1561_p1 = shl_ln818_57_fu_1285_p3;

assign zext_ln813_59_fu_1565_p1 = shl_ln818_58_fu_1293_p3;

assign zext_ln813_5_fu_1373_p1 = shl_ln818_5_fu_909_p3;

assign zext_ln813_60_fu_1569_p1 = shl_ln818_59_fu_1311_p3;

assign zext_ln813_61_fu_1829_p1 = shl_ln818_60_fu_1785_p3;

assign zext_ln813_62_fu_1573_p1 = shl_ln818_61_fu_1339_p3;

assign zext_ln813_63_fu_1577_p1 = shl_ln818_62_fu_1357_p3;

assign zext_ln813_64_fu_1833_p1 = add_ln813_reg_2292;

assign zext_ln813_65_fu_1842_p1 = add_ln813_1_fu_1836_p2;

assign zext_ln813_66_fu_1852_p1 = add_ln813_3_reg_2297;

assign zext_ln813_67_fu_1871_p1 = add_ln813_5_fu_1865_p2;

assign zext_ln813_68_fu_2137_p1 = add_ln813_13_fu_2131_p2;

assign zext_ln813_69_fu_2197_p1 = add_ln813_29_reg_2467;

assign zext_ln813_6_fu_1377_p1 = shl_ln818_6_fu_917_p3;

assign zext_ln813_70_fu_1861_p1 = add_ln813_4_fu_1855_p2;

assign zext_ln813_71_fu_2120_p1 = add_ln813_7_reg_2302;

assign zext_ln813_72_fu_1881_p1 = add_ln813_9_reg_2307;

assign zext_ln813_73_fu_1884_p1 = add_ln813_10_reg_2312;

assign zext_ln813_74_fu_1893_p1 = add_ln813_11_fu_1887_p2;

assign zext_ln813_75_fu_2128_p1 = add_ln813_12_reg_2432;

assign zext_ln813_76_fu_2147_p1 = add_ln813_15_reg_2317;

assign zext_ln813_77_fu_1903_p1 = add_ln813_17_reg_2322;

assign zext_ln813_78_fu_1906_p1 = add_ln813_18_reg_2327;

assign zext_ln813_79_fu_2156_p1 = add_ln813_19_reg_2437;

assign zext_ln813_7_fu_1813_p1 = shl_ln818_7_fu_1757_p3;

assign zext_ln813_80_fu_1915_p1 = add_ln813_21_reg_2332;

assign zext_ln813_81_fu_1918_p1 = add_ln813_22_reg_2337;

assign zext_ln813_82_fu_1927_p1 = add_ln813_23_fu_1921_p2;

assign zext_ln813_83_fu_1931_p1 = add_ln813_24_reg_2342;

assign zext_ln813_84_fu_1934_p1 = add_ln813_25_reg_2347;

assign zext_ln813_85_fu_1943_p1 = add_ln813_26_fu_1937_p2;

assign zext_ln813_86_fu_1953_p1 = add_ln813_27_fu_1947_p2;

assign zext_ln813_87_fu_2165_p1 = add_ln813_28_reg_2442;

assign zext_ln813_88_fu_2206_p1 = add_ln813_31_reg_2352;

assign zext_ln813_89_fu_1963_p1 = add_ln813_33_reg_2357;

assign zext_ln813_8_fu_1381_p1 = shl_ln818_8_fu_925_p3;

assign zext_ln813_90_fu_1966_p1 = add_ln813_34_reg_2362;

assign zext_ln813_91_fu_2215_p1 = add_ln813_35_reg_2447;

assign zext_ln813_92_fu_1975_p1 = add_ln813_37_reg_2367;

assign zext_ln813_93_fu_1978_p1 = add_ln813_38_reg_2372;

assign zext_ln813_94_fu_1987_p1 = add_ln813_39_fu_1981_p2;

assign zext_ln813_95_fu_1991_p1 = add_ln813_40_reg_2377;

assign zext_ln813_96_fu_1994_p1 = add_ln813_41_reg_2382;

assign zext_ln813_97_fu_2003_p1 = add_ln813_42_fu_1997_p2;

assign zext_ln813_98_fu_2013_p1 = add_ln813_43_fu_2007_p2;

assign zext_ln813_99_fu_2224_p1 = add_ln813_44_reg_2452;

assign zext_ln813_9_fu_1385_p1 = shl_ln818_9_fu_933_p3;

assign zext_ln813_cast_fu_1792_p4 = {{{{1'd1}, {trunc_ln818_reg_2282}}}, {4'd0}};

assign zext_ln813_fu_1801_p1 = zext_ln813_cast_fu_1792_p4;

always @ (posedge ap_clk) begin
    add_ln813_reg_2292[3:0] <= 4'b0000;
    add_ln813_3_reg_2297[3:0] <= 4'b0000;
    add_ln813_7_reg_2302[3:0] <= 4'b0000;
    add_ln813_9_reg_2307[3:0] <= 4'b0000;
    add_ln813_10_reg_2312[3:0] <= 4'b0000;
    add_ln813_15_reg_2317[3:0] <= 4'b0000;
    add_ln813_17_reg_2322[3:0] <= 4'b0000;
    add_ln813_18_reg_2327[3:0] <= 4'b0000;
    add_ln813_21_reg_2332[3:0] <= 4'b0000;
    add_ln813_22_reg_2337[3:0] <= 4'b0000;
    add_ln813_24_reg_2342[3:0] <= 4'b0000;
    add_ln813_25_reg_2347[3:0] <= 4'b0000;
    add_ln813_31_reg_2352[3:0] <= 4'b0000;
    add_ln813_33_reg_2357[3:0] <= 4'b0000;
    add_ln813_34_reg_2362[3:0] <= 4'b0000;
    add_ln813_37_reg_2367[3:0] <= 4'b0000;
    add_ln813_38_reg_2372[3:0] <= 4'b0000;
    add_ln813_40_reg_2377[3:0] <= 4'b0000;
    add_ln813_41_reg_2382[3:0] <= 4'b0000;
    add_ln813_46_reg_2387[3:0] <= 4'b0000;
    add_ln813_47_reg_2392[3:0] <= 4'b0000;
    add_ln813_49_reg_2397[3:0] <= 4'b0000;
    add_ln813_50_reg_2402[3:0] <= 4'b0000;
    add_ln813_53_reg_2407[3:0] <= 4'b0000;
    add_ln813_54_reg_2412[3:0] <= 4'b0000;
    add_ln813_56_reg_2417[3:0] <= 4'b0000;
    add_ln813_57_reg_2422[3:0] <= 4'b0000;
    add_ln813_6_reg_2427[3:0] <= 4'b0000;
    add_ln813_12_reg_2432[3:0] <= 4'b0000;
    add_ln813_19_reg_2437[3:0] <= 4'b0000;
    add_ln813_28_reg_2442[3:0] <= 4'b0000;
    add_ln813_35_reg_2447[3:0] <= 4'b0000;
    add_ln813_44_reg_2452[3:0] <= 4'b0000;
    add_ln813_52_reg_2457[3:0] <= 4'b0000;
    add_ln813_60_reg_2462[3:0] <= 4'b0000;
    add_ln813_29_reg_2467[3:0] <= 4'b0000;
    add_ln813_61_reg_2472[3:0] <= 4'b0000;
    res_V_reg_2477[3:0] <= 4'b0000;
end

endmodule //alveo_hls4ml_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_1u_config23_s
