Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id zz2dKt5RO2p7WAgAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Wed, 24 Jun 2026 05:41:18 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id E9ECA6BB253
	for <lists+amd-gfx@lfdr.de>; Wed, 24 Jun 2026 05:41:17 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=amd.com header.s=selector1 header.b=VnGtVWqZ;
	spf=pass (mail.lfdr.de: domain of amd-gfx-bounces@lists.freedesktop.org designates 131.252.210.177 as permitted sender) smtp.mailfrom=amd-gfx-bounces@lists.freedesktop.org;
	dmarc=pass (policy=quarantine) header.from=amd.com;
	arc=pass ("microsoft.com:s=arcselector10001:i=1")
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7D9C210EAF4;
	Wed, 24 Jun 2026 03:41:16 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from DM5PR21CU001.outbound.protection.outlook.com
 (mail-centralusazon11011060.outbound.protection.outlook.com [52.101.62.60])
 by gabe.freedesktop.org (Postfix) with ESMTPS id F2CC910ED56
 for <amd-gfx@lists.freedesktop.org>; Wed, 24 Jun 2026 03:41:14 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=RyDcTAqtZUwdcXFHm2YYjGuZ5HjeoaCo2AVMahxXWlPChlcBMpWM8bo2Chg1kWQVchaU0wxxRPnStNci+7CbaAPyP9zsp21mcxlcplrP1Nchwz2Pg2Y0dEXUR6IHiw8WY6vWRKnDccLgsBYr9i7VsSKyBKGKBQ7n5eIlt/GYi8I9ZkDt/D5m/6TcxmbXg0uMdEQOOyToV3ZulgfuLkukeUlJ4Sq8U8ONfvJVxuRQOIR8FGz07v6d+bdXrhjLjdFXPTW4BkkudwjwRZnWZO19bHP6bTvb/pABYvkUT0i9hcNyw6aNYo1H2IO4Omg7DaaRGTgwUYHd1XuZT/hnlGlZ/g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=9TtyF9VGrUG8QvEBF7AUhAaoGKA2NkB+2C9/Fdy7pfY=;
 b=Kj7hjW3MkQTZoNKY7yBMva/Oj+GTpjyamHbL7Cv7uKvTM4wmRuS4KKb2siBOashBwwr45xvpsVwVMD36jdslbrI+NGqGpJXzQzn5guXTCkE8PkFirKeIdxL5g4E/Ud9O4jLV+xFdSdHtNx6BO3afI4q28+klhHRxm27VVJcPgQyN216ybz0vayd1+M/g4Nj2T8MM7b90/2jqTnI4Vnr4DE8EVCO1PDlpIYWoF/h9VG/x+cnKZ6doE0V+QA02nTxQfenxtxq6kRXDx3QZ9ojwMxjtTdpWxDXCOOH+J88SCYzomNDzHYzhFtab8dBBmsXH5L5TsMFvCyR5Lp365ErHfA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=9TtyF9VGrUG8QvEBF7AUhAaoGKA2NkB+2C9/Fdy7pfY=;
 b=VnGtVWqZTkUp1LazADBcXBfYSN8TldfcSQAl6+xZlGQJ6XtSKaI2tFm351rTQZSm31qS9pr+nGe0iQ3b+JB5b9gP/1JS0DhFwUVBeUXd5LQSdEgcw/rxQmXgI7c/cE3SlSAgY7xqLeDIMxBLQ8xqPGjQifZQaljXF34ku7q1dLQ=
Received: from DM4PR12MB5038.namprd12.prod.outlook.com (2603:10b6:5:389::18)
 by DS0PR12MB8787.namprd12.prod.outlook.com (2603:10b6:8:14e::21) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.139.20; Wed, 24 Jun
 2026 03:41:08 +0000
Received: from DM4PR12MB5038.namprd12.prod.outlook.com
 ([fe80::3c29:3d93:2028:85c4]) by DM4PR12MB5038.namprd12.prod.outlook.com
 ([fe80::3c29:3d93:2028:85c4%6]) with mapi id 15.21.0139.018; Wed, 24 Jun 2026
 03:41:08 +0000
From: "Kamal, Asad" <Asad.Kamal@amd.com>
To: "Wang, Yang(Kevin)" <KevinYang.Wang@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
CC: "Deucher, Alexander" <Alexander.Deucher@amd.com>, "Zhang, Hawking"
 <Hawking.Zhang@amd.com>, "Feng, Kenneth" <Kenneth.Feng@amd.com>
Subject: RE: [PATCH v2 1/3] drm/amd/pm: Validate Vega10 PPTable subtable bounds
Thread-Topic: [PATCH v2 1/3] drm/amd/pm: Validate Vega10 PPTable subtable
 bounds
Thread-Index: AQHdAxchoPWX7nGAwEeHAIsnuoEumbZNEERA
Date: Wed, 24 Jun 2026 03:41:08 +0000
Message-ID: <DM4PR12MB50388886E83932EF0A77CDBD8EED2@DM4PR12MB5038.namprd12.prod.outlook.com>
References: <20260623134917.443011-1-kevinyang.wang@amd.com>
In-Reply-To: <20260623134917.443011-1-kevinyang.wang@amd.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_Enabled=True;
 MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
 MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_SetDate=2026-06-24T03:40:38.0000000Z;
 MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_Name=AMD General
 v26; MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_ContentBits=3;
 MSIP_Label_198e8dea-a4f3-4850-b16a-fd6d2b1302b4_Method=Standard
x-ms-publictraffictype: Email
x-ms-traffictypediagnostic: DM4PR12MB5038:EE_|DS0PR12MB8787:EE_
x-ms-office365-filtering-correlation-id: 277852a3-c4e8-4afa-e549-08ded1a26dac
x-ms-exchange-senderadcheck: 1
x-ms-exchange-antispam-relay: 0
x-microsoft-antispam: BCL:0;
 ARA:13230040|376014|1800799024|366016|23010399003|56012099006|3023799007|11063799006|22082099003|38070700021|18002099003;
x-microsoft-antispam-message-info: q5KrQ/NFQ4XW2wNWYzMkCrSb6c41vlauGBwr4a80Mxurvny9gLa9jaG5lxUYAd20hrPe6jFzwcRpzdC0vJBQ53+IgSeViJ/Dd4xyeyY/TVB6TmERj678pwPOwbPyFbKi2VKilpTJvr6DHq+PM4FrGH20DDTqg7GglZnxFQNvs9AsPACTkVxH1ouMUniR1sTYjflFJKrN3TF2dlN4MMucULXfiZJKUMXt6LHfTjU77oo0P+cKfOqu2tRDS28eLvqKibKLzYOV+UGMVSAJ4bQNM1RXRMVnNBPUGhFrA9qwyhyKl2fxul1vq5dYdrA5HnUrqCZRxLUbDSg8zrpOPhWIGzuqtS3Ha+l/yI7lEUmy7Adt8SpYPlvQkDlo6uEj+zkYczsQ4ir591ctVXDGj/iF0eyNHmYfNd1oY/gZ+V9FSJis5NM0LFS8HL4+BULxuqc7vaxDM+25H/ZWvNWta/peiPwTD1abzxmommTYtNWKMFgfdtttkSMZf21yuw70VappbshwpkCfxwVTRUnfYfXLd4X3dx63vt4vh3GmdzaHbfWlY+zhmlq4Qi4fnKJFgsWPpgWTDAxTsszC/mjfJ0RhosyXasFDz/RroAa6feHNgOIeeqyLc6hDVnLHH4wGb54hlenCm7hwH4bzqIKO2CEHzNChEyMNyw13wRGw/pziYU+YuNsDOztQvK7kpTQufuhpHWwAK1TppX8vE/yla0qZmA==
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM4PR12MB5038.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(13230040)(376014)(1800799024)(366016)(23010399003)(56012099006)(3023799007)(11063799006)(22082099003)(38070700021)(18002099003);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?BhMVY6MovmPcSpgdzDdB+5rEKSDRqhkYfzIfmsOsO0D2lRiFUZm2M83Fpmht?=
 =?us-ascii?Q?7hvhIonBM0NGER2kyeBq3H2xvDb7G7hrTDIQZ/YssbUNcl6FaK1+pRG3xoV9?=
 =?us-ascii?Q?L7b9BU+3Xe/3DZ9fqfxbCUGFqC4KEH5O8zoFLiNGvHuMt1RJn+RpHXJzr3SQ?=
 =?us-ascii?Q?K0zNUOCSSuUVflSBTa22vVlbpLQFM84V9jWdms/rVNAqq41WARARA+9PISZW?=
 =?us-ascii?Q?8HLbfK1Pqi1ih4SHmsie9HT7wwzXVc08jaYZRe2Jyo1X0yG5Hxw6qaM1k9J0?=
 =?us-ascii?Q?UFVJert6Wpgsq+BLII2RdmQ4BiaLWKg+ff+2k5vpn9Q+IGituodpLr7RKRII?=
 =?us-ascii?Q?VYq9bij42tlJhSPMe4wt5SDNjwJnv/yOltoZREPOwAaKJB15rpdZlOMuOuvh?=
 =?us-ascii?Q?P3WSu1PLDNmTV0c9tFxZtIcl9gFvGCZDpGdmKtYMy00Jb8CJbOwE3W11MUST?=
 =?us-ascii?Q?T4C7vZIC6fisWVFKBMEYhkrfUJzf/uHypBx8Nxi5kT+rWi/8z5c49ahAX4nH?=
 =?us-ascii?Q?EUVMSYh4W5uLaW82p4sJlVcS/tC/qN4rk3zKNWHfkhtpQZCs+6ME2UH+MUOD?=
 =?us-ascii?Q?3xFHoWTR9WyRWv6NVd1tdSxOVmOwgsqNqn9wUG3egZLzP1TE+pCpmR7Y57VC?=
 =?us-ascii?Q?Wrw8FOvxv/0DL+dTjueL373VGThhHhG5AVSLc5eSAl50R7zYn8B+89pGCsCD?=
 =?us-ascii?Q?o5h7BZSFml1F14pfmRiBiH+BSSfkbGNkCAcjM+XqAnOUdK0toRR3keG/wEKR?=
 =?us-ascii?Q?3L2gZPBp8KKraLl1lJQxwOyvO8FyecHseI6u494eOA4kE+bOEoluWq61GSUG?=
 =?us-ascii?Q?bmR/Ly3iRk9/HBPiG2yht+E5BlvfgZM4hq0DN3THaRP+/shnhP0LG9ZIzT82?=
 =?us-ascii?Q?4qumW2CMjZmxAiZm7x5A+x0tmZyZRNZG2Mae2rFSFrY9cbR04e4tJQdAkIIu?=
 =?us-ascii?Q?bkWVd17yUnRhSavddV4bxugIdJ+4HUYDCOeDUyW7lAEKcVzAejxGoNoY2bDz?=
 =?us-ascii?Q?etIVTSimhqOTyrmiJC8rewaGQYY0Q1fTtcmJgo5jwPc//rE0BfhxMRjEu3ns?=
 =?us-ascii?Q?2nKSl8mNj3/vBzeuaAdLDjjFbKhBlUkj6yzndXXTblw7GeHPLzdp0L96pREO?=
 =?us-ascii?Q?GvyWQODHuUt5RSaVy2DZX/IS575ZCQaPEEaD83Y7HK3P7el4DBDBzNA2rmpZ?=
 =?us-ascii?Q?9TR8ogw1wCuiuq4SKoJbXZjNKs63O2J3ybJIvhSLHwaT/+C52q3RC1fB4V4h?=
 =?us-ascii?Q?PSE8dMFSxvoYDLBS3PALr8DNSltKgSIDzXGGvGZpJL8kjf9EaJkZ4W9WjBHb?=
 =?us-ascii?Q?Uz2/EcOL/5ujLq89p4ZkLsND1PCIRcu9yzHnlHIiaytmBU9otINOdlPYHwrJ?=
 =?us-ascii?Q?p5GKuSVC6RTQSa/ANNQgYDqQGS7YdPH9DToqY1Opr84rd1amBXjKntsbrpMf?=
 =?us-ascii?Q?5XT4Yd8e9Kn2ATxb8QYRHLQNIyUJpbrVraEiE+KFsUN7yZ4++xWQssVS4aoU?=
 =?us-ascii?Q?EB6+cVCFWiDSgb1y7gUNb2Gurh7T3azcCMJkYRWzr5lwLprX8geF+l0IXfHm?=
 =?us-ascii?Q?z8SuetarJ7Hu3qliLrG1aneZhvVrCFySp7FuMiYbrteoMYIdL4nAAcTCESY6?=
 =?us-ascii?Q?rYLqND20OXFGxFeCeuCBxzSdBiyd03dqVPbYU7PsGLZKfzXY9DRywZMO7UNN?=
 =?us-ascii?Q?/3XUYAHcgYVDQdrl69C7FV2Q88AEOk/Fj8+bmvGEM0PMR+WQ?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM4PR12MB5038.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 277852a3-c4e8-4afa-e549-08ded1a26dac
X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Jun 2026 03:41:08.7682 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: FjZtGY86ePc7UeGWvw5XR/vA7qiR/f8g8e72yamPSY6yRCmHownxubcWwLM93xVHk3D+vba3WcZxEyKYMVDwZg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB8787
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	MAILLIST(-0.20)[mailman];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_RECIPIENTS(0.00)[m:KevinYang.Wang@amd.com,m:Alexander.Deucher@amd.com,m:Hawking.Zhang@amd.com,m:Kenneth.Feng@amd.com,s:lists@lfdr.de];
	FROM_HAS_DN(0.00)[];
	TO_DN_EQ_ADDR_SOME(0.00)[];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[Asad.Kamal@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	TO_DN_SOME(0.00)[];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCPT_COUNT_FIVE(0.00)[5];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[Asad.Kamal@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	DKIM_TRACE(0.00)[amd.com:+];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MISSING_XM_UA(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	DBL_BLOCKED_OPENRESOLVER(0.00)[amd.com:dkim,amd.com:email,amd.com:from_mime,lists.freedesktop.org:from_smtp,lists.freedesktop.org:email,gabe.freedesktop.org:rdns,gabe.freedesktop.org:helo,DM4PR12MB5038.namprd12.prod.outlook.com:mid]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: E9ECA6BB253

AMD General

Series is Reviewed-by:

Asad Kamal <asad.kamal@amd.com>

Thanks & Regards
Asad

-----Original Message-----
From: Wang, Yang(Kevin) <KevinYang.Wang@amd.com>
Sent: Tuesday, June 23, 2026 7:19 PM
To: amd-gfx@lists.freedesktop.org
Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Zhang, Hawking <Hawking=
.Zhang@amd.com>; Feng, Kenneth <Kenneth.Feng@amd.com>; Kamal, Asad <Asad.Ka=
mal@amd.com>
Subject: [PATCH v2 1/3] drm/amd/pm: Validate Vega10 PPTable subtable bounds

v1:
Vega10 PPTable parsing uses VBIOS-provided offsets, revision fields and ent=
ry counts to locate subtables. Malformed data can otherwise drive out-of-bo=
unds reads from soft_pp_table_size, and voltage lookup tables can overrun t=
heir fixed-size destination arrays.

Add shared bounds helpers and validate fixed-size subtables, dynamic entry =
arrays and revision-specific layouts before consuming thermal, fan, power-t=
une, clock dependency, PCIE, hard-limit and voltage lookup data.

v2:
if ucRevId is not matched, fallback to default table size instead of return=
ing -EINVAL.

Signed-off-by: Yang Wang <kevinyang.wang@amd.com>
---
 .../powerplay/hwmgr/vega10_processpptables.c  | 564 ++++++++++++++----
 1 file changed, 459 insertions(+), 105 deletions(-)

diff --git a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_processpptables.=
c b/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_processpptables.c
index 64cff9f4850a..63fa6b937d9e 100644
--- a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_processpptables.c
+++ b/drivers/gpu/drm/amd/pm/powerplay/hwmgr/vega10_processpptables.c
@@ -63,6 +63,46 @@ static const void *get_powerplay_table(struct pp_hwmgr *=
hwmgr)
        return table_address;
 }

+static bool vega10_pp_table_has_space(struct pp_hwmgr *hwmgr, size_t offse=
t,
+                                     size_t size)
+{
+       size_t table_size =3D hwmgr->soft_pp_table_size;
+
+       return offset <=3D table_size && size <=3D table_size - offset; }
+
+static int get_vega10_subtable(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               u16 table_offset, size_t table_size, const void **table) {
+       PP_ASSERT_WITH_CODE((table_offset !=3D 0),
+                           "Invalid PowerPlay Table!", return -1);
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       *table =3D (const void *)(((unsigned long)powerplay_table) +
+table_offset);
+
+       return 0;
+}
+
+static int validate_vega10_table_entries(struct pp_hwmgr *hwmgr,
+               u16 table_offset, size_t entries_offset,
+               u8 num_entries, size_t entry_size)
+{
+       size_t table_size;
+
+       PP_ASSERT_WITH_CODE((num_entries !=3D 0),
+                           "Invalid PowerPlay Table!", return -1);
+
+       table_size =3D entries_offset + num_entries * entry_size;
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       return 0;
+}
+
 static int get_vega10_state_array(struct pp_hwmgr *hwmgr,
        const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
        const ATOM_Vega10_State_Array **state_array) @@ -102,6 +142,293 @@ =
static int get_vega10_state_array(struct pp_hwmgr *hwmgr,
        return 0;
 }

+static int get_vega10_gfxclk_dependency_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const ATOM_Vega10_GFXCLK_Dependency_Table **gfxclk_dep_tabl=
e) {
+       const ATOM_Vega10_GFXCLK_Dependency_Table *table;
+       u16 table_offset;
+       size_t table_size;
+       size_t entry_size;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usGfxclkDependencyTab=
leOffset);
+       if (!table_offset)
+               return -EINVAL;
+
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      sizeof(*table))),
+                           "Invalid PowerPlay Table!", return -1);
+
+       table =3D (const ATOM_Vega10_GFXCLK_Dependency_Table *)
+               (((unsigned long)powerplay_table) + table_offset);
+       PP_ASSERT_WITH_CODE((table->ucNumEntries !=3D 0),
+                           "Invalid PowerPlay Table!", return -1);
+
+       if (table->ucRevId =3D=3D 0)
+               entry_size =3D sizeof(ATOM_Vega10_GFXCLK_Dependency_Record)=
;
+       else if (table->ucRevId =3D=3D 1)
+               entry_size =3D sizeof(ATOM_Vega10_GFXCLK_Dependency_Record_=
V2);
+       else
+               PP_ASSERT_WITH_CODE(false,
+                       "Unsupported GFXClockDependencyTable Revision!",
+                       return -EINVAL);
+
+       table_size =3D offsetof(ATOM_Vega10_GFXCLK_Dependency_Table, entrie=
s) +
+               table->ucNumEntries * entry_size;
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       *gfxclk_dep_table =3D table;
+
+       return 0;
+}
+
+static int get_vega10_clk_dependency_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               u16 table_offset,
+               const ATOM_Vega10_SOCCLK_Dependency_Table **clk_dep_table) =
{
+       const ATOM_Vega10_SOCCLK_Dependency_Table *table;
+       int ret;
+
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       ret =3D validate_vega10_table_entries(hwmgr, table_offset,
+                                           offsetof(ATOM_Vega10_SOCCLK_Dep=
endency_Table,
+                                                    entries),
+                                           table->ucNumEntries,
+                                           sizeof(ATOM_Vega10_CLK_Dependen=
cy_Record));
+       if (ret)
+               return ret;
+
+       *clk_dep_table =3D table;
+
+       return 0;
+}
+
+static int get_vega10_mclk_dependency_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const ATOM_Vega10_MCLK_Dependency_Table **mclk_dep_table) {
+       const ATOM_Vega10_MCLK_Dependency_Table *table;
+       u16 table_offset;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usMclkDependencyTable=
Offset);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       ret =3D validate_vega10_table_entries(hwmgr, table_offset,
+                                           offsetof(ATOM_Vega10_MCLK_Depen=
dency_Table,
+                                                    entries),
+                                           table->ucNumEntries,
+                                           sizeof(ATOM_Vega10_MCLK_Depende=
ncy_Record));
+       if (ret)
+               return ret;
+
+       *mclk_dep_table =3D table;
+
+       return 0;
+}
+
+static int get_vega10_mm_dependency_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const ATOM_Vega10_MM_Dependency_Table **mm_dep_table) {
+       const ATOM_Vega10_MM_Dependency_Table *table;
+       u16 table_offset;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usMMDependencyTableOf=
fset);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       ret =3D validate_vega10_table_entries(hwmgr, table_offset,
+                                           offsetof(ATOM_Vega10_MM_Depende=
ncy_Table,
+                                                    entries),
+                                           table->ucNumEntries,
+                                           sizeof(ATOM_Vega10_MM_Dependenc=
y_Record));
+       if (ret)
+               return ret;
+
+       *mm_dep_table =3D table;
+
+       return 0;
+}
+
+static int get_vega10_pcie_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const Vega10_PPTable_Generic_SubTable_Header **pcie_table) =
{
+       const ATOM_Vega10_PCIE_Table *table;
+       u16 table_offset;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usPCIETableOffset);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       if (!table->ucNumEntries) {
+               *pcie_table =3D (const Vega10_PPTable_Generic_SubTable_Head=
er *)table;
+               return 0;
+       }
+
+       ret =3D validate_vega10_table_entries(hwmgr, table_offset,
+                                           offsetof(ATOM_Vega10_PCIE_Table=
,
+                                                    entries),
+                                           table->ucNumEntries,
+                                           sizeof(ATOM_Vega10_PCIE_Record)=
);
+       if (ret)
+               return ret;
+
+       *pcie_table =3D (const Vega10_PPTable_Generic_SubTable_Header *)tab=
le;
+
+       return 0;
+}
+
+static int get_vega10_hard_limit_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const ATOM_Vega10_Hard_Limit_Table **hard_limit_table) {
+       const ATOM_Vega10_Hard_Limit_Table *table;
+       u16 table_offset;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usHardLimitTableOffse=
t);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       ret =3D validate_vega10_table_entries(hwmgr, table_offset,
+                                           offsetof(ATOM_Vega10_Hard_Limit=
_Table,
+                                                    entries),
+                                           table->ucNumEntries,
+                                           sizeof(ATOM_Vega10_Hard_Limit_R=
ecord));
+       if (ret)
+               return ret;
+
+       *hard_limit_table =3D table;
+
+       return 0;
+}
+
+static int get_vega10_thermal_controller_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const ATOM_Vega10_Thermal_Controller **thermal_controller) =
{
+       u16 table_offset;
+
+       table_offset =3D
+le16_to_cpu(powerplay_table->usThermalControllerOffset);
+
+       return get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                  sizeof(**thermal_controller),
+                                  (const void **)thermal_controller); }
+
+static int get_vega10_fan_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const Vega10_PPTable_Generic_SubTable_Header **fan_table) {
+       const Vega10_PPTable_Generic_SubTable_Header *header;
+       u16 table_offset;
+       size_t table_size;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usFanTableOffset);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*header), (const void **)&header);
+       if (ret)
+               return ret;
+
+       if (header->ucRevId =3D=3D 10)
+               table_size =3D sizeof(ATOM_Vega10_Fan_Table);
+       else if (header->ucRevId =3D=3D 0xb)
+               table_size =3D sizeof(ATOM_Vega10_Fan_Table_V2);
+       else if (header->ucRevId > 0xb)
+               table_size =3D sizeof(ATOM_Vega10_Fan_Table_V3);
+       else
+               table_size =3D sizeof(*header);
+
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       *fan_table =3D header;
+
+       return 0;
+}
+
+static int get_vega10_power_tune_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               const Vega10_PPTable_Generic_SubTable_Header **power_tune_t=
able) {
+       const Vega10_PPTable_Generic_SubTable_Header *header;
+       u16 table_offset;
+       size_t table_size;
+       int ret;
+
+       table_offset =3D le16_to_cpu(powerplay_table->usPowerTuneTableOffse=
t);
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*header), (const void **)&header);
+       if (ret)
+               return ret;
+
+       if (header->ucRevId =3D=3D 5)
+               table_size =3D sizeof(ATOM_Vega10_PowerTune_Table);
+       else if (header->ucRevId =3D=3D 6)
+               table_size =3D sizeof(ATOM_Vega10_PowerTune_Table_V2);
+       else
+               table_size =3D sizeof(ATOM_Vega10_PowerTune_Table_V3);
+
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       *power_tune_table =3D header;
+
+       return 0;
+}
+
+static int get_vega10_voltage_lookup_table(struct pp_hwmgr *hwmgr,
+               const ATOM_Vega10_POWERPLAYTABLE *powerplay_table,
+               u16 table_offset, uint32_t max_levels,
+               const ATOM_Vega10_Voltage_Lookup_Table **lookup_table) {
+       const ATOM_Vega10_Voltage_Lookup_Table *table;
+       size_t table_size;
+       int ret;
+
+       ret =3D get_vega10_subtable(hwmgr, powerplay_table, table_offset,
+                                 sizeof(*table), (const void **)&table);
+       if (ret)
+               return ret;
+
+       PP_ASSERT_WITH_CODE((table->ucNumEntries !=3D 0 &&
+                            table->ucNumEntries <=3D max_levels),
+                           "Invalid PowerPlay Table!", return -1);
+
+       table_size =3D offsetof(ATOM_Vega10_Voltage_Lookup_Table, entries) =
+
+               table->ucNumEntries * sizeof(ATOM_Vega10_Voltage_Lookup_Rec=
ord);
+       PP_ASSERT_WITH_CODE((vega10_pp_table_has_space(hwmgr, table_offset,
+                                                      table_size)),
+                           "Invalid PowerPlay Table!", return -1);
+
+       *lookup_table =3D table;
+
+       return 0;
+}
+
 static int check_powerplay_tables(struct pp_hwmgr *hwmgr,
        const ATOM_Vega10_POWERPLAYTABLE *powerplay_table)  { @@ -149,14 +4=
76,16 @@ static int init_thermal_controller(
        const ATOM_Vega10_Fan_Table *fan_table_v1;
        const ATOM_Vega10_Fan_Table_V2 *fan_table_v2;
        const ATOM_Vega10_Fan_Table_V3 *fan_table_v3;
-
-       thermal_controller =3D (ATOM_Vega10_Thermal_Controller *)
-                       (((unsigned long)powerplay_table) +
-                       le16_to_cpu(powerplay_table->usThermalControllerOff=
set));
+       int ret;

        PP_ASSERT_WITH_CODE((powerplay_table->usThermalControllerOffset !=
=3D 0),
                        "Thermal controller table not set!", return -EINVAL=
);

+       ret =3D get_vega10_thermal_controller_table(hwmgr, powerplay_table,
+                                                 &thermal_controller);
+       if (ret)
+               return ret;
+
        hwmgr->thermal_controller.ucType =3D thermal_controller->ucType;
        hwmgr->thermal_controller.ucI2cLine =3D thermal_controller->ucI2cLi=
ne;
        hwmgr->thermal_controller.ucI2cAddress =3D thermal_controller->ucI2=
cAddress; @@ -185,9 +514,9 @@ static int init_thermal_controller(
        if (!powerplay_table->usFanTableOffset)
                return 0;

-       header =3D (const Vega10_PPTable_Generic_SubTable_Header *)
-                       (((unsigned long)powerplay_table) +
-                       le16_to_cpu(powerplay_table->usFanTableOffset));
+       ret =3D get_vega10_fan_table(hwmgr, powerplay_table, &header);
+       if (ret)
+               return ret;

        if (header->ucRevId =3D=3D 10) {
                fan_table_v1 =3D (ATOM_Vega10_Fan_Table *)header; @@ -332,1=
2 +661,15 @@ static int init_over_drive_limits(
                struct pp_hwmgr *hwmgr,
                const ATOM_Vega10_POWERPLAYTABLE *powerplay_table)  {
-       const ATOM_Vega10_GFXCLK_Dependency_Table *gfxclk_dep_table =3D
-                       (const ATOM_Vega10_GFXCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usGfxclkDependencyTabl=
eOffset));
+       const ATOM_Vega10_GFXCLK_Dependency_Table *gfxclk_dep_table;
        bool is_acg_enabled =3D false;
        ATOM_Vega10_GFXCLK_Dependency_Record_V2 *patom_record_v2;
+       int ret;
+
+       ret =3D get_vega10_gfxclk_dependency_table(hwmgr, powerplay_table,
+                                                &gfxclk_dep_table);
+       if (ret)
+               return ret;

        if (gfxclk_dep_table->ucRevId =3D=3D 1) {
                patom_record_v2 =3D
@@ -900,51 +1232,13 @@ static int init_powerplay_extended_tables(
        int result =3D 0;
        struct phm_ppt_v2_information *pp_table_info =3D
                (struct phm_ppt_v2_information *)(hwmgr->pptable);
-
-       const ATOM_Vega10_MM_Dependency_Table *mm_dependency_table =3D
-                       (const ATOM_Vega10_MM_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usMMDependencyTableOff=
set));
-       const Vega10_PPTable_Generic_SubTable_Header *power_tune_table =3D
-                       (const Vega10_PPTable_Generic_SubTable_Header *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usPowerTuneTableOffset=
));
-       const ATOM_Vega10_SOCCLK_Dependency_Table *socclk_dep_table =3D
-                       (const ATOM_Vega10_SOCCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usSocclkDependencyTabl=
eOffset));
-       const ATOM_Vega10_GFXCLK_Dependency_Table *gfxclk_dep_table =3D
-                       (const ATOM_Vega10_GFXCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usGfxclkDependencyTabl=
eOffset));
-       const ATOM_Vega10_DCEFCLK_Dependency_Table *dcefclk_dep_table =3D
-                       (const ATOM_Vega10_DCEFCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usDcefclkDependencyTab=
leOffset));
-       const ATOM_Vega10_MCLK_Dependency_Table *mclk_dep_table =3D
-                       (const ATOM_Vega10_MCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usMclkDependencyTableO=
ffset));
-       const ATOM_Vega10_Hard_Limit_Table *hard_limits =3D
-                       (const ATOM_Vega10_Hard_Limit_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usHardLimitTableOffset=
));
-       const Vega10_PPTable_Generic_SubTable_Header *pcie_table =3D
-                       (const Vega10_PPTable_Generic_SubTable_Header *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usPCIETableOffset));
-       const ATOM_Vega10_PIXCLK_Dependency_Table *pixclk_dep_table =3D
-                       (const ATOM_Vega10_PIXCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usPixclkDependencyTabl=
eOffset));
-       const ATOM_Vega10_PHYCLK_Dependency_Table *phyclk_dep_table =3D
-                       (const ATOM_Vega10_PHYCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usPhyClkDependencyTabl=
eOffset));
-       const ATOM_Vega10_DISPCLK_Dependency_Table *dispclk_dep_table =3D
-                       (const ATOM_Vega10_DISPCLK_Dependency_Table *)
-                       (((unsigned long) powerplay_table) +
-                       le16_to_cpu(powerplay_table->usDispClkDependencyTab=
leOffset));
+       const ATOM_Vega10_MM_Dependency_Table *mm_dependency_table;
+       const Vega10_PPTable_Generic_SubTable_Header *power_tune_table;
+       const ATOM_Vega10_GFXCLK_Dependency_Table *gfxclk_dep_table;
+       const ATOM_Vega10_MCLK_Dependency_Table *mclk_dep_table;
+       const ATOM_Vega10_Hard_Limit_Table *hard_limits;
+       const Vega10_PPTable_Generic_SubTable_Header *pcie_table;
+       const ATOM_Vega10_SOCCLK_Dependency_Table *clk_dep_table;

        pp_table_info->vdd_dep_on_socclk =3D NULL;
        pp_table_info->vdd_dep_on_sclk =3D NULL; @@ -956,63 +1250,114 @@ st=
atic int init_powerplay_extended_tables(
        pp_table_info->vdd_dep_on_phyclk =3D NULL;
        pp_table_info->vdd_dep_on_dispclk =3D NULL;

-       if (powerplay_table->usMMDependencyTableOffset)
-               result =3D get_mm_clock_voltage_table(hwmgr,
+       if (powerplay_table->usMMDependencyTableOffset) {
+               result =3D get_vega10_mm_dependency_table(hwmgr, powerplay_=
table,
+                                                       &mm_dependency_tabl=
e);
+               if (!result)
+                       result =3D get_mm_clock_voltage_table(hwmgr,
                                &pp_table_info->mm_dep_table,
                                mm_dependency_table);
+       }

-       if (!result && powerplay_table->usPowerTuneTableOffset)
-               result =3D get_tdp_table(hwmgr,
+       if (!result && powerplay_table->usPowerTuneTableOffset) {
+               result =3D get_vega10_power_tune_table(hwmgr, powerplay_tab=
le,
+                                                    &power_tune_table);
+               if (!result)
+                       result =3D get_tdp_table(hwmgr,
                                &pp_table_info->tdp_table,
                                power_tune_table);
+       }

-       if (!result && powerplay_table->usSocclkDependencyTableOffset)
-               result =3D get_socclk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usSocclkDependencyTableOffset) {
+               result =3D get_vega10_clk_dependency_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usSocclkDepend=
encyTableOffset),
+                               &clk_dep_table);
+               if (!result)
+                       result =3D get_socclk_voltage_dependency_table(hwmg=
r,
                                &pp_table_info->vdd_dep_on_socclk,
-                               socclk_dep_table);
+                               (const ATOM_Vega10_SOCCLK_Dependency_Table =
*)
+                               clk_dep_table);
+       }

-       if (!result && powerplay_table->usGfxclkDependencyTableOffset)
-               result =3D get_gfxclk_voltage_dependency_table(hwmgr,
-                               &pp_table_info->vdd_dep_on_sclk,
-                               gfxclk_dep_table);
+       if (!result && powerplay_table->usGfxclkDependencyTableOffset) {
+               result =3D get_vega10_gfxclk_dependency_table(hwmgr,
+                       powerplay_table, &gfxclk_dep_table);
+               if (!result)
+                       result =3D get_gfxclk_voltage_dependency_table(hwmg=
r,
+                                       &pp_table_info->vdd_dep_on_sclk,
+                                       gfxclk_dep_table);
+       }

-       if (!result && powerplay_table->usPixclkDependencyTableOffset)
-               result =3D get_pix_clk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usPixclkDependencyTableOffset) {
+               result =3D get_vega10_clk_dependency_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usPixclkDepend=
encyTableOffset),
+                               &clk_dep_table);
+               if (!result)
+                       result =3D get_pix_clk_voltage_dependency_table(hwm=
gr,
                                &pp_table_info->vdd_dep_on_pixclk,
                                (const ATOM_Vega10_PIXCLK_Dependency_Table =
*)
-                               pixclk_dep_table);
+                               clk_dep_table);
+       }

-       if (!result && powerplay_table->usPhyClkDependencyTableOffset)
-               result =3D get_pix_clk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usPhyClkDependencyTableOffset) {
+               result =3D get_vega10_clk_dependency_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usPhyClkDepend=
encyTableOffset),
+                               &clk_dep_table);
+               if (!result)
+                       result =3D get_pix_clk_voltage_dependency_table(hwm=
gr,
                                &pp_table_info->vdd_dep_on_phyclk,
                                (const ATOM_Vega10_PIXCLK_Dependency_Table =
*)
-                               phyclk_dep_table);
+                               clk_dep_table);
+       }

-       if (!result && powerplay_table->usDispClkDependencyTableOffset)
-               result =3D get_pix_clk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usDispClkDependencyTableOffset) {
+               result =3D get_vega10_clk_dependency_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usDispClkDepen=
dencyTableOffset),
+                               &clk_dep_table);
+               if (!result)
+                       result =3D get_pix_clk_voltage_dependency_table(hwm=
gr,
                                &pp_table_info->vdd_dep_on_dispclk,
                                (const ATOM_Vega10_PIXCLK_Dependency_Table =
*)
-                               dispclk_dep_table);
+                               clk_dep_table);
+       }

-       if (!result && powerplay_table->usDcefclkDependencyTableOffset)
-               result =3D get_dcefclk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usDcefclkDependencyTableOffset) {
+               result =3D get_vega10_clk_dependency_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usDcefclkDepen=
dencyTableOffset),
+                               &clk_dep_table);
+               if (!result)
+                       result =3D get_dcefclk_voltage_dependency_table(hwm=
gr,
                                &pp_table_info->vdd_dep_on_dcefclk,
-                               dcefclk_dep_table);
+                               (const ATOM_Vega10_DCEFCLK_Dependency_Table=
 *)
+                               clk_dep_table);
+       }

-       if (!result && powerplay_table->usMclkDependencyTableOffset)
-               result =3D get_mclk_voltage_dependency_table(hwmgr,
+       if (!result && powerplay_table->usMclkDependencyTableOffset) {
+               result =3D get_vega10_mclk_dependency_table(hwmgr, powerpla=
y_table,
+                                                         &mclk_dep_table);
+               if (!result)
+                       result =3D get_mclk_voltage_dependency_table(hwmgr,
                                &pp_table_info->vdd_dep_on_mclk,
                                mclk_dep_table);
+       }

-       if (!result && powerplay_table->usPCIETableOffset)
-               result =3D get_pcie_table(hwmgr,
+       if (!result && powerplay_table->usPCIETableOffset) {
+               result =3D get_vega10_pcie_table(hwmgr, powerplay_table,
+                                              &pcie_table);
+               if (!result)
+                       result =3D get_pcie_table(hwmgr,
                                &pp_table_info->pcie_table,
                                pcie_table);
+       }

-       if (!result && powerplay_table->usHardLimitTableOffset)
-               result =3D get_hard_limits(hwmgr,
+       if (!result && powerplay_table->usHardLimitTableOffset) {
+               result =3D get_vega10_hard_limit_table(hwmgr, powerplay_tab=
le,
+                                                    &hard_limits);
+               if (!result)
+                       result =3D get_hard_limits(hwmgr,
                                &pp_table_info->max_clock_voltage_on_dc,
                                hard_limits);
+       }

        hwmgr->dyn_state.max_clock_voltage_on_dc.sclk =3D
                        pp_table_info->max_clock_voltage_on_dc.sclk;
@@ -1140,30 +1485,39 @@ static int init_dpm_2_parameters(
        }

        if (powerplay_table->usVddcLookupTableOffset) {
-               const ATOM_Vega10_Voltage_Lookup_Table *vddc_table =3D
-                               (ATOM_Vega10_Voltage_Lookup_Table *)
-                               (((unsigned long)powerplay_table) +
-                               le16_to_cpu(powerplay_table->usVddcLookupTa=
bleOffset));
-               result =3D get_vddc_lookup_table(hwmgr,
-                               &pp_table_info->vddc_lookup_table, vddc_tab=
le, 8);
+               const ATOM_Vega10_Voltage_Lookup_Table *vddc_table;
+
+               result =3D get_vega10_voltage_lookup_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usVddcLookupTa=
bleOffset),
+                               8, &vddc_table);
+               if (!result)
+                       result =3D get_vddc_lookup_table(hwmgr,
+                                       &pp_table_info->vddc_lookup_table,
+                                       vddc_table, 8);
        }

-       if (powerplay_table->usVddmemLookupTableOffset) {
-               const ATOM_Vega10_Voltage_Lookup_Table *vdd_mem_table =3D
-                               (ATOM_Vega10_Voltage_Lookup_Table *)
-                               (((unsigned long)powerplay_table) +
-                               le16_to_cpu(powerplay_table->usVddmemLookup=
TableOffset));
-               result =3D get_vddc_lookup_table(hwmgr,
-                               &pp_table_info->vddmem_lookup_table, vdd_me=
m_table, 4);
+       if (!result && powerplay_table->usVddmemLookupTableOffset) {
+               const ATOM_Vega10_Voltage_Lookup_Table *vdd_mem_table;
+
+               result =3D get_vega10_voltage_lookup_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usVddmemLookup=
TableOffset),
+                               4, &vdd_mem_table);
+               if (!result)
+                       result =3D get_vddc_lookup_table(hwmgr,
+                                       &pp_table_info->vddmem_lookup_table=
,
+                                       vdd_mem_table, 4);
        }

-       if (powerplay_table->usVddciLookupTableOffset) {
-               const ATOM_Vega10_Voltage_Lookup_Table *vddci_table =3D
-                               (ATOM_Vega10_Voltage_Lookup_Table *)
-                               (((unsigned long)powerplay_table) +
-                               le16_to_cpu(powerplay_table->usVddciLookupT=
ableOffset));
-               result =3D get_vddc_lookup_table(hwmgr,
-                               &pp_table_info->vddci_lookup_table, vddci_t=
able, 4);
+       if (!result && powerplay_table->usVddciLookupTableOffset) {
+               const ATOM_Vega10_Voltage_Lookup_Table *vddci_table;
+
+               result =3D get_vega10_voltage_lookup_table(hwmgr, powerplay=
_table,
+                               le16_to_cpu(powerplay_table->usVddciLookupT=
ableOffset),
+                               4, &vddci_table);
+               if (!result)
+                       result =3D get_vddc_lookup_table(hwmgr,
+                                       &pp_table_info->vddci_lookup_table,
+                                       vddci_table, 4);
        }

        return result;
--
2.47.3

