Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c7bf159bcf194132886a7f96b0032f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4_bit_CLA_Adder_behav xil_defaultlib.tb_4_bit_CLA_Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.tb_4_bit_CLA_Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4_bit_CLA_Adder_behav
