{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539914709838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539914709851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 23:05:09 2018 " "Processing started: Thu Oct 18 23:05:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539914709851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914709851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914709851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539914713191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539914713191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738560 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738715 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738740 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738765 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539914738782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738790 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_custom_instruction_master_multi_xconnect " "Found entity 1: nios_nios2_custom_instruction_master_multi_xconnect" {  } { { "nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914738983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914738983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "nios/synthesis/submodules/nios_sysid_qsys_0.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pushButton " "Found entity 1: nios_pushButton" {  } { { "nios/synthesis/submodules/nios_pushButton.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_pushButton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2 " "Found entity 1: nios_nios2" {  } { { "nios/synthesis/submodules/nios_nios2.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_register_bank_a_module " "Found entity 1: nios_nios2_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_cpu_register_bank_b_module " "Found entity 2: nios_nios2_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_cpu_nios2_oci_break " "Found entity 4: nios_nios2_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_cpu_nios2_oci_im " "Found entity 15: nios_nios2_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_cpu_nios2_ocimem " "Found entity 19: nios_nios2_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_cpu_nios2_oci " "Found entity 20: nios_nios2_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_cpu " "Found entity 21: nios_nios2_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_tck " "Found entity 1: nios_nios2_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_test_bench " "Found entity 1: nios_nios2_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_memory " "Found entity 1: nios_memory" {  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_leds " "Found entity 1: nios_leds" {  } { { "nios/synthesis/submodules/nios_leds.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_sim_scfifo_w " "Found entity 1: nios_jtag_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739460 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_scfifo_w " "Found entity 2: nios_jtag_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739460 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_sim_scfifo_r " "Found entity 3: nios_jtag_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739460 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_scfifo_r " "Found entity 4: nios_jtag_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739460 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag " "Found entity 5: nios_jtag" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/lcdcustominstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/lcdcustominstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "nios/synthesis/submodules/LcdCustomInstruction.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/LcdCustomInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdcustominstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdcustominstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "LcdCustomInstruction.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/LcdCustomInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914739529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914739529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios " "Elaborating entity \"nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539914739880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd_0 " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd_0\"" {  } { { "nios/synthesis/nios.v" "lcd_0" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag nios_jtag:jtag " "Elaborating entity \"nios_jtag\" for hierarchy \"nios_jtag:jtag\"" {  } { { "nios/synthesis/nios.v" "jtag" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_scfifo_w nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w " "Elaborating entity \"nios_jtag_scfifo_w\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "the_nios_jtag_scfifo_w" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "wfifo" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914740688 ""}  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914740688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914740864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914740864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914740881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914741072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914741072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914741090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914741193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914741193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914741219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914741384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914741384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914741417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914741678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914741678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914741712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914741911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914741911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_w:the_nios_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914741937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_scfifo_r nios_jtag:jtag\|nios_jtag_scfifo_r:the_nios_jtag_scfifo_r " "Elaborating entity \"nios_jtag_scfifo_r\" for hierarchy \"nios_jtag:jtag\|nios_jtag_scfifo_r:the_nios_jtag_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "the_nios_jtag_scfifo_r" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914742100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "nios_jtag_alt_jtag_atlantic" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914743092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914743182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic " "Instantiated megafunction \"nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914743182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914743182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914743182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914743182 ""}  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914743182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914744621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_jtag:jtag\|alt_jtag_atlantic:nios_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_leds nios_leds:leds " "Elaborating entity \"nios_leds\" for hierarchy \"nios_leds:leds\"" {  } { { "nios/synthesis/nios.v" "leds" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_memory nios_memory:memory " "Elaborating entity \"nios_memory\" for hierarchy \"nios_memory:memory\"" {  } { { "nios/synthesis/nios.v" "memory" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_memory.v" "the_altsyncram" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex " "Parameter \"init_file\" = \"C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5320 " "Parameter \"maximum_depth\" = \"5320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5320 " "Parameter \"numwords_a\" = \"5320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914745693 ""}  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914745693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akn1 " "Found entity 1: altsyncram_akn1" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914745939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914745939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akn1 nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated " "Elaborating entity \"altsyncram_akn1\" for hierarchy \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914745958 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "nios_memory.hex 665 10 " "Width of data items in \"nios_memory.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 665 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 nios_memory.hex " "Data at line (2) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 nios_memory.hex " "Data at line (3) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 nios_memory.hex " "Data at line (4) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 nios_memory.hex " "Data at line (5) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 nios_memory.hex " "Data at line (6) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 nios_memory.hex " "Data at line (7) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 nios_memory.hex " "Data at line (8) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 nios_memory.hex " "Data at line (9) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 nios_memory.hex " "Data at line (10) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 nios_memory.hex " "Data at line (11) of memory initialization file \"nios_memory.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1539914745993 ""}  } { { "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1539914745993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2 nios_nios2:nios2 " "Elaborating entity \"nios_nios2\" for hierarchy \"nios_nios2:nios2\"" {  } { { "nios/synthesis/nios.v" "nios2" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914746991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu nios_nios2:nios2\|nios_nios2_cpu:cpu " "Elaborating entity \"nios_nios2_cpu\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2.v" "cpu" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_test_bench nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_test_bench:the_nios_nios2_cpu_test_bench " "Elaborating entity \"nios_nios2_cpu_test_bench\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_test_bench:the_nios_nios2_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_test_bench" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_register_bank_a_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a " "Elaborating entity \"nios_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_register_bank_a" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914747474 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914747474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914747670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914747670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_register_bank_b_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_b_module:nios_nios2_cpu_register_bank_b " "Elaborating entity \"nios_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_b_module:nios_nios2_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_register_bank_b" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914747866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci " "Elaborating entity \"nios_nios2_cpu_nios2_oci\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_debug nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_debug" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914748362 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914748362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_break nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_break:the_nios_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_break:the_nios_nios2_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_break" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_xbrk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_xbrk:the_nios_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_xbrk:the_nios_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_dbrk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dbrk:the_nios_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dbrk:the_nios_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_itrace nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_itrace:the_nios_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_itrace:the_nios_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_dtrace nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_td_mode nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\|nios_nios2_cpu_nios2_oci_td_mode:nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\|nios_nios2_cpu_nios2_oci_td_mode:nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914748992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo_cnt_inc nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_pib nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_pib:the_nios_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_pib:the_nios_nios2_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_pib" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_im nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_im:the_nios_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_im:the_nios_nios2_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_im" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_avalon_reg nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_avalon_reg:the_nios_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_avalon_reg:the_nios_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_ocimem nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_ocimem" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_ociram_sp_ram_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_ociram_sp_ram" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914749760 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914749760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914749949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914749949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914749967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_wrapper nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_tck nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_tck:the_nios_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_tck:the_nios_nios2_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "the_nios_nios2_cpu_debug_slave_tck" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_sysclk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_sysclk:the_nios_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_sysclk:the_nios_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "the_nios_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "nios_nios2_cpu_debug_slave_phy" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914750833 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914750833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914750981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pushButton nios_pushButton:pushbutton " "Elaborating entity \"nios_pushButton\" for hierarchy \"nios_pushButton:pushbutton\"" {  } { { "nios/synthesis/nios.v" "pushbutton" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0 nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_sysid_qsys_0\" for hierarchy \"nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios/synthesis/nios.v" "sysid_qsys_0" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539914751166 "|nios|altera_customins_master_translator:nios2_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_custom_instruction_master_multi_xconnect nios_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539914751263 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539914751263 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539914751263 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914751966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pushbutton_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pushbutton_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "pushbutton_s1_translator" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914752922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914753981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914754602 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539914756858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.18.23:06:24 Progress: Loading slda87ea362/alt_sld_fab_wrapper_hw.tcl " "2018.10.18.23:06:24 Progress: Loading slda87ea362/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914784946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914801268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914802459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914816340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914817162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914818044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914819046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914819085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914819090 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539914820110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ea362/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda87ea362/alt_sld_fab.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914821890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914821890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914822577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914822577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914822737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914822737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914823227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914823227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914823835 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914823835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914823835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/ip/slda87ea362/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914824332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914824332 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a6 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a13 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a12 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a11 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a10 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a9 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a8 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a7 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a5 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a2 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a0 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a1 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a4 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a3 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a15 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a14 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a16 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a22 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a23 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a24 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a25 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a26 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a27 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a28 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a29 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a30 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a31 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a20 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a21 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a19 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a18 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""} { "Info" "IBAL_BAL_RAM_SLICE" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a17 " "RAM block slice \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_memory.v" 69 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 169 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1539914843042 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1539914843042 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1539914843042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914843390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_akn1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5320 " "Parameter \"NUMWORDS_A\" = \"5320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex " "Parameter \"INIT_FILE\" = \"C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/software/nios_1/mem_init/nios_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539914843391 ""}  } { { "db/altsyncram_akn1.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_akn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539914843391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8k3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8k3 " "Found entity 1: altsyncram_c8k3" {  } { { "db/altsyncram_c8k3.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/altsyncram_c8k3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914844036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914844036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_psa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_psa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_psa " "Found entity 1: decode_psa" {  } { { "db/decode_psa.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/decode_psa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914852006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914852006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/db/mux_mob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539914852758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914852758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539914854757 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 352 -1 0 } } { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 3553 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2912 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 3945 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_jtag.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_jtag.v" 398 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/submodules/nios_nios2_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1539914855811 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1539914855815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_0_conduit_end_2_writeresponsevalid_n GND " "Pin \"lcd_0_conduit_end_2_writeresponsevalid_n\" is stuck at GND" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/nios/synthesis/nios.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539914861250 "|nios|lcd_0_conduit_end_2_writeresponsevalid_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539914861250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914862381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539914871531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/output_files/niosII.map.smsg " "Generated suppressed messages file C:/Users/Gabriel/Desktop/CodeVerilog/Sistemas-Digitais/output_files/niosII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914878113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539914898267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539914898266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2274 " "Implemented 2274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539914900432 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539914900432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1945 " "Implemented 1945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539914900432 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539914900432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539914900432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539914900792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 23:08:20 2018 " "Processing ended: Thu Oct 18 23:08:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539914900792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:11 " "Elapsed time: 00:03:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539914900792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:51 " "Total CPU time (on all processors): 00:04:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539914900792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539914900792 ""}
