{
  "module_name": "imx6q-iomuxc-gpr.h",
  "hash_id": "bd19733894de2376aa9e6a09a4bc93b00e0043d23995398b060e0a3b9e2efb29",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/syscon/imx6q-iomuxc-gpr.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_IMX6Q_IOMUXC_GPR_H\n#define __LINUX_IMX6Q_IOMUXC_GPR_H\n\n#include <linux/bitops.h>\n\n#define IOMUXC_GPR0\t0x00\n#define IOMUXC_GPR1\t0x04\n#define IOMUXC_GPR2\t0x08\n#define IOMUXC_GPR3\t0x0c\n#define IOMUXC_GPR4\t0x10\n#define IOMUXC_GPR5\t0x14\n#define IOMUXC_GPR6\t0x18\n#define IOMUXC_GPR7\t0x1c\n#define IOMUXC_GPR8\t0x20\n#define IOMUXC_GPR9\t0x24\n#define IOMUXC_GPR10\t0x28\n#define IOMUXC_GPR11\t0x2c\n#define IOMUXC_GPR12\t0x30\n#define IOMUXC_GPR13\t0x34\n\n#define IMX6Q_GPR0_CLOCK_8_MUX_SEL_MASK\t\t(0x3 << 30)\n#define IMX6Q_GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7_MUXED\t(0x0 << 30)\n#define IMX6Q_GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7\t(0x1 << 30)\n#define IMX6Q_GPR0_CLOCK_8_MUX_SEL_SSI3_SSI_SRCK\t(0x2 << 30)\n#define IMX6Q_GPR0_CLOCK_8_MUX_SEL_SSI3_RX_BIT_CLK\t(0x3 << 30)\n#define IMX6Q_GPR0_CLOCK_0_MUX_SEL_MASK\t\t(0x3 << 28)\n#define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR_MUXED\t(0x0 << 28)\n#define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR\t(0x1 << 28)\n#define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_DO_SCKR\t(0x2 << 28)\n#define IMX6Q_GPR0_CLOCK_B_MUX_SEL_MASK\t\t(0x3 << 26)\n#define IMX6Q_GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7_MUXED\t(0x0 << 26)\n#define IMX6Q_GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7\t(0x1 << 26)\n#define IMX6Q_GPR0_CLOCK_B_MUX_SEL_SSI3_SSI_STCK\t(0x2 << 26)\n#define IMX6Q_GPR0_CLOCK_B_MUX_SEL_SSI3_TX_BIT_CLK\t(0x3 << 26)\n#define IMX6Q_GPR0_CLOCK_3_MUX_SEL_MASK\t\t(0x3 << 24)\n#define IMX6Q_GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7_MUXED\t(0x3 << 24)\n#define IMX6Q_GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7\t(0x3 << 24)\n#define IMX6Q_GPR0_CLOCK_3_MUX_SEL_SSI3_SSI_SRCK\t(0x3 << 24)\n#define IMX6Q_GPR0_CLOCK_3_MUX_SEL_SSI3_RX_BIT_CLK\t(0x3 << 24)\n#define IMX6Q_GPR0_CLOCK_A_MUX_SEL_MASK\t\t(0x3 << 22)\n#define IMX6Q_GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2_MUXED\t(0x0 << 22)\n#define IMX6Q_GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2\t(0x1 << 22)\n#define IMX6Q_GPR0_CLOCK_A_MUX_SEL_SSI2_SSI_STCK\t(0x2 << 22)\n#define IMX6Q_GPR0_CLOCK_A_MUX_SEL_SSI2_TX_BIT_CLK\t(0x3 << 22)\n#define IMX6Q_GPR0_CLOCK_2_MUX_SEL_MASK\t\t(0x3 << 20)\n#define IMX6Q_GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2_MUXED\t(0x0 << 20)\n#define IMX6Q_GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2\t(0x1 << 20)\n#define IMX6Q_GPR0_CLOCK_2_MUX_SEL_SSI2_SSI_SRCK\t(0x2 << 20)\n#define IMX6Q_GPR0_CLOCK_2_MUX_SEL_SSI2_RX_BIT_CLK\t(0x3 << 20)\n#define IMX6Q_GPR0_CLOCK_9_MUX_SEL_MASK\t\t(0x3 << 18)\n#define IMX6Q_GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1_MUXED\t(0x0 << 18)\n#define IMX6Q_GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1\t(0x1 << 18)\n#define IMX6Q_GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_STCK\t(0x2 << 18)\n#define IMX6Q_GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_TX_BIT_CLK\t(0x3 << 18)\n#define IMX6Q_GPR0_CLOCK_1_MUX_SEL_MASK\t\t(0x3 << 16)\n#define IMX6Q_GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1_MUXED\t(0x0 << 16)\n#define IMX6Q_GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1\t(0x1 << 16)\n#define IMX6Q_GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_SRCK\t(0x2 << 16)\n#define IMX6Q_GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_RX_BIT_CLK\t(0x3 << 16)\n#define IMX6Q_GPR0_TX_CLK2_MUX_SEL_MASK\t\t(0x3 << 14)\n#define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK1\t(0x0 << 14)\n#define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK2\t(0x1 << 14)\n#define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK3\t(0x2 << 14)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL7_MASK\t\tBIT(7)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL7_SPDIF\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL7_IOMUX\tBIT(7)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL6_MASK\t\tBIT(6)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL6_ESAI\t\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL6_I2C3\t\tBIT(6)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL5_MASK\t\tBIT(5)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL5_ECSPI4\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL5_EPIT2\tBIT(5)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL4_MASK\t\tBIT(4)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL4_ECSPI4\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL4_I2C1\t\tBIT(4)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL3_MASK\t\tBIT(3)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL3_ECSPI2\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL3_I2C1\t\tBIT(3)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL2_MASK\t\tBIT(2)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL2_ECSPI1\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL2_I2C2\t\tBIT(2)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL1_MASK\t\tBIT(1)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL1_ECSPI1\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL1_I2C3\t\tBIT(1)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL0_MASK\t\tBIT(0)\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL0_IPU1\t\t0x0\n#define IMX6Q_GPR0_DMAREQ_MUX_SEL0_IOMUX\tBIT(0)\n\n#define IMX6Q_GPR1_PCIE_REQ_MASK\t\t(0x3 << 30)\n#define IMX6Q_GPR1_PCIE_SW_RST\t\t\tBIT(29)\n#define IMX6Q_GPR1_PCIE_EXIT_L1\t\t\tBIT(28)\n#define IMX6Q_GPR1_PCIE_RDY_L23\t\t\tBIT(27)\n#define IMX6Q_GPR1_PCIE_ENTER_L1\t\tBIT(26)\n#define IMX6Q_GPR1_MIPI_COLOR_SW\t\tBIT(25)\n#define IMX6Q_GPR1_DPI_OFF\t\t\tBIT(24)\n#define IMX6Q_GPR1_EXC_MON_MASK\t\t\tBIT(22)\n#define IMX6Q_GPR1_EXC_MON_OKAY\t\t\t0x0\n#define IMX6Q_GPR1_EXC_MON_SLVE\t\t\tBIT(22)\n#define IMX6Q_GPR1_ENET_CLK_SEL_MASK\t\tBIT(21)\n#define IMX6Q_GPR1_ENET_CLK_SEL_PAD\t\t0\n#define IMX6Q_GPR1_ENET_CLK_SEL_ANATOP\t\tBIT(21)\n#define IMX6Q_GPR1_MIPI_IPU2_MUX_MASK\t\tBIT(20)\n#define IMX6Q_GPR1_MIPI_IPU2_MUX_GASKET\t\t0x0\n#define IMX6Q_GPR1_MIPI_IPU2_MUX_IOMUX\t\tBIT(20)\n#define IMX6Q_GPR1_MIPI_IPU1_MUX_MASK\t\tBIT(19)\n#define IMX6Q_GPR1_MIPI_IPU1_MUX_GASKET\t\t0x0\n#define IMX6Q_GPR1_MIPI_IPU1_MUX_IOMUX\t\tBIT(19)\n#define IMX6Q_GPR1_PCIE_TEST_PD\t\t\tBIT(18)\n#define IMX6Q_GPR1_IPU_VPU_MUX_MASK\t\tBIT(17)\n#define IMX6Q_GPR1_IPU_VPU_MUX_IPU1\t\t0x0\n#define IMX6Q_GPR1_IPU_VPU_MUX_IPU2\t\tBIT(17)\n#define IMX6Q_GPR1_PCIE_REF_CLK_EN\t\tBIT(16)\n#define IMX6Q_GPR1_USB_EXP_MODE\t\t\tBIT(15)\n#define IMX6Q_GPR1_PCIE_INT\t\t\tBIT(14)\n#define IMX6Q_GPR1_USB_OTG_ID_SEL_MASK\t\tBIT(13)\n#define IMX6Q_GPR1_USB_OTG_ID_SEL_ENET_RX_ER\t0x0\n#define IMX6Q_GPR1_USB_OTG_ID_SEL_GPIO_1\tBIT(13)\n#define IMX6Q_GPR1_GINT\t\t\t\tBIT(12)\n#define IMX6Q_GPR1_ADDRS3_MASK\t\t\t(0x3 << 10)\n#define IMX6Q_GPR1_ADDRS3_32MB\t\t\t(0x0 << 10)\n#define IMX6Q_GPR1_ADDRS3_64MB\t\t\t(0x1 << 10)\n#define IMX6Q_GPR1_ADDRS3_128MB\t\t\t(0x2 << 10)\n#define IMX6Q_GPR1_ACT_CS3\t\t\tBIT(9)\n#define IMX6Q_GPR1_ADDRS2_MASK\t\t\t(0x3 << 7)\n#define IMX6Q_GPR1_ACT_CS2\t\t\tBIT(6)\n#define IMX6Q_GPR1_ADDRS1_MASK\t\t\t(0x3 << 4)\n#define IMX6Q_GPR1_ACT_CS1\t\t\tBIT(3)\n#define IMX6Q_GPR1_ADDRS0_MASK\t\t\t(0x3 << 1)\n#define IMX6Q_GPR1_ACT_CS0\t\t\tBIT(0)\n\n#define IMX6Q_GPR2_COUNTER_RESET_VAL_MASK\t(0x3 << 20)\n#define IMX6Q_GPR2_COUNTER_RESET_VAL_5\t\t(0x0 << 20)\n#define IMX6Q_GPR2_COUNTER_RESET_VAL_3\t\t(0x1 << 20)\n#define IMX6Q_GPR2_COUNTER_RESET_VAL_4\t\t(0x2 << 20)\n#define IMX6Q_GPR2_COUNTER_RESET_VAL_6\t\t(0x3 << 20)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_MASK\t\t(0x7 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_0\t\t(0x0 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_1\t\t(0x1 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_2\t\t(0x2 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_3\t\t(0x3 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_4\t\t(0x4 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_5\t\t(0x5 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_6\t\t(0x6 << 16)\n#define IMX6Q_GPR2_LVDS_CLK_SHIFT_7\t\t(0x7 << 16)\n#define IMX6Q_GPR2_BGREF_RRMODE_MASK\t\tBIT(15)\n#define IMX6Q_GPR2_BGREF_RRMODE_EXT_RESISTOR\t0x0\n#define IMX6Q_GPR2_BGREF_RRMODE_INT_RESISTOR\tBIT(15)\n#define IMX6Q_GPR2_DI1_VS_POLARITY_MASK\t\tBIT(10)\n#define IMX6Q_GPR2_DI1_VS_POLARITY_ACTIVE_H\t0x0\n#define IMX6Q_GPR2_DI1_VS_POLARITY_ACTIVE_L\tBIT(10)\n#define IMX6Q_GPR2_DI0_VS_POLARITY_MASK\t\tBIT(9)\n#define IMX6Q_GPR2_DI0_VS_POLARITY_ACTIVE_H\t0x0\n#define IMX6Q_GPR2_DI0_VS_POLARITY_ACTIVE_L\tBIT(9)\n#define IMX6Q_GPR2_BIT_MAPPING_CH1_MASK\t\tBIT(8)\n#define IMX6Q_GPR2_BIT_MAPPING_CH1_SPWG\t\t0x0\n#define IMX6Q_GPR2_BIT_MAPPING_CH1_JEIDA\tBIT(8)\n#define IMX6Q_GPR2_DATA_WIDTH_CH1_MASK\t\tBIT(7)\n#define IMX6Q_GPR2_DATA_WIDTH_CH1_18BIT\t\t0x0\n#define IMX6Q_GPR2_DATA_WIDTH_CH1_24BIT\t\tBIT(7)\n#define IMX6Q_GPR2_BIT_MAPPING_CH0_MASK\t\tBIT(6)\n#define IMX6Q_GPR2_BIT_MAPPING_CH0_SPWG\t\t0x0\n#define IMX6Q_GPR2_BIT_MAPPING_CH0_JEIDA\tBIT(6)\n#define IMX6Q_GPR2_DATA_WIDTH_CH0_MASK\t\tBIT(5)\n#define IMX6Q_GPR2_DATA_WIDTH_CH0_18BIT\t\t0x0\n#define IMX6Q_GPR2_DATA_WIDTH_CH0_24BIT\t\tBIT(5)\n#define IMX6Q_GPR2_SPLIT_MODE_EN\t\tBIT(4)\n#define IMX6Q_GPR2_CH1_MODE_MASK\t\t(0x3 << 2)\n#define IMX6Q_GPR2_CH1_MODE_DISABLE\t\t(0x0 << 2)\n#define IMX6Q_GPR2_CH1_MODE_EN_ROUTE_DI0\t(0x1 << 2)\n#define IMX6Q_GPR2_CH1_MODE_EN_ROUTE_DI1\t(0x3 << 2)\n#define IMX6Q_GPR2_CH0_MODE_MASK\t\t(0x3 << 0)\n#define IMX6Q_GPR2_CH0_MODE_DISABLE\t\t(0x0 << 0)\n#define IMX6Q_GPR2_CH0_MODE_EN_ROUTE_DI0\t(0x1 << 0)\n#define IMX6Q_GPR2_CH0_MODE_EN_ROUTE_DI1\t(0x3 << 0)\n\n#define IMX6Q_GPR3_GPU_DBG_MASK\t\t\t(0x3 << 29)\n#define IMX6Q_GPR3_GPU_DBG_GPU3D\t\t(0x0 << 29)\n#define IMX6Q_GPR3_GPU_DBG_GPU2D\t\t(0x1 << 29)\n#define IMX6Q_GPR3_GPU_DBG_OPENVG\t\t(0x2 << 29)\n#define IMX6Q_GPR3_BCH_WR_CACHE_CTL\t\tBIT(28)\n#define IMX6Q_GPR3_BCH_RD_CACHE_CTL\t\tBIT(27)\n#define IMX6Q_GPR3_USDHCX_WR_CACHE_CTL\t\tBIT(26)\n#define IMX6Q_GPR3_USDHCX_RD_CACHE_CTL\t\tBIT(25)\n#define IMX6Q_GPR3_OCRAM_CTL_MASK\t\t(0xf << 21)\n#define IMX6Q_GPR3_OCRAM_STATUS_MASK\t\t(0xf << 17)\n#define IMX6Q_GPR3_CORE3_DBG_ACK_EN\t\tBIT(16)\n#define IMX6Q_GPR3_CORE2_DBG_ACK_EN\t\tBIT(15)\n#define IMX6Q_GPR3_CORE1_DBG_ACK_EN\t\tBIT(14)\n#define IMX6Q_GPR3_CORE0_DBG_ACK_EN\t\tBIT(13)\n#define IMX6Q_GPR3_TZASC2_BOOT_LOCK\t\tBIT(12)\n#define IMX6Q_GPR3_TZASC1_BOOT_LOCK\t\tBIT(11)\n#define IMX6Q_GPR3_IPU_DIAG_MASK\t\tBIT(10)\n#define IMX6Q_GPR3_LVDS1_MUX_CTL_MASK\t\t(0x3 << 8)\n#define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU1_DI0\t(0x0 << 8)\n#define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU1_DI1\t(0x1 << 8)\n#define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU2_DI0\t(0x2 << 8)\n#define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU2_DI1\t(0x3 << 8)\n#define IMX6Q_GPR3_LVDS0_MUX_CTL_MASK\t\t(0x3 << 6)\n#define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU1_DI0\t(0x0 << 6)\n#define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU1_DI1\t(0x1 << 6)\n#define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU2_DI0\t(0x2 << 6)\n#define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU2_DI1\t(0x3 << 6)\n#define IMX6Q_GPR3_MIPI_MUX_CTL_SHIFT\t\t4\n#define IMX6Q_GPR3_MIPI_MUX_CTL_MASK\t\t(0x3 << 4)\n#define IMX6Q_GPR3_MIPI_MUX_CTL_IPU1_DI0\t(0x0 << 4)\n#define IMX6Q_GPR3_MIPI_MUX_CTL_IPU1_DI1\t(0x1 << 4)\n#define IMX6Q_GPR3_MIPI_MUX_CTL_IPU2_DI0\t(0x2 << 4)\n#define IMX6Q_GPR3_MIPI_MUX_CTL_IPU2_DI1\t(0x3 << 4)\n#define IMX6Q_GPR3_HDMI_MUX_CTL_SHIFT\t\t2\n#define IMX6Q_GPR3_HDMI_MUX_CTL_MASK\t\t(0x3 << 2)\n#define IMX6Q_GPR3_HDMI_MUX_CTL_IPU1_DI0\t(0x0 << 2)\n#define IMX6Q_GPR3_HDMI_MUX_CTL_IPU1_DI1\t(0x1 << 2)\n#define IMX6Q_GPR3_HDMI_MUX_CTL_IPU2_DI0\t(0x2 << 2)\n#define IMX6Q_GPR3_HDMI_MUX_CTL_IPU2_DI1\t(0x3 << 2)\n\n#define IMX6Q_GPR4_VDOA_WR_CACHE_SEL\t\tBIT(31)\n#define IMX6Q_GPR4_VDOA_RD_CACHE_SEL\t\tBIT(30)\n#define IMX6Q_GPR4_VDOA_WR_CACHE_VAL\t\tBIT(29)\n#define IMX6Q_GPR4_VDOA_RD_CACHE_VAL\t\tBIT(28)\n#define IMX6Q_GPR4_PCIE_WR_CACHE_SEL\t\tBIT(27)\n#define IMX6Q_GPR4_PCIE_RD_CACHE_SEL\t\tBIT(26)\n#define IMX6Q_GPR4_PCIE_WR_CACHE_VAL\t\tBIT(25)\n#define IMX6Q_GPR4_PCIE_RD_CACHE_VAL\t\tBIT(24)\n#define IMX6Q_GPR4_SDMA_STOP_ACK\t\tBIT(19)\n#define IMX6Q_GPR4_CAN2_STOP_ACK\t\tBIT(18)\n#define IMX6Q_GPR4_CAN1_STOP_ACK\t\tBIT(17)\n#define IMX6Q_GPR4_ENET_STOP_ACK\t\tBIT(16)\n#define IMX6Q_GPR4_SOC_VERSION_MASK\t\t(0xff << 8)\n#define IMX6Q_GPR4_SOC_VERSION_OFF\t\t0x8\n#define IMX6Q_GPR4_VPU_WR_CACHE_SEL\t\tBIT(7)\n#define IMX6Q_GPR4_VPU_RD_CACHE_SEL\t\tBIT(6)\n#define IMX6Q_GPR4_VPU_P_WR_CACHE_VAL\t\tBIT(3)\n#define IMX6Q_GPR4_VPU_P_RD_CACHE_VAL_MASK\tBIT(2)\n#define IMX6Q_GPR4_IPU_WR_CACHE_CTL\t\tBIT(1)\n#define IMX6Q_GPR4_IPU_RD_CACHE_CTL\t\tBIT(0)\n\n#define IMX6Q_GPR5_L2_CLK_STOP\t\t\tBIT(8)\n#define IMX6Q_GPR5_SATA_SW_PD\t\t\tBIT(10)\n#define IMX6Q_GPR5_SATA_SW_RST\t\t\tBIT(11)\n\n#define IMX6Q_GPR6_IPU1_ID00_WR_QOS_MASK\t(0xf << 0)\n#define IMX6Q_GPR6_IPU1_ID01_WR_QOS_MASK\t(0xf << 4)\n#define IMX6Q_GPR6_IPU1_ID10_WR_QOS_MASK\t(0xf << 8)\n#define IMX6Q_GPR6_IPU1_ID11_WR_QOS_MASK\t(0xf << 12)\n#define IMX6Q_GPR6_IPU1_ID00_RD_QOS_MASK\t(0xf << 16)\n#define IMX6Q_GPR6_IPU1_ID01_RD_QOS_MASK\t(0xf << 20)\n#define IMX6Q_GPR6_IPU1_ID10_RD_QOS_MASK\t(0xf << 24)\n#define IMX6Q_GPR6_IPU1_ID11_RD_QOS_MASK\t(0xf << 28)\n\n#define IMX6Q_GPR7_IPU2_ID00_WR_QOS_MASK\t(0xf << 0)\n#define IMX6Q_GPR7_IPU2_ID01_WR_QOS_MASK\t(0xf << 4)\n#define IMX6Q_GPR7_IPU2_ID10_WR_QOS_MASK\t(0xf << 8)\n#define IMX6Q_GPR7_IPU2_ID11_WR_QOS_MASK\t(0xf << 12)\n#define IMX6Q_GPR7_IPU2_ID00_RD_QOS_MASK\t(0xf << 16)\n#define IMX6Q_GPR7_IPU2_ID01_RD_QOS_MASK\t(0xf << 20)\n#define IMX6Q_GPR7_IPU2_ID10_RD_QOS_MASK\t(0xf << 24)\n#define IMX6Q_GPR7_IPU2_ID11_RD_QOS_MASK\t(0xf << 28)\n\n#define IMX6Q_GPR8_TX_SWING_LOW\t\t\t(0x7f << 25)\n#define IMX6Q_GPR8_TX_SWING_FULL\t\t(0x7f << 18)\n#define IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB\t\t(0x3f << 12)\n#define IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB\t\t(0x3f << 6)\n#define IMX6Q_GPR8_TX_DEEMPH_GEN1\t\t(0x3f << 0)\n\n#define IMX6Q_GPR9_TZASC2_BYP\t\t\tBIT(1)\n#define IMX6Q_GPR9_TZASC1_BYP\t\t\tBIT(0)\n\n#define IMX6Q_GPR10_LOCK_DBG_EN\t\t\tBIT(29)\n#define IMX6Q_GPR10_LOCK_DBG_CLK_EN\t\tBIT(28)\n#define IMX6Q_GPR10_LOCK_SEC_ERR_RESP\t\tBIT(27)\n#define IMX6Q_GPR10_LOCK_OCRAM_TZ_ADDR\t\t(0x3f << 21)\n#define IMX6Q_GPR10_LOCK_OCRAM_TZ_EN\t\tBIT(20)\n#define IMX6Q_GPR10_LOCK_DCIC2_MUX_MASK\t\t(0x3 << 18)\n#define IMX6Q_GPR10_LOCK_DCIC1_MUX_MASK\t\t(0x3 << 16)\n#define IMX6Q_GPR10_DBG_EN\t\t\tBIT(13)\n#define IMX6Q_GPR10_DBG_CLK_EN\t\t\tBIT(12)\n#define IMX6Q_GPR10_SEC_ERR_RESP_MASK\t\tBIT(11)\n#define IMX6Q_GPR10_SEC_ERR_RESP_OKEY\t\t0x0\n#define IMX6Q_GPR10_SEC_ERR_RESP_SLVE\t\tBIT(11)\n#define IMX6Q_GPR10_OCRAM_TZ_ADDR_MASK\t\t(0x3f << 5)\n#define IMX6Q_GPR10_OCRAM_TZ_EN_MASK\t\tBIT(4)\n#define IMX6Q_GPR10_DCIC2_MUX_CTL_MASK\t\t(0x3 << 2)\n#define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU1_DI0\t(0x0 << 2)\n#define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU1_DI1\t(0x1 << 2)\n#define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU2_DI0\t(0x2 << 2)\n#define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU2_DI1\t(0x3 << 2)\n#define IMX6Q_GPR10_DCIC1_MUX_CTL_MASK\t\t(0x3 << 0)\n#define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU1_DI0\t(0x0 << 0)\n#define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU1_DI1\t(0x1 << 0)\n#define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU2_DI0\t(0x2 << 0)\n#define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU2_DI1\t(0x3 << 0)\n\n#define IMX6Q_GPR12_ARMP_IPG_CLK_EN\t\tBIT(27)\n#define IMX6Q_GPR12_ARMP_AHB_CLK_EN\t\tBIT(26)\n#define IMX6Q_GPR12_ARMP_ATB_CLK_EN\t\tBIT(25)\n#define IMX6Q_GPR12_ARMP_APB_CLK_EN\t\tBIT(24)\n#define IMX6Q_GPR12_DEVICE_TYPE\t\t\t(0xf << 12)\n#define IMX6Q_GPR12_PCIE_CTL_2\t\t\tBIT(10)\n#define IMX6Q_GPR12_LOS_LEVEL\t\t\t(0x1f << 4)\n\n#define IMX6Q_GPR13_SDMA_STOP_REQ\t\tBIT(30)\n#define IMX6Q_GPR13_CAN2_STOP_REQ\t\tBIT(29)\n#define IMX6Q_GPR13_CAN1_STOP_REQ\t\tBIT(28)\n#define IMX6Q_GPR13_ENET_STOP_REQ\t\tBIT(27)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_MASK\t\t(0x7 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_0_5_DB\t(0x0 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_1_0_DB\t(0x1 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_1_5_DB\t(0x2 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_2_0_DB\t(0x3 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_2_5_DB\t(0x4 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_3_0_DB\t(0x5 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_3_5_DB\t(0x6 << 24)\n#define IMX6Q_GPR13_SATA_RX_EQ_VAL_4_0_DB\t(0x7 << 24)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_MASK\t(0x1f << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1I\t(0x10 << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1M\t(0x10 << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1X\t(0x1a << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2I\t(0x12 << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2M\t(0x12 << 19)\n#define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2X\t(0x1a << 19)\n#define IMX6Q_GPR13_SATA_RX_DPLL_MODE_MASK\t(0x7 << 16)\n#define IMX6Q_GPR13_SATA_RX_DPLL_MODE_1P_1F\t(0x0 << 16)\n#define IMX6Q_GPR13_SATA_RX_DPLL_MODE_2P_2F\t(0x1 << 16)\n#define IMX6Q_GPR13_SATA_RX_DPLL_MODE_1P_4F\t(0x2 << 16)\n#define IMX6Q_GPR13_SATA_RX_DPLL_MODE_2P_4F\t(0x3 << 16)\n#define IMX6Q_GPR13_SATA_SPD_MODE_MASK\t\tBIT(15)\n#define IMX6Q_GPR13_SATA_SPD_MODE_1P5G\t\t0x0\n#define IMX6Q_GPR13_SATA_SPD_MODE_3P0G\t\tBIT(15)\n#define IMX6Q_GPR13_SATA_MPLL_SS_EN\t\tBIT(14)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_MASK\t\t(0x7 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_16_16\t\t(0x0 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_14_16\t\t(0x1 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_12_16\t\t(0x2 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_10_16\t\t(0x3 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_9_16\t\t(0x4 << 11)\n#define IMX6Q_GPR13_SATA_TX_ATTEN_8_16\t\t(0x5 << 11)\n#define IMX6Q_GPR13_SATA_TX_BOOST_MASK\t\t(0xf << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_0_00_DB\t(0x0 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_0_37_DB\t(0x1 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_0_74_DB\t(0x2 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_1_11_DB\t(0x3 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_1_48_DB\t(0x4 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_1_85_DB\t(0x5 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_2_22_DB\t(0x6 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_2_59_DB\t(0x7 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_2_96_DB\t(0x8 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_3_33_DB\t(0x9 << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_3_70_DB\t(0xa << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_4_07_DB\t(0xb << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_4_44_DB\t(0xc << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_4_81_DB\t(0xd << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_5_28_DB\t(0xe << 7)\n#define IMX6Q_GPR13_SATA_TX_BOOST_5_75_DB\t(0xf << 7)\n#define IMX6Q_GPR13_SATA_TX_LVL_MASK\t\t(0x1f << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_937_V\t\t(0x00 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_947_V\t\t(0x01 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_957_V\t\t(0x02 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_966_V\t\t(0x03 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_976_V\t\t(0x04 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_986_V\t\t(0x05 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_0_996_V\t\t(0x06 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_005_V\t\t(0x07 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_015_V\t\t(0x08 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_025_V\t\t(0x09 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_035_V\t\t(0x0a << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_045_V\t\t(0x0b << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_054_V\t\t(0x0c << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_064_V\t\t(0x0d << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_074_V\t\t(0x0e << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_084_V\t\t(0x0f << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_094_V\t\t(0x10 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_104_V\t\t(0x11 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_113_V\t\t(0x12 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_123_V\t\t(0x13 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_133_V\t\t(0x14 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_143_V\t\t(0x15 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_152_V\t\t(0x16 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_162_V\t\t(0x17 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_172_V\t\t(0x18 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_182_V\t\t(0x19 << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_191_V\t\t(0x1a << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_201_V\t\t(0x1b << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_211_V\t\t(0x1c << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_221_V\t\t(0x1d << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_230_V\t\t(0x1e << 2)\n#define IMX6Q_GPR13_SATA_TX_LVL_1_240_V\t\t(0x1f << 2)\n#define IMX6Q_GPR13_SATA_MPLL_CLK_EN\t\tBIT(1)\n#define IMX6Q_GPR13_SATA_TX_EDGE_RATE\t\tBIT(0)\n\n \n#define IMX6SL_GPR1_FEC_CLOCK_MUX1_SEL_MASK    (0x3 << 17)\n#define IMX6SL_GPR1_FEC_CLOCK_MUX2_SEL_MASK    (0x1 << 14)\n\n \n#define IMX6SX_GPR1_VDEC_SW_RST_MASK\t\t\t(0x1 << 20)\n#define IMX6SX_GPR1_VDEC_SW_RST_RESET\t\t\t(0x1 << 20)\n#define IMX6SX_GPR1_VDEC_SW_RST_RELEASE\t\t\t(0x0 << 20)\n#define IMX6SX_GPR1_VADC_SW_RST_MASK\t\t\t(0x1 << 19)\n#define IMX6SX_GPR1_VADC_SW_RST_RESET\t\t\t(0x1 << 19)\n#define IMX6SX_GPR1_VADC_SW_RST_RELEASE\t\t\t(0x0 << 19)\n#define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_MASK\t\t(0x3 << 13)\n#define IMX6SX_GPR1_FEC_CLOCK_PAD_DIR_MASK\t\t(0x3 << 17)\n#define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_EXT\t\t(0x3 << 13)\n\n#define IMX6SX_GPR2_MQS_OVERSAMPLE_MASK\t\t\t(0x1 << 26)\n#define IMX6SX_GPR2_MQS_OVERSAMPLE_SHIFT\t\t(26)\n#define IMX6SX_GPR2_MQS_EN_MASK\t\t\t\t(0x1 << 25)\n#define IMX6SX_GPR2_MQS_EN_SHIFT\t\t\t(25)\n#define IMX6SX_GPR2_MQS_SW_RST_MASK\t\t\t(0x1 << 24)\n#define IMX6SX_GPR2_MQS_SW_RST_SHIFT\t\t\t(24)\n#define IMX6SX_GPR2_MQS_CLK_DIV_MASK\t\t\t(0xFF << 16)\n#define IMX6SX_GPR2_MQS_CLK_DIV_SHIFT\t\t\t(16)\n\n#define IMX6SX_GPR4_FEC_ENET1_STOP_REQ\t\t\t(0x1 << 3)\n#define IMX6SX_GPR4_FEC_ENET2_STOP_REQ\t\t\t(0x1 << 4)\n\n#define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_MASK\t\t(0x1 << 3)\n#define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF1\t\t(0x0 << 3)\n#define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF2\t\t(0x1 << 3)\n\n#define IMX6SX_GPR5_CSI2_MUX_CTRL_MASK\t\t\t(0x3 << 27)\n#define IMX6SX_GPR5_CSI2_MUX_CTRL_EXT_PIN\t\t(0x0 << 27)\n#define IMX6SX_GPR5_CSI2_MUX_CTRL_CVD\t\t\t(0x1 << 27)\n#define IMX6SX_GPR5_CSI2_MUX_CTRL_VDAC_TO_CSI\t\t(0x2 << 27)\n#define IMX6SX_GPR5_CSI2_MUX_CTRL_GND\t\t\t(0x3 << 27)\n#define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_MASK\t\t(0x1 << 26)\n#define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_ENABLE\t(0x1 << 26)\n#define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_DISABLE\t(0x0 << 26)\n#define IMX6SX_GPR5_PCIE_BTNRST_RESET\t\t\tBIT(19)\n#define IMX6SX_GPR5_CSI1_MUX_CTRL_MASK\t\t\t(0x3 << 4)\n#define IMX6SX_GPR5_CSI1_MUX_CTRL_EXT_PIN\t\t(0x0 << 4)\n#define IMX6SX_GPR5_CSI1_MUX_CTRL_CVD\t\t\t(0x1 << 4)\n#define IMX6SX_GPR5_CSI1_MUX_CTRL_VDAC_TO_CSI\t\t(0x2 << 4)\n#define IMX6SX_GPR5_CSI1_MUX_CTRL_GND\t\t\t(0x3 << 4)\n\n#define IMX6SX_GPR5_DISP_MUX_DCIC2_LCDIF2\t\t(0x0 << 2)\n#define IMX6SX_GPR5_DISP_MUX_DCIC2_LVDS\t\t\t(0x1 << 2)\n#define IMX6SX_GPR5_DISP_MUX_DCIC2_MASK\t\t\t(0x1 << 2)\n#define IMX6SX_GPR5_DISP_MUX_DCIC1_LCDIF1\t\t(0x0 << 1)\n#define IMX6SX_GPR5_DISP_MUX_DCIC1_LVDS\t\t\t(0x1 << 1)\n#define IMX6SX_GPR5_DISP_MUX_DCIC1_MASK\t\t\t(0x1 << 1)\n\n#define IMX6SX_GPR12_PCIE_TEST_POWERDOWN\t\tBIT(30)\n#define IMX6SX_GPR12_PCIE_PM_TURN_OFF\t\t\tBIT(16)\n#define IMX6SX_GPR12_PCIE_RX_EQ_MASK\t\t\t(0x7 << 0)\n#define IMX6SX_GPR12_PCIE_RX_EQ_2\t\t\t(0x2 << 0)\n\n \n#define IMX6UL_GPR1_ENET2_TX_CLK_DIR\t\tBIT(18)\n#define IMX6UL_GPR1_ENET1_TX_CLK_DIR\t\tBIT(17)\n#define IMX6UL_GPR1_ENET2_CLK_SEL\t\tBIT(14)\n#define IMX6UL_GPR1_ENET1_CLK_SEL\t\tBIT(13)\n#define IMX6UL_GPR1_ENET1_CLK_OUTPUT\t\t(0x1 << 17)\n#define IMX6UL_GPR1_ENET2_CLK_OUTPUT\t\t(0x1 << 18)\n#define IMX6UL_GPR1_ENET_CLK_DIR\t\t(0x3 << 17)\n#define IMX6UL_GPR1_ENET_CLK_OUTPUT\t\t(0x3 << 17)\n#define IMX6UL_GPR1_SAI1_MCLK_DIR\t\t(0x1 << 19)\n#define IMX6UL_GPR1_SAI2_MCLK_DIR\t\t(0x1 << 20)\n#define IMX6UL_GPR1_SAI3_MCLK_DIR\t\t(0x1 << 21)\n#define IMX6UL_GPR1_SAI_MCLK_MASK\t\t(0x7 << 19)\n#define MCLK_DIR(x) (x == 1 ? IMX6UL_GPR1_SAI1_MCLK_DIR : x == 2 ? \\\n\t\t     IMX6UL_GPR1_SAI2_MCLK_DIR : IMX6UL_GPR1_SAI3_MCLK_DIR)\n\n \n#define IMX6SLL_GPR5_AFCG_X_BYPASS_MASK\t\t(0x1f << 11)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}