stall.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/stall_0/stall.v,
stall_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/stall_0/sim/stall_0.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_WB_0/ip/MUX4T1_32_0/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_WB_0/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v,
Pipeline_WB.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_WB_0/new/Pipeline_WB.v,
Pipeline_WB_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_WB_0/sim/Pipeline_WB_0.v,
Mem_reg_WB.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Mem_reg_WB_0/Mem_reg_WB.v,
Mem_reg_WB_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Mem_reg_WB_0/sim/Mem_reg_WB_0.v,
Pipeline_Mem.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Mem_0/Pipeline_Mem.v,
Pipeline_Mem_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Mem_0/sim/Pipeline_Mem_0.v,
EX_reg_MEM.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Ex_reg_Mem_0/EX_reg_MEM.v,
Ex_reg_Mem_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Ex_reg_Mem_0/sim/Ex_reg_Mem_0.v,
ALU.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/ALU_0/ALU.v,
ALU_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/ALU_0/sim/ALU_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
add_32.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/add_32_1/add_32.v,
add_32_1.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/add_32_1/sim/add_32_1.v,
add_32_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/ip/add_32_0/sim/add_32_0.v,
Pipeline_EX.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/new/Pipeline_EX.v,
Pipeline_Ex_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_Ex_0/sim/Pipeline_Ex_0.v,
ID_reg_EX.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/ID_reg_Ex_0/ID_reg_EX.v,
ID_reg_Ex_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/ID_reg_Ex_0/sim/ID_reg_Ex_0.v,
SCPU_ctrl.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/SCPU_ctrl_0/SCPU_ctrl.v,
SCPU_ctrl_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/SCPU_ctrl_0/sim/SCPU_ctrl_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/ImmGen_0/ImmGen.v,
ImmGen_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/ImmGen_0/sim/ImmGen_0.v,
Regs.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/Regs_0/sources_1/new/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/ip/Regs_0/sim/Regs_0.v,
Pipeline_ID.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/new/Pipeline_ID.v,
Pipeline_ID_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_ID_0/sim/Pipeline_ID_0.v,
IF_reg_ID.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/IF_reg_ID_0/IF_reg_ID.v,
IF_reg_ID_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/IF_reg_ID_0/sim/IF_reg_ID_0.v,
PC.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_IF_0/ip/REG32_0/PC.v,
REG32_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_IF_0/ip/REG32_0/sim/REG32_0.v,
Pipeline_IF.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_IF_0/new/Pipeline_IF.v,
Pipeline_IF_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/ip/Pipeline_IF_0/sim/Pipeline_IF_0.v,
Pipeline_CPU.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/new/Pipeline_CPU.v,
Pipeline_CPU_0.v,verilog,xil_defaultlib,../../../../SOC.srcs/sources_1/ip/Pipeline_CPU_0/sim/Pipeline_CPU_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
