{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484231275139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wb_cyclone_cpu68 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"wb_cyclone_cpu68\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484231275166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484231275196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484231275196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484231275307 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484231275318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484231275518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484231275518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484231275518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484231275518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3042 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231275523 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3043 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231275523 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 3044 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484231275523 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484231275523 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484231275526 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "164 164 " "No exact pin location assignment(s) for 164 pins of 164 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[0\] " "Pin PROTO2_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[1\] " "Pin PROTO2_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[2\] " "Pin PROTO2_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[3\] " "Pin PROTO2_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[4\] " "Pin PROTO2_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[5\] " "Pin PROTO2_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[6\] " "Pin PROTO2_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[7\] " "Pin PROTO2_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[8\] " "Pin PROTO2_IO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[9\] " "Pin PROTO2_IO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[10\] " "Pin PROTO2_IO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[11\] " "Pin PROTO2_IO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[12\] " "Pin PROTO2_IO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[13\] " "Pin PROTO2_IO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[14\] " "Pin PROTO2_IO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[15\] " "Pin PROTO2_IO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[16\] " "Pin PROTO2_IO\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[17\] " "Pin PROTO2_IO\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[18\] " "Pin PROTO2_IO\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[19\] " "Pin PROTO2_IO\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[20\] " "Pin PROTO2_IO\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[21\] " "Pin PROTO2_IO\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[22\] " "Pin PROTO2_IO\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[23\] " "Pin PROTO2_IO\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[24\] " "Pin PROTO2_IO\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[25\] " "Pin PROTO2_IO\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[26\] " "Pin PROTO2_IO\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[27\] " "Pin PROTO2_IO\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[28\] " "Pin PROTO2_IO\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[29\] " "Pin PROTO2_IO\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[30\] " "Pin PROTO2_IO\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[31\] " "Pin PROTO2_IO\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[32\] " "Pin PROTO2_IO\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[32] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[33\] " "Pin PROTO2_IO\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[33] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[34\] " "Pin PROTO2_IO\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[34] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[35\] " "Pin PROTO2_IO\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[35] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[36\] " "Pin PROTO2_IO\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[36] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[37\] " "Pin PROTO2_IO\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[37] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[38\] " "Pin PROTO2_IO\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[38] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[40\] " "Pin PROTO2_IO\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[40] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[0\] " "Pin FSE_D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[1\] " "Pin FSE_D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[2\] " "Pin FSE_D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[3\] " "Pin FSE_D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[4\] " "Pin FSE_D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[5\] " "Pin FSE_D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[6\] " "Pin FSE_D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[7\] " "Pin FSE_D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[8\] " "Pin FSE_D\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[9\] " "Pin FSE_D\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[10\] " "Pin FSE_D\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[11\] " "Pin FSE_D\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[12\] " "Pin FSE_D\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[13\] " "Pin FSE_D\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[14\] " "Pin FSE_D\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[15\] " "Pin FSE_D\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[16\] " "Pin FSE_D\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[17\] " "Pin FSE_D\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[18\] " "Pin FSE_D\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[19\] " "Pin FSE_D\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[20\] " "Pin FSE_D\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[21\] " "Pin FSE_D\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[22\] " "Pin FSE_D\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[23\] " "Pin FSE_D\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[24\] " "Pin FSE_D\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[25\] " "Pin FSE_D\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[26\] " "Pin FSE_D\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[27\] " "Pin FSE_D\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[28\] " "Pin FSE_D\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[29\] " "Pin FSE_D\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[30\] " "Pin FSE_D\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_D\[31\] " "Pin FSE_D\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[0\] " "Pin Display_7_Segment\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[1\] " "Pin Display_7_Segment\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[2\] " "Pin Display_7_Segment\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[3\] " "Pin Display_7_Segment\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[4\] " "Pin Display_7_Segment\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[5\] " "Pin Display_7_Segment\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[6\] " "Pin Display_7_Segment\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[7\] " "Pin Display_7_Segment\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[8\] " "Pin Display_7_Segment\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[9\] " "Pin Display_7_Segment\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[10\] " "Pin Display_7_Segment\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[11\] " "Pin Display_7_Segment\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[12\] " "Pin Display_7_Segment\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[13\] " "Pin Display_7_Segment\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[14\] " "Pin Display_7_Segment\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Display_7_Segment\[15\] " "Pin Display_7_Segment\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Display_7_Segment[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Display_7_Segment[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[0\] " "Pin PORT2_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[1\] " "Pin PORT2_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[2\] " "Pin PORT2_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[3\] " "Pin PORT2_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[4\] " "Pin PORT2_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[5\] " "Pin PORT2_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[6\] " "Pin PORT2_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT2_IO\[7\] " "Pin PORT2_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[0\] " "Pin PORT3_IO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[1\] " "Pin PORT3_IO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[2\] " "Pin PORT3_IO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[3\] " "Pin PORT3_IO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[4\] " "Pin PORT3_IO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[5\] " "Pin PORT3_IO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[6\] " "Pin PORT3_IO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PORT3_IO\[7\] " "Pin PORT3_IO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PORT3_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PORT3_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROTO2_IO\[39\] " "Pin PROTO2_IO\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[39] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[0\] " "Pin FSE_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[1\] " "Pin FSE_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[2\] " "Pin FSE_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[3\] " "Pin FSE_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[4\] " "Pin FSE_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[5\] " "Pin FSE_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[6\] " "Pin FSE_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[7\] " "Pin FSE_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[8\] " "Pin FSE_A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[9\] " "Pin FSE_A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[10\] " "Pin FSE_A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[11\] " "Pin FSE_A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[12\] " "Pin FSE_A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[13\] " "Pin FSE_A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[14\] " "Pin FSE_A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[15\] " "Pin FSE_A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[16\] " "Pin FSE_A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[17\] " "Pin FSE_A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[18\] " "Pin FSE_A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[19\] " "Pin FSE_A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[20\] " "Pin FSE_A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[21\] " "Pin FSE_A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FSE_A\[22\] " "Pin FSE_A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[0\] " "Pin SRAM_BE_N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[1\] " "Pin SRAM_BE_N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[2\] " "Pin SRAM_BE_N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_BE_N\[3\] " "Pin SRAM_BE_N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 84 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CS_N " "Pin SRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 86 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXD\[1\] " "Pin TXD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TXD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TXD\[2\] " "Pin TXD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TXD[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXD\[2\] " "Pin RXD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RXD[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTS\[1\] " "Pin RTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RTS[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTS\[1\] " "Pin CTS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CTS[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 92 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_CS_N " "Pin FLASH_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_CS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_OE_N " "Pin FLASH_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_OE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_RW_N " "Pin FLASH_RW_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_RW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_RW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLASH_RY_BY_N " "Pin FLASH_RY_BY_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_RY_BY_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_RY_BY_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[0\] " "Pin ENET_BE_N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[1\] " "Pin ENET_BE_N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[2\] " "Pin ENET_BE_N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_BE_N\[3\] " "Pin ENET_BE_N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_ADS_N " "Pin ENET_ADS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_ADS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_ADS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_AEN " "Pin ENET_AEN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_AEN } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_AEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_CYCLE_N " "Pin ENET_CYCLE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_CYCLE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CYCLE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATACS_N " "Pin ENET_DATACS_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATACS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATACS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_IOR_N " "Pin ENET_IOR_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_IOW_N " "Pin ENET_IOW_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_LCLK " "Pin ENET_LCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_LCLK } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_LCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_LDEV_N " "Pin ENET_LDEV_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_LDEV_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_LDEV_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_W_R_N " "Pin ENET_W_R_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_W_R_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_W_R_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RI\[1\] " "Pin RI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RI[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCD\[1\] " "Pin DCD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DCD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSR\[1\] " "Pin DSR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DSR[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DSR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DTR\[1\] " "Pin DTR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DTR[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLD_CLEAR_N " "Pin PLD_CLEAR_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLEAR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLEAR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLD_CLOCKINPUT\[1\] " "Pin PLD_CLOCKINPUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLOCKINPUT[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RXD\[1\] " "Pin RXD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RXD[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484231275593 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484231275593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wb_cyclone_cpu68.sdc " "Synopsys Design Constraints File file not found: 'wb_cyclone_cpu68.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484231275860 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484231275860 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484231275884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLD_CLOCKINPUT\[1\] (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node PLD_CLOCKINPUT\[1\] (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231276016 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLOCKINPUT[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLOCKINPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231276016 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SysClk  " "Automatically promoted node SysClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231276016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROTO2_IO\[39\] " "Destination node PROTO2_IO\[39\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[39] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276016 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SysClk~0 " "Destination node SysClk~0" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276016 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484231276016 ""}  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231276016 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLD_CLEAR_N (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node PLD_CLEAR_N (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484231276017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SysClk~1 " "Destination node SysClk~1" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 597 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SysClk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~0 " "Destination node clkcntr~0" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~1 " "Destination node clkcntr~1" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276017 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkcntr~2 " "Destination node clkcntr~2" {  } { { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 595 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkcntr~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 2567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484231276017 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484231276017 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLD_CLEAR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLD_CLEAR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484231276017 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484231276217 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484231276220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484231276220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484231276223 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484231276225 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484231276227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484231276227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484231276229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484231276311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484231276314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484231276314 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "162 unused 3.3V 8 49 105 " "Number of I/O pins in group: 162 (unused VREF, 3.3V VCCIO, 8 input, 49 output, 105 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484231276316 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484231276316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484231276316 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484231276317 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484231276317 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484231276318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484231276318 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484231276318 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "162 3.3-V LVTTL 84 " "Can't place 162 pins with 3.3-V LVTTL I/O standard because Fitter has only 84 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1484231276318 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1484231276318 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484231276318 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1484231276809 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "65 " "Following 65 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[0\] a permanently disabled " "Pin PROTO2_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[1\] a permanently disabled " "Pin PROTO2_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[2\] a permanently disabled " "Pin PROTO2_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[3\] a permanently disabled " "Pin PROTO2_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[4\] a permanently disabled " "Pin PROTO2_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[5\] a permanently disabled " "Pin PROTO2_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[6\] a permanently disabled " "Pin PROTO2_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[7\] a permanently disabled " "Pin PROTO2_IO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[8\] a permanently disabled " "Pin PROTO2_IO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[9\] a permanently disabled " "Pin PROTO2_IO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[10\] a permanently disabled " "Pin PROTO2_IO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[11\] a permanently disabled " "Pin PROTO2_IO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[12\] a permanently disabled " "Pin PROTO2_IO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[13\] a permanently disabled " "Pin PROTO2_IO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[14\] a permanently disabled " "Pin PROTO2_IO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[15\] a permanently disabled " "Pin PROTO2_IO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[16\] a permanently disabled " "Pin PROTO2_IO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[17\] a permanently disabled " "Pin PROTO2_IO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[18\] a permanently disabled " "Pin PROTO2_IO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[19\] a permanently disabled " "Pin PROTO2_IO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[20\] a permanently disabled " "Pin PROTO2_IO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[21\] a permanently disabled " "Pin PROTO2_IO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[22\] a permanently disabled " "Pin PROTO2_IO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[23\] a permanently disabled " "Pin PROTO2_IO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[24\] a permanently disabled " "Pin PROTO2_IO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[25\] a permanently disabled " "Pin PROTO2_IO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[26\] a permanently disabled " "Pin PROTO2_IO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[27\] a permanently disabled " "Pin PROTO2_IO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[28\] a permanently disabled " "Pin PROTO2_IO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[29\] a permanently disabled " "Pin PROTO2_IO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[30\] a permanently disabled " "Pin PROTO2_IO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[31\] a permanently disabled " "Pin PROTO2_IO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[32\] a permanently disabled " "Pin PROTO2_IO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[32] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[33\] a permanently disabled " "Pin PROTO2_IO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[33] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[34\] a permanently disabled " "Pin PROTO2_IO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[34] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[35\] a permanently disabled " "Pin PROTO2_IO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[35] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[36\] a permanently disabled " "Pin PROTO2_IO\[36\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[36] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[37\] a permanently disabled " "Pin PROTO2_IO\[37\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[37] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[38\] a permanently disabled " "Pin PROTO2_IO\[38\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[38] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[40\] a permanently disabled " "Pin PROTO2_IO\[40\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[40] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[8\] a permanently disabled " "Pin FSE_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[9\] a permanently disabled " "Pin FSE_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[10\] a permanently disabled " "Pin FSE_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[11\] a permanently disabled " "Pin FSE_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[12\] a permanently disabled " "Pin FSE_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[13\] a permanently disabled " "Pin FSE_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[14\] a permanently disabled " "Pin FSE_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[15\] a permanently disabled " "Pin FSE_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[16\] a permanently disabled " "Pin FSE_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[17\] a permanently disabled " "Pin FSE_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[18\] a permanently disabled " "Pin FSE_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[19\] a permanently disabled " "Pin FSE_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[20\] a permanently disabled " "Pin FSE_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[21\] a permanently disabled " "Pin FSE_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[22\] a permanently disabled " "Pin FSE_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[23\] a permanently disabled " "Pin FSE_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[24\] a permanently disabled " "Pin FSE_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[25\] a permanently disabled " "Pin FSE_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[26\] a permanently disabled " "Pin FSE_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[27\] a permanently disabled " "Pin FSE_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[28\] a permanently disabled " "Pin FSE_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[29\] a permanently disabled " "Pin FSE_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[30\] a permanently disabled " "Pin FSE_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FSE_D\[31\] a permanently disabled " "Pin FSE_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PROTO2_IO\[39\] a permanently enabled " "Pin PROTO2_IO\[39\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[39] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1484231276816 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1484231276816 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "93 " "Following 93 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[0\] VCC " "Pin PROTO2_IO\[0\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[1\] VCC " "Pin PROTO2_IO\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[2\] VCC " "Pin PROTO2_IO\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[3\] VCC " "Pin PROTO2_IO\[3\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[4\] VCC " "Pin PROTO2_IO\[4\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[4] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[5\] VCC " "Pin PROTO2_IO\[5\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[5] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[6\] VCC " "Pin PROTO2_IO\[6\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[6] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[7\] VCC " "Pin PROTO2_IO\[7\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[7] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[8\] VCC " "Pin PROTO2_IO\[8\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[9\] VCC " "Pin PROTO2_IO\[9\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[10\] VCC " "Pin PROTO2_IO\[10\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[11\] VCC " "Pin PROTO2_IO\[11\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[12\] VCC " "Pin PROTO2_IO\[12\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[13\] VCC " "Pin PROTO2_IO\[13\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[14\] VCC " "Pin PROTO2_IO\[14\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[15\] VCC " "Pin PROTO2_IO\[15\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[16\] VCC " "Pin PROTO2_IO\[16\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[17\] VCC " "Pin PROTO2_IO\[17\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[18\] VCC " "Pin PROTO2_IO\[18\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[19\] VCC " "Pin PROTO2_IO\[19\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[20\] VCC " "Pin PROTO2_IO\[20\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[21\] VCC " "Pin PROTO2_IO\[21\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[22\] VCC " "Pin PROTO2_IO\[22\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[23\] VCC " "Pin PROTO2_IO\[23\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[24\] VCC " "Pin PROTO2_IO\[24\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[25\] VCC " "Pin PROTO2_IO\[25\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[26\] VCC " "Pin PROTO2_IO\[26\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[27\] VCC " "Pin PROTO2_IO\[27\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[28\] VCC " "Pin PROTO2_IO\[28\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[29\] VCC " "Pin PROTO2_IO\[29\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[30\] VCC " "Pin PROTO2_IO\[30\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[31\] VCC " "Pin PROTO2_IO\[31\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[32\] VCC " "Pin PROTO2_IO\[32\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[32] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[33\] VCC " "Pin PROTO2_IO\[33\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[33] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[34\] VCC " "Pin PROTO2_IO\[34\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[34] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[35\] VCC " "Pin PROTO2_IO\[35\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[35] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[36\] VCC " "Pin PROTO2_IO\[36\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[36] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[37\] VCC " "Pin PROTO2_IO\[37\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[37] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[38\] VCC " "Pin PROTO2_IO\[38\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[38] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PROTO2_IO\[40\] VCC " "Pin PROTO2_IO\[40\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PROTO2_IO[40] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROTO2_IO[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[8\] VCC " "Pin FSE_D\[8\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[8] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[9\] VCC " "Pin FSE_D\[9\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[9] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[10\] VCC " "Pin FSE_D\[10\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[10] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[11\] VCC " "Pin FSE_D\[11\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[11] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[12\] VCC " "Pin FSE_D\[12\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[12] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[13\] VCC " "Pin FSE_D\[13\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[13] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[14\] VCC " "Pin FSE_D\[14\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[14] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[15\] VCC " "Pin FSE_D\[15\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[15] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[16\] VCC " "Pin FSE_D\[16\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[16] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[17\] VCC " "Pin FSE_D\[17\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[18\] VCC " "Pin FSE_D\[18\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[19\] VCC " "Pin FSE_D\[19\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[20\] VCC " "Pin FSE_D\[20\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[21\] VCC " "Pin FSE_D\[21\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[22\] VCC " "Pin FSE_D\[22\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[23\] VCC " "Pin FSE_D\[23\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[23] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[24\] VCC " "Pin FSE_D\[24\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[24] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[25\] VCC " "Pin FSE_D\[25\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[25] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[26\] VCC " "Pin FSE_D\[26\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[26] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[27\] VCC " "Pin FSE_D\[27\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[27] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[28\] VCC " "Pin FSE_D\[28\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[28] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[29\] VCC " "Pin FSE_D\[29\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[29] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[30\] VCC " "Pin FSE_D\[30\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[30] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_D\[31\] VCC " "Pin FSE_D\[31\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_D[31] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[0\] GND " "Pin FSE_A\[0\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[1\] GND " "Pin FSE_A\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[17\] GND " "Pin FSE_A\[17\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[17] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[18\] GND " "Pin FSE_A\[18\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[18] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[19\] GND " "Pin FSE_A\[19\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[19] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[20\] GND " "Pin FSE_A\[20\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[20] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[21\] GND " "Pin FSE_A\[21\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[21] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FSE_A\[22\] GND " "Pin FSE_A\[22\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FSE_A[22] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSE_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_BE_N\[1\] VCC " "Pin SRAM_BE_N\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_BE_N\[2\] VCC " "Pin SRAM_BE_N\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_BE_N\[3\] VCC " "Pin SRAM_BE_N\[3\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 83 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TXD\[2\] VCC " "Pin TXD\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TXD[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RTS\[1\] VCC " "Pin RTS\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RTS[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_CS_N VCC " "Pin FLASH_CS_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_CS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_OE_N VCC " "Pin FLASH_OE_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_OE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_RW_N VCC " "Pin FLASH_RW_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_RW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_RW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_BE_N\[0\] VCC " "Pin ENET_BE_N\[0\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[0] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_BE_N\[1\] VCC " "Pin ENET_BE_N\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_BE_N\[2\] VCC " "Pin ENET_BE_N\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[2] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_BE_N\[3\] VCC " "Pin ENET_BE_N\[3\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_BE_N[3] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_BE_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_ADS_N VCC " "Pin ENET_ADS_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_ADS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_ADS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_AEN VCC " "Pin ENET_AEN has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_AEN } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_AEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CYCLE_N VCC " "Pin ENET_CYCLE_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_CYCLE_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CYCLE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATACS_N VCC " "Pin ENET_DATACS_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATACS_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATACS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_IOR_N VCC " "Pin ENET_IOR_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOR_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_IOW_N VCC " "Pin ENET_IOW_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_IOW_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_IOW_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_LDEV_N VCC " "Pin ENET_LDEV_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_LDEV_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_LDEV_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_W_R_N VCC " "Pin ENET_W_R_N has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_W_R_N } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_W_R_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DTR\[1\] VCC " "Pin DTR\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DTR[1] } } } { "cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1484231276823 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1484231276823 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1484231276836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/output_files/wb_cyclone_cpu68.fit.smsg " "Generated suppressed messages file C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/output_files/wb_cyclone_cpu68.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484231277013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484231277087 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 12 09:27:57 2017 " "Processing ended: Thu Jan 12 09:27:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484231277087 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484231277087 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484231277087 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484231277087 ""}
