Running: E:\xilinx1\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/xilinx/projects/lab3-4/ft_TB_isim_beh.exe -prj E:/xilinx/projects/lab3-4/ft_TB_beh.prj work.ft_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/xilinx/projects/lab3-4/ftc.vhd" into library work
Parsing VHDL file "E:/xilinx/projects/lab3-4/ft_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ft [ft_default]
Compiling architecture behavior of entity ft_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable E:/xilinx/projects/lab3-4/ft_TB_isim_beh.exe
Fuse Memory Usage: 29856 KB
Fuse CPU Usage: 327 ms
