{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607879051846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607879051862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 14:04:11 2020 " "Processing started: Sun Dec 13 14:04:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607879051862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879051862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede_float -c rede_float " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede_float -c rede_float" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879051862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607879052518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607879052518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_float " "Found entity 1: rede_float" {  } { { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXP exp ula_fl.v(26) " "Verilog HDL Declaration information at ula_fl.v(26): object \"EXP\" differs only in case from object \"exp\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAN man ula_fl.v(28) " "Verilog HDL Declaration information at ula_fl.v(28): object \"MAN\" differs only in case from object \"man\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fl.v(208) " "Verilog HDL Declaration information at ula_fl.v(208): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fl.v(209) " "Verilog HDL Declaration information at ula_fl.v(209): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fl.v(212) " "Verilog HDL Declaration information at ula_fl.v(212): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/ula_fl.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/ula_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymux " "Found entity 1: mymux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "2 norm " "Found entity 2: norm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "3 denorm " "Found entity 3: denorm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "4 outmux " "Found entity 4: outmux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysoma " "Found entity 5: mysoma" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "6 mymult " "Found entity 6: mymult" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "7 mydiv " "Found entity 7: mydiv" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""} { "Info" "ISGN_ENTITY_NAME" "8 ula_fl " "Found entity 8: ula_fl" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/proc_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/proc_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fl " "Found entity 1: proc_fl" {  } { { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/positivo_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/positivo_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fl " "Found entity 1: positivo_fl" {  } { { "../Proc_IP/positivo_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/positivo_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/int2float.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2float " "Found entity 1: int2float" {  } { { "../Proc_IP/int2float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fl.v(222) " "Verilog HDL warning at instr_dec_fl.v(222): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v" 222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/instr_dec_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/instr_dec_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fl " "Found entity 1: instr_dec_fl" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2int.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2int " "Found entity 1: float2int" {  } { { "../Proc_IP/float2int.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2index.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2index.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2index " "Found entity 1: float2index" {  } { { "../Proc_IP/float2index.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/core_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/core_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fl " "Found entity 1: core_fl" {  } { { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_float_tb " "Found entity 1: rede_float_tb" {  } { { "../rede_float_H/rede_float_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multicore.v(44) " "Verilog HDL information at multicore.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607879060985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879060985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879060985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/multicore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/multicore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_tb " "Found entity 1: multicore_tb" {  } { { "../rede_float_H/multicore_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879061001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879061001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607879061344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_io_out multicore.v(10) " "Verilog HDL or VHDL warning at multicore.v(10): object \"my_io_out\" assigned a value but never read" {  } { { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607879061344 "|multicore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_out_en multicore.v(11) " "Verilog HDL or VHDL warning at multicore.v(11): object \"my_out_en\" assigned a value but never read" {  } { { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607879061344 "|multicore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rede_float rede_float:rede_float0 " "Elaborating entity \"rede_float\" for hierarchy \"rede_float:rede_float0\"" {  } { { "../rede_float_H/multicore.v" "rede_float0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float rede_float:rede_float0\|int2float:i2f " "Elaborating entity \"int2float\" for hierarchy \"rede_float:rede_float0\|int2float:i2f\"" {  } { { "../rede_float_H/rede_float.v" "i2f" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fl rede_float:rede_float0\|proc_fl:p_rede_float " "Elaborating entity \"proc_fl\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\"" {  } { { "../rede_float_H/rede_float.v" "p_rede_float" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fl rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core " "Elaborating entity \"core_fl\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\"" {  } { { "../Proc_IP/proc_fl.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|pc:pc\"" {  } { { "../Proc_IP/core_fl.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fl.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fl rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|instr_dec_fl:id " "Elaborating entity \"instr_dec_fl\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|instr_dec_fl:id\"" {  } { { "../Proc_IP/core_fl.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fl.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fl rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula " "Elaborating entity \"ula_fl\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\"" {  } { { "../Proc_IP/core_fl.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denorm rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|denorm:denorm " "Elaborating entity \"denorm\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|denorm:denorm\"" {  } { { "../Proc_IP/ula_fl.v" "denorm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoma rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mysoma:mysoma " "Elaborating entity \"mysoma\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mysoma:mysoma\"" {  } { { "../Proc_IP/ula_fl.v" "mysoma" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult " "Elaborating entity \"mymult\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\"" {  } { { "../Proc_IP/ula_fl.v" "mymult" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_s " "Elaborating entity \"outmux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_s\"" {  } { { "../Proc_IP/ula_fl.v" "omux_s" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_e " "Elaborating entity \"outmux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_e\"" {  } { { "../Proc_IP/ula_fl.v" "omux_e" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_m " "Elaborating entity \"outmux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_m\"" {  } { { "../Proc_IP/ula_fl.v" "omux_m" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm " "Elaborating entity \"norm\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\"" {  } { { "../Proc_IP/ula_fl.v" "norm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1 " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1\"" {  } { { "../Proc_IP/ula_fl.v" "mm1" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[1\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[2\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[3\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[4\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[5\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[6\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[7\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[8\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[9\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[10\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[11\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[12\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[13\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[14\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[15\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[16\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[17\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2index rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|float2index:f2i " "Elaborating entity \"float2index\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|float2index:f2i\"" {  } { { "../Proc_IP/core_fl.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fl.v" "regf" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr rede_float:rede_float0\|proc_fl:p_rede_float\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fl.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fl.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879061610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2int rede_float:rede_float0\|float2int:f2i " "Elaborating entity \"float2int\" for hierarchy \"rede_float:rede_float0\|float2int:f2i\"" {  } { { "../rede_float_H/rede_float.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879110895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec rede_float:rede_float0\|addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"rede_float:rede_float0\|addr_dec:dec_in\"" {  } { { "../rede_float_H/rede_float.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879110895 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "644 " "Ignored 644 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "644 " "Ignored 644 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1607879113379 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1607879113379 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 454 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Memory depth (512) in the design file differs from memory depth (454) in the Memory Initialization File \"C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1607879116909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float1\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float1\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float2\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float2\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float3\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float3\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float4\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float4\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float5\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float5\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float6\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float6\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float7\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float7\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float8\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float8\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float9\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float9\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float10\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float10\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float11\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float11\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float12\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float12\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float13\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float13\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float14\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float14\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float15\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float15\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float16\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float16\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float17\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float17\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float18\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float18\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float19\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float19\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float20\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float20\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float21\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float21\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float22\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float22\|proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32920 " "Parameter NUMWORDS_A set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32920 " "Parameter NUMWORDS_B set to 32920" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_b79be261.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float11\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float11\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float12\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float12\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float13\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float13\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float14\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float14\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float15\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float15\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float16\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float16\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float17\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float17\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float18\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float18\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float19\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float19\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float20\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float20\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float21\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float21\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_float:rede_float22\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_float:rede_float22\|proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 454 " "Parameter NUMWORDS_A set to 454" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607879135219 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607879135219 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879135235 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607879135235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879135328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32920 " "Parameter \"NUMWORDS_A\" = \"32920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32920 " "Parameter \"NUMWORDS_B\" = \"32920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_float.ram0_mem_data_b79be261.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_float.ram0_mem_data_b79be261.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135328 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879135328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8m1 " "Found entity 1: altsyncram_v8m1" {  } { { "db/altsyncram_v8m1.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/altsyncram_v8m1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879135422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879135422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hsa " "Found entity 1: decode_hsa" {  } { { "db/decode_hsa.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/decode_hsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879135485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879135485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879135563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879135563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879135797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rede_float:rede_float10\|proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 454 " "Parameter \"NUMWORDS_A\" = \"454\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_float.ram0_mem_instr_e33b1b34.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135797 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879135797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf71 " "Found entity 1: altsyncram_mf71" {  } { { "db/altsyncram_mf71.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/altsyncram_mf71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879135844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879135844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879135984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879135984 ""}  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879135984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879136031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879136031 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "26 " "Converted 26 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 81 " "Used 81 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 23 12 " "Used 23 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 12 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 69 69 " "Used 69 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 69 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1607879140093 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "26 " "Converted the following 26 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 100 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_float:rede_float1\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 101 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_float:rede_float2\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 102 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 103 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float3\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 103 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 103 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 104 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float4\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 104 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 104 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 105 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float5\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 105 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 105 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float6\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 107 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float7\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 107 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 107 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 108 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float8\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 108 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 108 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 109 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float9\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 109 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 109 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 110 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float10\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 110 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 110 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 111 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float11\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 111 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 111 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 112 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float12\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 112 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 112 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 113 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float13\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 113 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 113 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 114 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float14\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 114 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 114 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 115 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float15\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 115 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 115 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 116 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float16\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 116 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 116 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 117 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float17\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 117 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 117 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 118 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float18\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 118 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 118 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 119 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float19\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 119 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 119 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 120 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float20\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 120 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 120 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 121 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float21\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 121 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 121 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 122 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_float:rede_float22\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 122 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } } { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 34 0 0 } } { "../rede_float_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v" 122 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879140093 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1607879140093 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 66 " "Used 66 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 66 66 " "Used 66 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 66 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1607879140093 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1607879140093 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1607879140093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 1 " "Parameter \"dataa_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 1 " "Parameter \"datab_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 2 " "Parameter \"output_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141186 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879141186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141233 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 2 " "Parameter \"dataa_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 2 " "Parameter \"output_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141327 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879141327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_do82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_do82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_do82 " "Found entity 1: mac_out_do82" {  } { { "db/mac_out_do82.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mac_out_do82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879141374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879141374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 1 " "Parameter \"datab_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141389 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879141389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879141436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"rede_float:rede_float0\|proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607879141436 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607879141436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_tr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_tr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_tr82 " "Found entity 1: mac_out_tr82" {  } { { "db/mac_out_tr82.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mac_out_tr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607879141483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879141483 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2665 " "Ignored 2665 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2665 " "Ignored 2665 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1607879145748 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1607879145748 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607879146076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607879146076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607879180052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/output_files/rede_float.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/output_files/rede_float.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879238390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607879241780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607879241780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41201 " "Implemented 41201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607879244482 ""} { "Info" "ICUT_CUT_TM_OPINS" "828 " "Implemented 828 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607879244482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36715 " "Implemented 36715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607879244482 ""} { "Info" "ICUT_CUT_TM_RAMS" "3506 " "Implemented 3506 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607879244482 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "132 " "Implemented 132 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607879244482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607879244482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607879244873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 14:07:24 2020 " "Processing ended: Sun Dec 13 14:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607879244873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607879244873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607879244873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607879244873 ""}
