#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Nov 15 12:07:11 2018
# Process ID: 4956
# Current directory: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4524 C:\Users\Amoozegar\Desktop\2018_10_05_ttctx2ttcrx\vivado\encoder\encoder.xpr
# Log file: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/vivado.log
# Journal file: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hanie/Documents/project/2018_10_03_ttctx2ttcrx/vivado/encoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 15 12:07:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
[Thu Nov 15 12:07:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 8
[Thu Nov 15 12:08:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
[Thu Nov 15 12:08:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/ttc_encoder/ttc_encoder_data_gen.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/ttc_encoder/ttc_encoder_data_gen.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Nov 15 12:34:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
[Thu Nov 15 12:34:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 15 12:36:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
reset_run synth_1 -prev_step 
launch_runs synth_1 -jobs 8
[Thu Nov 15 12:39:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 15 12:42:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Thu Nov 15 12:43:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/synth_1/runme.log
[Thu Nov 15 12:43:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1847.969 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1847.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1998.238 ; gain = 977.488
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdr2a_b_clk
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-311] analyzing module mmcm
INFO: [VRFC 10-311] analyzing module pll_160MHz
INFO: [VRFC 10-311] analyzing module serialb_com
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module ttc_data_generation
INFO: [VRFC 10-311] analyzing module ttc_decoder_core
INFO: [VRFC 10-311] analyzing module ttc_enc_wrapper
INFO: [VRFC 10-311] analyzing module ttc_encoder_data_gen
INFO: [VRFC 10-311] analyzing module ttc_fmc_wrapper
INFO: [VRFC 10-311] analyzing module ttcvi_emulation
INFO: [VRFC 10-311] analyzing module ttcvi_encoder
INFO: [VRFC 10-311] analyzing module ttcvx_emulation
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c5fa44d5fb1046d0b321c20e8140b53c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_impl.sdf", for root module "tb_top/ins_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_impl.sdf", for root module "tb_top/ins_top".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUFDS(IOSTANDARD="default")
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module xil_defaultlib.mmcm
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ttcvi_encoder
Compiling module xil_defaultlib.ttcvi_emulation
Compiling module xil_defaultlib.d_ff
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.ttcvx_emulation
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.ttc_enc_wrapper
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.ttc_data_generation
Compiling module xil_defaultlib.ttc_encoder_data_gen
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module xil_defaultlib.pll_160MHz
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.cdr2a_b_clk
Compiling module xil_defaultlib.serialb_com
Compiling module xil_defaultlib.ttc_decoder_core
Compiling module xil_defaultlib.ttc_fmc_wrapper
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_impl

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim/xsim.dir/tb_top_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 15 13:21:56 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2009.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/vivado/encoder/encoder.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_time_impl -key {Post-Implementation:sim_1:Timing:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: simulation started
Time: 100 ns  Iteration: 0  Process: /tb_top/line__148  File: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2025.500 ; gain = 1004.750
run 10 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:01:20 . Memory (MB): peak = 2026.605 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/ins_top/ins_ttcrx/CLK_IN1}} {{/tb_top/ins_top/ins_ttcrx/D}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: simulation started
Time: 100 ns  Iteration: 0  Process: /tb_top/line__148  File: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 2026.605 ; gain = 0.000
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/tb_top/ins_top/ins_ttc_encoder/ins_ttc/a_ch_data_out}} {{/tb_top/ins_top/ins_ttc_encoder/ins_ttc/addr_data_out}} {{/tb_top/ins_top/ins_ttc_encoder/ins_ttc/brc_data_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: simulation started
Time: 100 ns  Iteration: 0  Process: /tb_top/line__148  File: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd
Note: simulation finished
Time: 5 ms  Iteration: 0  Process: /tb_top/line__145  File: C:/Users/Amoozegar/Desktop/2018_10_05_ttctx2ttcrx/tb/tb_top.vhd
run: Time (s): cpu = 00:00:53 ; elapsed = 01:14:17 . Memory (MB): peak = 2026.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.605 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 18:51:43 2018...
