Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Aug 25 16:59:08 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tw1 spin_clock_impl_1_map.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c
        2.2  Clock sys_clk
        2.3  Clock tlc_sclk_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.1.2  Setup Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.1.3  Setup Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
            4.2.2  Hold Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
            4.2.3  Hold Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "tlc_sclk_I_0/lscc_pll_inst/clk_in_c"
=======================
create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]

Single Clock Domain
--------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c|             Target |          83.333 ns |         12.000 MHz 
                                         | Actual (all paths) |               ---- |               ---- 
--------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------
 From sys_clk                            |                         ---- |                      No path 
 From tlc_sclk_c                         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          37.854 ns |         26.417 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From tlc_sclk_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "tlc_sclk_c"
=======================
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tlc_sclk_c                        |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          31.854 ns |         31.393 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From sys_clk                           |                     1.893 ns |            slack = -4.173 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 76.7903%

3.1.2  Timing Errors
---------------------
Timing Errors: 76 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 332.920 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |   20.833 ns |  -17.021 ns |   26   |   37.855 ns |  26.417 MHz |       106      |       21       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |    1.893 ns |   -4.173 ns |    2   |   31.855 ns |  31.392 MHz |       153      |       55       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
frame_time_counter_122254__i25/D         |  -17.022 ns 
frame_time_counter_122254__i24/D         |  -16.744 ns 
frame_time_counter_122254__i23/D         |  -14.391 ns 
frame_time_counter_122254__i22/D         |  -14.113 ns 
frame_time_counter_122254__i21/D         |  -11.760 ns 
frame_time_counter_122254__i20/D         |  -11.482 ns 
frame_time_counter_122254__i19/D         |   -9.129 ns 
frame_time_counter_122254__i18/D         |   -8.851 ns 
line_time_counter_122253__i15/D          |   -8.772 ns 
frame_time_counter_122254__i17/D         |   -6.498 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          76 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {tlc_sclk_I_0/lscc_p                                                                                                    
ll_inst/clk_in_c} -period 83.3333333333                                                                                                    
333 [get_nets clk_in_c]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {sys_clk} -period 20                                                                                                    
.8333 [get_pins {OSCInst0/CLKHF }]      |    0.000 ns |    5.483 ns |    2   |        ---- |        ---- |       106      |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {tlc_sclk_                                                                                                    
c} -source [get_pins {tlc_sclk_I_0/lscc                                                                                                    
_pll_inst/u_PLL_B/REFERENCECLK}] -multi                                                                                                    
ply_by 11 -divide_by 4 [get_pins {tlc_s                                                                                                    
clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }                                                                                                    
]                                       |    0.000 ns |    3.765 ns |    2   |        ---- |        ---- |       153      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/line_cdc_i0/D                       |    3.766 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR              
                                         |    3.793 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR              
                                         |    3.793 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/Q                           
                                        |          No required time
tlc0/sout/Q                             |          No required time
tlc0/lat/Q                              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
frame_cdc_i0_i0/PADDI                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_pi[6]                          |                     input
smi_nwe_pi                              |                     input
frame_sync_pi                           |                     input
smi_data_pi[4]                          |                     input
smi_data_pi[5]                          |                     input
smi_data_pi[7]                          |                     input
smi_data_pi[2]                          |                     input
smi_data_pi[3]                          |                     input
smi_data_pi[0]                          |                     input
clk_in                                  |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
wr_grey_sync_r_i1                       |                  No Clock
wr_addr_r_i9                            |                  No Clock
rp_sync1_r__i1                          |                  No Clock
rp_sync2_r__i1                          |                  No Clock
wr_addr_r_i5                            |                  No Clock
wr_addr_r_i4                            |                  No Clock
wr_addr_r_i2                            |                  No Clock
wr_addr_r_i1                            |                  No Clock
full_r                                  |                  No Clock
wr_addr_r_i0                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       228
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
106 endpoints scored, 21 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i25/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 26
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -17.021 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           37.656
-----------------------------------------   ------
End-of-path arrival time( ns )              41.806

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.992  2       
n157564                                                   NET DELAY            0.000        33.992  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.270  2       
n155603                                                   NET DELAY            2.075        36.345  1       
frame_time_counter_122254_add_4_23/CI0->frame_time_counter_122254_add_4_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.623  2       
n157630                                                   NET DELAY            0.000        36.623  1       
frame_time_counter_122254_add_4_23/CI1->frame_time_counter_122254_add_4_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.901  2       
n155605                                                   NET DELAY            2.075        38.976  1       
frame_time_counter_122254_add_4_25/CI0->frame_time_counter_122254_add_4_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.254  2       
n157660                                                   NET DELAY            0.000        39.254  1       
frame_time_counter_122254_add_4_25/D1->frame_time_counter_122254_add_4_25/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        39.731  1       
n106                                                      NET DELAY            2.075        41.806  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i24/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 25
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -16.743 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           37.378
-----------------------------------------   ------
End-of-path arrival time( ns )              41.528

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.992  2       
n157564                                                   NET DELAY            0.000        33.992  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.270  2       
n155603                                                   NET DELAY            2.075        36.345  1       
frame_time_counter_122254_add_4_23/CI0->frame_time_counter_122254_add_4_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.623  2       
n157630                                                   NET DELAY            0.000        36.623  1       
frame_time_counter_122254_add_4_23/CI1->frame_time_counter_122254_add_4_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.901  2       
n155605                                                   NET DELAY            2.075        38.976  1       
frame_time_counter_122254_add_4_25/D0->frame_time_counter_122254_add_4_25/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        39.453  1       
n107                                                      NET DELAY            2.075        41.528  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i23/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 24
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.390 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           35.025
-----------------------------------------   ------
End-of-path arrival time( ns )              39.175

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.992  2       
n157564                                                   NET DELAY            0.000        33.992  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.270  2       
n155603                                                   NET DELAY            2.075        36.345  1       
frame_time_counter_122254_add_4_23/CI0->frame_time_counter_122254_add_4_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.623  2       
n157630                                                   NET DELAY            0.000        36.623  1       
frame_time_counter_122254_add_4_23/D1->frame_time_counter_122254_add_4_23/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        37.100  1       
n108                                                      NET DELAY            2.075        39.175  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i22/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 23
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.112 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           34.747
-----------------------------------------   ------
End-of-path arrival time( ns )              38.897

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.992  2       
n157564                                                   NET DELAY            0.000        33.992  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.270  2       
n155603                                                   NET DELAY            2.075        36.345  1       
frame_time_counter_122254_add_4_23/D0->frame_time_counter_122254_add_4_23/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        36.822  1       
n109                                                      NET DELAY            2.075        38.897  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i21/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 22
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -11.759 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           32.394
-----------------------------------------   ------
End-of-path arrival time( ns )              36.544

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.992  2       
n157564                                                   NET DELAY            0.000        33.992  1       
frame_time_counter_122254_add_4_21/D1->frame_time_counter_122254_add_4_21/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        34.469  1       
n110                                                      NET DELAY            2.075        36.544  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i20/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 21
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -11.481 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           32.116
-----------------------------------------   ------
End-of-path arrival time( ns )              36.266

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.639  2       
n155601                                                   NET DELAY            2.075        33.714  1       
frame_time_counter_122254_add_4_21/D0->frame_time_counter_122254_add_4_21/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        34.191  1       
n111                                                      NET DELAY            2.075        36.266  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i19/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 20
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -9.128 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           29.763
-----------------------------------------   ------
End-of-path arrival time( ns )              33.913

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.361  2       
n157525                                                   NET DELAY            0.000        31.361  1       
frame_time_counter_122254_add_4_19/D1->frame_time_counter_122254_add_4_19/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        31.838  1       
n112                                                      NET DELAY            2.075        33.913  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i18/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 19
Delay Ratio      : 77.4% (route), 22.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -8.850 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           29.485
-----------------------------------------   ------
End-of-path arrival time( ns )              33.635

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.008  2       
n155599                                                   NET DELAY            2.075        31.083  1       
frame_time_counter_122254_add_4_19/D0->frame_time_counter_122254_add_4_19/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        31.560  1       
n113                                                      NET DELAY            2.075        33.635  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i0/Q
Path End         : line_time_counter_122253__i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 18
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -8.771 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           29.406
-----------------------------------------   ------
End-of-path arrival time( ns )              33.556

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
line_time_counter_122253__i0/CK->line_time_counter_122253__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.541  2       
line_time_counter[0]                                      NET DELAY            2.075         7.616  1       
line_time_counter_122253_add_4_1/C1->line_time_counter_122253_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155618                                                   NET DELAY            2.075        10.035  1       
line_time_counter_122253_add_4_3/CI0->line_time_counter_122253_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157531                                                   NET DELAY            0.000        10.313  1       
line_time_counter_122253_add_4_3/CI1->line_time_counter_122253_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155620                                                   NET DELAY            2.075        12.666  1       
line_time_counter_122253_add_4_5/CI0->line_time_counter_122253_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157609                                                   NET DELAY            0.000        12.944  1       
line_time_counter_122253_add_4_5/CI1->line_time_counter_122253_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155622                                                   NET DELAY            2.075        15.297  1       
line_time_counter_122253_add_4_7/CI0->line_time_counter_122253_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157612                                                   NET DELAY            0.000        15.575  1       
line_time_counter_122253_add_4_7/CI1->line_time_counter_122253_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155624                                                   NET DELAY            2.075        17.928  1       
line_time_counter_122253_add_4_9/CI0->line_time_counter_122253_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157615                                                   NET DELAY            0.000        18.206  1       
line_time_counter_122253_add_4_9/CI1->line_time_counter_122253_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155626                                                   NET DELAY            2.075        20.559  1       
line_time_counter_122253_add_4_11/CI0->line_time_counter_122253_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157618                                                   NET DELAY            0.000        20.837  1       
line_time_counter_122253_add_4_11/CI1->line_time_counter_122253_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155628                                                   NET DELAY            2.075        23.190  1       
line_time_counter_122253_add_4_13/CI0->line_time_counter_122253_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157621                                                   NET DELAY            0.000        23.468  1       
line_time_counter_122253_add_4_13/CI1->line_time_counter_122253_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155630                                                   NET DELAY            2.075        25.821  1       
line_time_counter_122253_add_4_15/CI0->line_time_counter_122253_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157624                                                   NET DELAY            0.000        26.099  1       
line_time_counter_122253_add_4_15/CI1->line_time_counter_122253_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155632                                                   NET DELAY            2.075        28.452  1       
line_time_counter_122253_add_4_17/D0->line_time_counter_122253_add_4_17/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        28.929  1       
n70                                                       NET DELAY            2.075        31.004  1       
line_time_counter_122253_mux_6_i16_3_lut/B->line_time_counter_122253_mux_6_i16_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        31.481  1       
n88                                                       NET DELAY            2.075        33.556  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i17/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 18
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -6.497 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   24.784

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                           27.132
-----------------------------------------   ------
End-of-path arrival time( ns )              31.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.541  1       
n25                                                       NET DELAY            2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         7.960  2       
n155583                                                   NET DELAY            2.075        10.035  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.313  2       
n157501                                                   NET DELAY            0.000        10.313  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.591  2       
n155585                                                   NET DELAY            2.075        12.666  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        12.944  2       
n157504                                                   NET DELAY            0.000        12.944  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.222  2       
n155587                                                   NET DELAY            2.075        15.297  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.575  2       
n157507                                                   NET DELAY            0.000        15.575  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.853  2       
n155589                                                   NET DELAY            2.075        17.928  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.206  2       
n157510                                                   NET DELAY            0.000        18.206  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.484  2       
n155591                                                   NET DELAY            2.075        20.559  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.837  2       
n157513                                                   NET DELAY            0.000        20.837  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.115  2       
n155593                                                   NET DELAY            2.075        23.190  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.468  2       
n157516                                                   NET DELAY            0.000        23.468  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.746  2       
n155595                                                   NET DELAY            2.075        25.821  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.099  2       
n157519                                                   NET DELAY            0.000        26.099  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.377  2       
n155597                                                   NET DELAY            2.075        28.452  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.730  2       
n157522                                                   NET DELAY            0.000        28.730  1       
frame_time_counter_122254_add_4_17/D1->frame_time_counter_122254_add_4_17/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        29.207  1       
n114                                                      NET DELAY            2.075        31.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
153 endpoints scored, 55 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127402_2_lut/A->i127402_2_lut/Z          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154045                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127404_2_lut_2_lut/A->i127404_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154047                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127403_2_lut_2_lut/A->i127403_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154046                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127423_2_lut_2_lut/A->i127423_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154066                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
SLICE_124/A0->SLICE_124/F0                SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154067
                                                          NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
SLICE_123/A0->SLICE_123/F0                SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154068
                                                          NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127426_2_lut_2_lut/A->i127426_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154069                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i4/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
SLICE_115/A0->SLICE_115/F0                SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154070
                                                          NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i2/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
SLICE_113/A0->SLICE_113/F0                SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154071
                                                          NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i1/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 2.225 ns
Setup Constraint : 1.893 ns 
Path Slack       : -4.173 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      278.903

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              8.093
------------------------------------------   -------
End-of-path arrival time( ns )               283.076

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       
i127429_2_lut_2_lut/A->i127429_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.168  1       
n154072                                                   NET DELAY        2.075        12.243  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
----------------------------------------------------------------------
106 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i0/DI0
Path End         : frame_cdc_i0_i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.483 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   4.150
+ Data Path Delay                           5.483
-----------------------------------------   -----
End-of-path arrival time( ns )              9.633

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
frame_cdc_i0_i0/INCLK->frame_cdc_i0_i0/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         5.033  1       
frame_cdc[0]                                              NET DELAY           2.075         7.108  1       
i127440_3_lut_3_lut/B->i127440_3_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY      0.450         7.558  1       
n154083                                                   NET DELAY           2.075         9.633  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.541  1       
n25                                                       NET DELAY        2.075         7.616  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.066  1       
n130                                                      NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i1/Q
Path End         : frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_cdc_i0_i1/CK->frame_cdc_i0_i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
frame_cdc[1]                                              NET DELAY        2.075         7.616  1       
i127364_3_lut_3_lut/B->i127364_3_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450         8.066  1       
n154007                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : prev_frame_sync_c/Q
Path End         : prev_frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
prev_frame_sync_c/CK->prev_frame_sync_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
prev_frame_sync                                           NET DELAY        2.075         7.616  1       
i127365_3_lut_3_lut/A->i127365_3_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n154008                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i2/Q
Path End         : frame_time_counter_122254__i2/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i2/CK   frame_time_counter_122254__i3/CK}->frame_time_counter_122254__i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.541  1       
n24                                                       NET DELAY        2.075         7.616  1       
frame_time_counter_122254_add_4_3/C0->frame_time_counter_122254_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.066  1       
n129                                                      NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i3/Q
Path End         : frame_time_counter_122254__i3/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i2/CK   frame_time_counter_122254__i3/CK}->frame_time_counter_122254__i3/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.541  1       
n23                                                       NET DELAY        2.075         7.616  1       
frame_time_counter_122254_add_4_3/C1->frame_time_counter_122254_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.066  1       
n128                                                      NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i0/Q
Path End         : line_time_i0_i0/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i0/CK->line_time_i0_i0/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
line_time[0]                                              NET DELAY        2.075         7.616  1       
i127441_3_lut/A->i127441_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n154084                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i1/Q
Path End         : line_time_i0_i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i1/CK->line_time_i0_i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
line_time[1]                                              NET DELAY        2.075         7.616  1       
i127366_3_lut/A->i127366_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n154009                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i2/Q
Path End         : line_time_i0_i2/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i2/CK->line_time_i0_i2/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
line_time[2]                                              NET DELAY        2.075         7.616  1       
i127367_3_lut/A->i127367_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n154010                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i3/Q
Path End         : line_time_i0_i3/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     4.150
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    4.150

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    4.150
+ Data Path Delay                            5.991
-----------------------------------------   ------
End-of-path arrival time( ns )              10.141

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_time_i0_i3/CK->line_time_i0_i3/Q     SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
line_time[3]                                              NET DELAY        2.075         7.616  1       
i127368_3_lut/A->i127368_3_lut/Z          SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
n154011                                                   NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
153 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_sync_i0/Q
Path End         : tlc0/line_cdc_i0/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.765 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      339.708

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.991
------------------------------------------   -------
End-of-path arrival time( ns )               343.474

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_sync_i0/CK->line_sync_i0/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  2       
line_sync_c                                               NET DELAY        2.075         7.616  1       
SLICE_149/A0->SLICE_149/F0                SLICE           A0_TO_F0_DELAY   0.450         8.066  1       
line_sync_c/sig_002/FeedThruLUT                           NET DELAY        2.075        10.141  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 2.225 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.792 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                         6.375
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      339.231

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.150
+ Data Path Delay                              5.541
------------------------------------------   -------
End-of-path arrival time( ns )               343.024

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC           CLOCK LATENCY  0.000         0.000  51      
sys_clk                                                   NET DELAY      4.150         4.150  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE           CLK_TO_Q0_DELAY  1.391         5.541  91      
global_rst                                                NET DELAY        4.150         9.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO             CLOCK LATENCY  0.000         0.000  1       
clk_in_c                                                  NET DELAY      2.075         2.075  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL                            0.000         2.075  85      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  85      
tlc_sclk_c                                                NET DELAY      4.150         6.375  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

