-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_272_16 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    exp_cache_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_ce0 : OUT STD_LOGIC;
    exp_cache_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_ce1 : OUT STD_LOGIC;
    exp_cache_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inv_sum : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln142 : IN STD_LOGIC_VECTOR (11 downto 0);
    exp_cache_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_1_ce0 : OUT STD_LOGIC;
    exp_cache_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_1_ce1 : OUT STD_LOGIC;
    exp_cache_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_2_ce0 : OUT STD_LOGIC;
    exp_cache_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_2_ce1 : OUT STD_LOGIC;
    exp_cache_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_3_ce0 : OUT STD_LOGIC;
    exp_cache_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_3_ce1 : OUT STD_LOGIC;
    exp_cache_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_4_ce0 : OUT STD_LOGIC;
    exp_cache_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_4_ce1 : OUT STD_LOGIC;
    exp_cache_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_5_ce0 : OUT STD_LOGIC;
    exp_cache_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_5_ce1 : OUT STD_LOGIC;
    exp_cache_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_6_ce0 : OUT STD_LOGIC;
    exp_cache_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_6_ce1 : OUT STD_LOGIC;
    exp_cache_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_7_ce0 : OUT STD_LOGIC;
    exp_cache_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_7_ce1 : OUT STD_LOGIC;
    exp_cache_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_8_ce0 : OUT STD_LOGIC;
    exp_cache_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_8_ce1 : OUT STD_LOGIC;
    exp_cache_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_9_ce0 : OUT STD_LOGIC;
    exp_cache_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_9_ce1 : OUT STD_LOGIC;
    exp_cache_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_10_ce0 : OUT STD_LOGIC;
    exp_cache_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_10_ce1 : OUT STD_LOGIC;
    exp_cache_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_11_ce0 : OUT STD_LOGIC;
    exp_cache_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_11_ce1 : OUT STD_LOGIC;
    exp_cache_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_12_ce0 : OUT STD_LOGIC;
    exp_cache_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_12_ce1 : OUT STD_LOGIC;
    exp_cache_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_13_ce0 : OUT STD_LOGIC;
    exp_cache_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_13_ce1 : OUT STD_LOGIC;
    exp_cache_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_14_ce0 : OUT STD_LOGIC;
    exp_cache_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_14_ce1 : OUT STD_LOGIC;
    exp_cache_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_15_ce0 : OUT STD_LOGIC;
    exp_cache_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    exp_cache_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    exp_cache_15_ce1 : OUT STD_LOGIC;
    exp_cache_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2560_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2560_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2560_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2564_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2564_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2564_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2568_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2568_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2572_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2572_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2572_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2576_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2576_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2576_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2580_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2580_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2580_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2328_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2328_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2328_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2332_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2332_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2332_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2336_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2336_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2340_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2340_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2340_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2344_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2344_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2344_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2348_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2348_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2348_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2352_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2352_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2352_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2356_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2356_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2360_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2360_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2360_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2364_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2364_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2364_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2368_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2368_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2368_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2372_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2372_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2372_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2376_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2376_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2376_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2380_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2380_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2380_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2384_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2384_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2384_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2388_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2388_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2388_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2392_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2392_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2392_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2396_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2396_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2396_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2400_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2400_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2400_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2404_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2404_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2404_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2408_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2408_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2408_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2412_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2412_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2412_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2416_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2416_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2416_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2420_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2420_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2420_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2424_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2424_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2424_p_idle : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_float_to_bf16_fu_2428_p_dout0 : IN STD_LOGIC_VECTOR (15 downto 0);
    grp_float_to_bf16_fu_2428_p_start : OUT STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_ready : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_done : IN STD_LOGIC;
    grp_float_to_bf16_fu_2428_p_idle : IN STD_LOGIC;
    grp_fu_1330_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1330_p_ce : OUT STD_LOGIC;
    grp_fu_1335_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1335_p_ce : OUT STD_LOGIC;
    grp_fu_2672_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2672_p_ce : OUT STD_LOGIC;
    grp_fu_2676_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2676_p_ce : OUT STD_LOGIC;
    grp_fu_2680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2680_p_ce : OUT STD_LOGIC;
    grp_fu_2684_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2684_p_ce : OUT STD_LOGIC;
    grp_fu_2688_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2688_p_ce : OUT STD_LOGIC;
    grp_fu_2692_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2692_p_ce : OUT STD_LOGIC;
    grp_fu_2696_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2696_p_ce : OUT STD_LOGIC;
    grp_fu_2700_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2700_p_ce : OUT STD_LOGIC;
    grp_fu_2704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2704_p_ce : OUT STD_LOGIC;
    grp_fu_2708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2708_p_ce : OUT STD_LOGIC;
    grp_fu_2712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2712_p_ce : OUT STD_LOGIC;
    grp_fu_2716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2716_p_ce : OUT STD_LOGIC;
    grp_fu_2720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2720_p_ce : OUT STD_LOGIC;
    grp_fu_2724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2724_p_ce : OUT STD_LOGIC;
    grp_fu_2608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2608_p_ce : OUT STD_LOGIC;
    grp_fu_2612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2612_p_ce : OUT STD_LOGIC;
    grp_fu_2616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2616_p_ce : OUT STD_LOGIC;
    grp_fu_2620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2620_p_ce : OUT STD_LOGIC;
    grp_fu_2624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2624_p_ce : OUT STD_LOGIC;
    grp_fu_2628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2628_p_ce : OUT STD_LOGIC;
    grp_fu_2632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2632_p_ce : OUT STD_LOGIC;
    grp_fu_2636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2636_p_ce : OUT STD_LOGIC;
    grp_fu_2640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2640_p_ce : OUT STD_LOGIC;
    grp_fu_2644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2644_p_ce : OUT STD_LOGIC;
    grp_fu_2648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2648_p_ce : OUT STD_LOGIC;
    grp_fu_2652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2652_p_ce : OUT STD_LOGIC;
    grp_fu_2656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2656_p_ce : OUT STD_LOGIC;
    grp_fu_2660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2660_p_ce : OUT STD_LOGIC;
    grp_fu_2664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2664_p_ce : OUT STD_LOGIC;
    grp_fu_2668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2668_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_272_16 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln272_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln272_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1446_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1446_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1446_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln6_fu_1262_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln6_reg_1450_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_fu_1302_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln6_reg_1535_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal e_reg_1620 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_47_reg_1625 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_48_reg_1630 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_49_reg_1635 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_50_reg_1640 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_51_reg_1645 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_52_reg_1650 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_53_reg_1655 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_54_reg_1660 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_55_reg_1665 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_56_reg_1670 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_57_reg_1675 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_58_reg_1680 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_59_reg_1685 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_60_reg_1690 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_61_reg_1695 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_62_reg_1700 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_63_reg_1705 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_64_reg_1710 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_65_reg_1715 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_66_reg_1720 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_67_reg_1725 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_68_reg_1730 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_69_reg_1735 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_70_reg_1740 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_71_reg_1745 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_72_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_73_reg_1755 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_74_reg_1760 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_75_reg_1765 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_76_reg_1770 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_46_reg_1775 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_reg_1780 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_84_reg_1785 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_1_reg_1790 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_2_reg_1795 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_3_reg_1800 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_4_reg_1805 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_5_reg_1810 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_6_reg_1815 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_7_reg_1820 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_8_reg_1825 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_9_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_10_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_11_reg_1840 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_12_reg_1845 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_13_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_14_reg_1855 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_15_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_16_reg_1865 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_17_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_18_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_19_reg_1880 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_20_reg_1885 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_21_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_22_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_23_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_24_reg_1905 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_25_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_26_reg_1915 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_27_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_28_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_29_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_f_30_reg_1935 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_to_bf16_fu_928_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_934_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_940_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_946_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_952_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_958_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_964_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_970_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_976_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_982_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_988_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_994_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1000_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1006_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1012_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1018_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1024_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1030_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1036_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1042_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1048_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1054_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1060_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1066_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1072_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1078_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1084_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1090_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1096_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1102_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1108_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_1114_ap_ready : STD_LOGIC;
    signal grp_float_to_bf16_fu_928_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp217 : BOOLEAN;
    signal grp_float_to_bf16_fu_934_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp218 : BOOLEAN;
    signal grp_float_to_bf16_fu_940_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp219 : BOOLEAN;
    signal grp_float_to_bf16_fu_946_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp220 : BOOLEAN;
    signal grp_float_to_bf16_fu_952_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp221 : BOOLEAN;
    signal grp_float_to_bf16_fu_958_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp222 : BOOLEAN;
    signal grp_float_to_bf16_fu_964_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp223 : BOOLEAN;
    signal grp_float_to_bf16_fu_970_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp224 : BOOLEAN;
    signal grp_float_to_bf16_fu_976_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp225 : BOOLEAN;
    signal grp_float_to_bf16_fu_982_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp226 : BOOLEAN;
    signal grp_float_to_bf16_fu_988_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp227 : BOOLEAN;
    signal grp_float_to_bf16_fu_994_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp228 : BOOLEAN;
    signal grp_float_to_bf16_fu_1000_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp229 : BOOLEAN;
    signal grp_float_to_bf16_fu_1006_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp230 : BOOLEAN;
    signal grp_float_to_bf16_fu_1012_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp231 : BOOLEAN;
    signal grp_float_to_bf16_fu_1018_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp232 : BOOLEAN;
    signal grp_float_to_bf16_fu_1024_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp233 : BOOLEAN;
    signal grp_float_to_bf16_fu_1030_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp234 : BOOLEAN;
    signal grp_float_to_bf16_fu_1036_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp235 : BOOLEAN;
    signal grp_float_to_bf16_fu_1042_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp236 : BOOLEAN;
    signal grp_float_to_bf16_fu_1048_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp237 : BOOLEAN;
    signal grp_float_to_bf16_fu_1054_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp238 : BOOLEAN;
    signal grp_float_to_bf16_fu_1060_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp239 : BOOLEAN;
    signal grp_float_to_bf16_fu_1066_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp240 : BOOLEAN;
    signal grp_float_to_bf16_fu_1072_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp241 : BOOLEAN;
    signal grp_float_to_bf16_fu_1078_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp242 : BOOLEAN;
    signal grp_float_to_bf16_fu_1084_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp243 : BOOLEAN;
    signal grp_float_to_bf16_fu_1090_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp244 : BOOLEAN;
    signal grp_float_to_bf16_fu_1096_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp245 : BOOLEAN;
    signal grp_float_to_bf16_fu_1102_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp246 : BOOLEAN;
    signal grp_float_to_bf16_fu_1108_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp247 : BOOLEAN;
    signal grp_float_to_bf16_fu_1114_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp248 : BOOLEAN;
    signal zext_ln272_fu_1272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln278_fu_1310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln283_fu_1349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln283_1_fu_1377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_112 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln272_fu_1330_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_cache_ce1_local : STD_LOGIC;
    signal exp_cache_ce0_local : STD_LOGIC;
    signal exp_cache_1_ce1_local : STD_LOGIC;
    signal exp_cache_1_ce0_local : STD_LOGIC;
    signal exp_cache_2_ce1_local : STD_LOGIC;
    signal exp_cache_2_ce0_local : STD_LOGIC;
    signal exp_cache_3_ce1_local : STD_LOGIC;
    signal exp_cache_3_ce0_local : STD_LOGIC;
    signal exp_cache_4_ce1_local : STD_LOGIC;
    signal exp_cache_4_ce0_local : STD_LOGIC;
    signal exp_cache_5_ce1_local : STD_LOGIC;
    signal exp_cache_5_ce0_local : STD_LOGIC;
    signal exp_cache_6_ce1_local : STD_LOGIC;
    signal exp_cache_6_ce0_local : STD_LOGIC;
    signal exp_cache_7_ce1_local : STD_LOGIC;
    signal exp_cache_7_ce0_local : STD_LOGIC;
    signal exp_cache_8_ce1_local : STD_LOGIC;
    signal exp_cache_8_ce0_local : STD_LOGIC;
    signal exp_cache_9_ce1_local : STD_LOGIC;
    signal exp_cache_9_ce0_local : STD_LOGIC;
    signal exp_cache_10_ce1_local : STD_LOGIC;
    signal exp_cache_10_ce0_local : STD_LOGIC;
    signal exp_cache_11_ce1_local : STD_LOGIC;
    signal exp_cache_11_ce0_local : STD_LOGIC;
    signal exp_cache_12_ce1_local : STD_LOGIC;
    signal exp_cache_12_ce0_local : STD_LOGIC;
    signal exp_cache_13_ce1_local : STD_LOGIC;
    signal exp_cache_13_ce0_local : STD_LOGIC;
    signal exp_cache_14_ce1_local : STD_LOGIC;
    signal exp_cache_14_ce0_local : STD_LOGIC;
    signal exp_cache_15_ce1_local : STD_LOGIC;
    signal exp_cache_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local : STD_LOGIC;
    signal tmp_121_fu_1292_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln272_1_fu_1341_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln282_fu_1344_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln278_1_fu_1369_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln282_1_fu_1372_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_to_bf16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1000_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1000_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1000_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1006_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1006_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1006_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1012_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1012_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1012_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1018_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1018_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1018_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1024_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1024_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1024_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1030_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1030_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1030_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1036_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1036_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1036_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1042_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1042_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1042_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1048_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1048_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1048_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1054_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1054_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1054_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1060_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1060_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1060_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1066_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1066_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1066_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1072_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1072_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1072_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1078_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1078_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1078_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1084_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1084_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1084_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1090_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1090_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1090_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1096_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1096_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1096_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1102_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1108_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_1114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_1114_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_1114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_928_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_928_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_928_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_928_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_928_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_934_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_934_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_934_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_934_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_934_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_940_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_940_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_940_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_946_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_946_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_946_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_952_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_952_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_952_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_958_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_958_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_958_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_964_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_964_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_964_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_970_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_970_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_970_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_976_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_976_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_976_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_982_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_982_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_982_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_988_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_988_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_988_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_to_bf16_fu_994_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln272_reg_1446_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_to_bf16_fu_994_ap_ready = ap_const_logic_1)) then 
                    grp_float_to_bf16_fu_994_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln272_fu_1256_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_112 <= add_ln272_fu_1330_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_112 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln272_reg_1446 <= icmp_ln272_fu_1256_p2;
                icmp_ln272_reg_1446_pp0_iter1_reg <= icmp_ln272_reg_1446;
                lshr_ln6_reg_1450 <= ap_sig_allocacmp_i(9 downto 4);
                lshr_ln6_reg_1450_pp0_iter1_reg <= lshr_ln6_reg_1450;
                    or_ln6_reg_1535(5 downto 1) <= or_ln6_fu_1302_p3(5 downto 1);
                    or_ln6_reg_1535_pp0_iter1_reg(5 downto 1) <= or_ln6_reg_1535(5 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln272_reg_1446_pp0_iter2_reg <= icmp_ln272_reg_1446_pp0_iter1_reg;
                icmp_ln272_reg_1446_pp0_iter3_reg <= icmp_ln272_reg_1446_pp0_iter2_reg;
                lshr_ln6_reg_1450_pp0_iter2_reg <= lshr_ln6_reg_1450_pp0_iter1_reg;
                lshr_ln6_reg_1450_pp0_iter3_reg <= lshr_ln6_reg_1450_pp0_iter2_reg;
                lshr_ln6_reg_1450_pp0_iter4_reg <= lshr_ln6_reg_1450_pp0_iter3_reg;
                lshr_ln6_reg_1450_pp0_iter5_reg <= lshr_ln6_reg_1450_pp0_iter4_reg;
                    or_ln6_reg_1535_pp0_iter2_reg(5 downto 1) <= or_ln6_reg_1535_pp0_iter1_reg(5 downto 1);
                    or_ln6_reg_1535_pp0_iter3_reg(5 downto 1) <= or_ln6_reg_1535_pp0_iter2_reg(5 downto 1);
                    or_ln6_reg_1535_pp0_iter4_reg(5 downto 1) <= or_ln6_reg_1535_pp0_iter3_reg(5 downto 1);
                    or_ln6_reg_1535_pp0_iter5_reg(5 downto 1) <= or_ln6_reg_1535_pp0_iter4_reg(5 downto 1);
                out_f_10_reg_1835 <= grp_fu_2708_p_dout0;
                out_f_11_reg_1840 <= grp_fu_2712_p_dout0;
                out_f_12_reg_1845 <= grp_fu_2716_p_dout0;
                out_f_13_reg_1850 <= grp_fu_2720_p_dout0;
                out_f_14_reg_1855 <= grp_fu_2724_p_dout0;
                out_f_15_reg_1860 <= grp_fu_2608_p_dout0;
                out_f_16_reg_1865 <= grp_fu_2612_p_dout0;
                out_f_17_reg_1870 <= grp_fu_2616_p_dout0;
                out_f_18_reg_1875 <= grp_fu_2620_p_dout0;
                out_f_19_reg_1880 <= grp_fu_2624_p_dout0;
                out_f_1_reg_1790 <= grp_fu_2672_p_dout0;
                out_f_20_reg_1885 <= grp_fu_2628_p_dout0;
                out_f_21_reg_1890 <= grp_fu_2632_p_dout0;
                out_f_22_reg_1895 <= grp_fu_2636_p_dout0;
                out_f_23_reg_1900 <= grp_fu_2640_p_dout0;
                out_f_24_reg_1905 <= grp_fu_2644_p_dout0;
                out_f_25_reg_1910 <= grp_fu_2648_p_dout0;
                out_f_26_reg_1915 <= grp_fu_2652_p_dout0;
                out_f_27_reg_1920 <= grp_fu_2656_p_dout0;
                out_f_28_reg_1925 <= grp_fu_2660_p_dout0;
                out_f_29_reg_1930 <= grp_fu_2664_p_dout0;
                out_f_2_reg_1795 <= grp_fu_2676_p_dout0;
                out_f_30_reg_1935 <= grp_fu_2668_p_dout0;
                out_f_3_reg_1800 <= grp_fu_2680_p_dout0;
                out_f_4_reg_1805 <= grp_fu_2684_p_dout0;
                out_f_5_reg_1810 <= grp_fu_2688_p_dout0;
                out_f_6_reg_1815 <= grp_fu_2692_p_dout0;
                out_f_7_reg_1820 <= grp_fu_2696_p_dout0;
                out_f_84_reg_1785 <= grp_fu_1335_p_dout0;
                out_f_8_reg_1825 <= grp_fu_2700_p_dout0;
                out_f_9_reg_1830 <= grp_fu_2704_p_dout0;
                out_f_reg_1780 <= grp_fu_1330_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                e_46_reg_1775 <= exp_cache_15_q0;
                e_47_reg_1625 <= exp_cache_1_q1;
                e_48_reg_1630 <= exp_cache_2_q1;
                e_49_reg_1635 <= exp_cache_3_q1;
                e_50_reg_1640 <= exp_cache_4_q1;
                e_51_reg_1645 <= exp_cache_5_q1;
                e_52_reg_1650 <= exp_cache_6_q1;
                e_53_reg_1655 <= exp_cache_7_q1;
                e_54_reg_1660 <= exp_cache_8_q1;
                e_55_reg_1665 <= exp_cache_9_q1;
                e_56_reg_1670 <= exp_cache_10_q1;
                e_57_reg_1675 <= exp_cache_11_q1;
                e_58_reg_1680 <= exp_cache_12_q1;
                e_59_reg_1685 <= exp_cache_13_q1;
                e_60_reg_1690 <= exp_cache_14_q1;
                e_61_reg_1695 <= exp_cache_15_q1;
                e_62_reg_1700 <= exp_cache_q0;
                e_63_reg_1705 <= exp_cache_1_q0;
                e_64_reg_1710 <= exp_cache_2_q0;
                e_65_reg_1715 <= exp_cache_3_q0;
                e_66_reg_1720 <= exp_cache_4_q0;
                e_67_reg_1725 <= exp_cache_5_q0;
                e_68_reg_1730 <= exp_cache_6_q0;
                e_69_reg_1735 <= exp_cache_7_q0;
                e_70_reg_1740 <= exp_cache_8_q0;
                e_71_reg_1745 <= exp_cache_9_q0;
                e_72_reg_1750 <= exp_cache_10_q0;
                e_73_reg_1755 <= exp_cache_11_q0;
                e_74_reg_1760 <= exp_cache_12_q0;
                e_75_reg_1765 <= exp_cache_13_q0;
                e_76_reg_1770 <= exp_cache_14_q0;
                e_reg_1620 <= exp_cache_q1;
            end if;
        end if;
    end process;
    or_ln6_reg_1535(0) <= '1';
    or_ln6_reg_1535_pp0_iter1_reg(0) <= '1';
    or_ln6_reg_1535_pp0_iter2_reg(0) <= '1';
    or_ln6_reg_1535_pp0_iter3_reg(0) <= '1';
    or_ln6_reg_1535_pp0_iter4_reg(0) <= '1';
    or_ln6_reg_1535_pp0_iter5_reg(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_to_bf16_fu_2352_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 <= grp_float_to_bf16_fu_2416_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_to_bf16_fu_2348_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 <= grp_float_to_bf16_fu_2412_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_to_bf16_fu_2344_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 <= grp_float_to_bf16_fu_2408_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_to_bf16_fu_2340_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 <= grp_float_to_bf16_fu_2404_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_to_bf16_fu_2336_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 <= grp_float_to_bf16_fu_2400_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_to_bf16_fu_2332_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 <= grp_float_to_bf16_fu_2396_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_to_bf16_fu_2328_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 <= grp_float_to_bf16_fu_2392_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_to_bf16_fu_2580_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 <= grp_float_to_bf16_fu_2388_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_to_bf16_fu_2576_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 <= grp_float_to_bf16_fu_2384_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_to_bf16_fu_2356_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= grp_float_to_bf16_fu_2420_p_dout0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln272_fu_1330_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln282_1_fu_1372_p2 <= std_logic_vector(unsigned(zext_ln278_1_fu_1369_p1) + unsigned(mul_ln142));
    add_ln282_fu_1344_p2 <= std_logic_vector(unsigned(zext_ln272_1_fu_1341_p1) + unsigned(mul_ln142));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp217 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp220 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp221 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp223 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp224 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp227 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp228 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp230 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp231 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp233 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp234 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp236 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp238 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp240 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp242 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp243 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp244 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp245 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp246 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp247 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp248 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln272_fu_1256_p2)
    begin
        if (((icmp_ln272_fu_1256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_112, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_112;
        end if; 
    end process;

    exp_cache_10_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_10_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_10_ce0 <= exp_cache_10_ce0_local;

    exp_cache_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_10_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_10_ce1 <= exp_cache_10_ce1_local;

    exp_cache_10_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_10_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_11_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_11_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_11_ce0 <= exp_cache_11_ce0_local;

    exp_cache_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_11_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_11_ce1 <= exp_cache_11_ce1_local;

    exp_cache_11_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_11_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_12_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_12_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_12_ce0 <= exp_cache_12_ce0_local;

    exp_cache_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_12_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_12_ce1 <= exp_cache_12_ce1_local;

    exp_cache_12_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_12_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_13_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_13_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_13_ce0 <= exp_cache_13_ce0_local;

    exp_cache_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_13_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_13_ce1 <= exp_cache_13_ce1_local;

    exp_cache_13_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_13_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_14_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_14_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_14_ce0 <= exp_cache_14_ce0_local;

    exp_cache_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_14_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_14_ce1 <= exp_cache_14_ce1_local;

    exp_cache_14_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_14_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_15_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_15_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_15_ce0 <= exp_cache_15_ce0_local;

    exp_cache_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_15_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_15_ce1 <= exp_cache_15_ce1_local;

    exp_cache_15_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_15_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_1_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_1_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_1_ce0 <= exp_cache_1_ce0_local;

    exp_cache_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_1_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_1_ce1 <= exp_cache_1_ce1_local;

    exp_cache_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_1_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_2_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_2_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_2_ce0 <= exp_cache_2_ce0_local;

    exp_cache_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_2_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_2_ce1 <= exp_cache_2_ce1_local;

    exp_cache_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_2_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_3_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_3_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_3_ce0 <= exp_cache_3_ce0_local;

    exp_cache_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_3_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_3_ce1 <= exp_cache_3_ce1_local;

    exp_cache_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_3_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_4_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_4_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_4_ce0 <= exp_cache_4_ce0_local;

    exp_cache_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_4_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_4_ce1 <= exp_cache_4_ce1_local;

    exp_cache_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_4_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_5_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_5_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_5_ce0 <= exp_cache_5_ce0_local;

    exp_cache_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_5_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_5_ce1 <= exp_cache_5_ce1_local;

    exp_cache_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_5_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_6_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_6_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_6_ce0 <= exp_cache_6_ce0_local;

    exp_cache_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_6_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_6_ce1 <= exp_cache_6_ce1_local;

    exp_cache_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_6_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_7_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_7_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_7_ce0 <= exp_cache_7_ce0_local;

    exp_cache_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_7_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_7_ce1 <= exp_cache_7_ce1_local;

    exp_cache_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_7_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_8_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_8_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_8_ce0 <= exp_cache_8_ce0_local;

    exp_cache_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_8_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_8_ce1 <= exp_cache_8_ce1_local;

    exp_cache_8_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_8_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_9_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_9_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_9_ce0 <= exp_cache_9_ce0_local;

    exp_cache_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_9_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_9_ce1 <= exp_cache_9_ce1_local;

    exp_cache_9_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_9_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_address0 <= zext_ln278_fu_1310_p1(6 - 1 downto 0);
    exp_cache_address1 <= zext_ln272_fu_1272_p1(6 - 1 downto 0);
    exp_cache_ce0 <= exp_cache_ce0_local;

    exp_cache_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_ce0_local <= ap_const_logic_1;
        else 
            exp_cache_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    exp_cache_ce1 <= exp_cache_ce1_local;

    exp_cache_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_cache_ce1_local <= ap_const_logic_1;
        else 
            exp_cache_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_float_to_bf16_fu_1000_ap_ready <= grp_float_to_bf16_fu_2560_p_ready;
    grp_float_to_bf16_fu_1006_ap_ready <= grp_float_to_bf16_fu_2564_p_ready;
    grp_float_to_bf16_fu_1012_ap_ready <= grp_float_to_bf16_fu_2568_p_ready;
    grp_float_to_bf16_fu_1018_ap_ready <= grp_float_to_bf16_fu_2572_p_ready;
    grp_float_to_bf16_fu_1024_ap_ready <= grp_float_to_bf16_fu_2576_p_ready;
    grp_float_to_bf16_fu_1030_ap_ready <= grp_float_to_bf16_fu_2580_p_ready;
    grp_float_to_bf16_fu_1036_ap_ready <= grp_float_to_bf16_fu_2328_p_ready;
    grp_float_to_bf16_fu_1042_ap_ready <= grp_float_to_bf16_fu_2332_p_ready;
    grp_float_to_bf16_fu_1048_ap_ready <= grp_float_to_bf16_fu_2336_p_ready;
    grp_float_to_bf16_fu_1054_ap_ready <= grp_float_to_bf16_fu_2340_p_ready;
    grp_float_to_bf16_fu_1060_ap_ready <= grp_float_to_bf16_fu_2344_p_ready;
    grp_float_to_bf16_fu_1066_ap_ready <= grp_float_to_bf16_fu_2348_p_ready;
    grp_float_to_bf16_fu_1072_ap_ready <= grp_float_to_bf16_fu_2352_p_ready;
    grp_float_to_bf16_fu_1078_ap_ready <= grp_float_to_bf16_fu_2356_p_ready;
    grp_float_to_bf16_fu_1084_ap_ready <= grp_float_to_bf16_fu_2360_p_ready;
    grp_float_to_bf16_fu_1090_ap_ready <= grp_float_to_bf16_fu_2364_p_ready;
    grp_float_to_bf16_fu_1096_ap_ready <= grp_float_to_bf16_fu_2368_p_ready;
    grp_float_to_bf16_fu_1102_ap_ready <= grp_float_to_bf16_fu_2372_p_ready;
    grp_float_to_bf16_fu_1108_ap_ready <= grp_float_to_bf16_fu_2376_p_ready;
    grp_float_to_bf16_fu_1114_ap_ready <= grp_float_to_bf16_fu_2380_p_ready;
    grp_float_to_bf16_fu_2328_p_din1 <= out_f_17_reg_1870;
    grp_float_to_bf16_fu_2328_p_start <= grp_float_to_bf16_fu_1036_ap_start_reg;
    grp_float_to_bf16_fu_2332_p_din1 <= out_f_18_reg_1875;
    grp_float_to_bf16_fu_2332_p_start <= grp_float_to_bf16_fu_1042_ap_start_reg;
    grp_float_to_bf16_fu_2336_p_din1 <= out_f_19_reg_1880;
    grp_float_to_bf16_fu_2336_p_start <= grp_float_to_bf16_fu_1048_ap_start_reg;
    grp_float_to_bf16_fu_2340_p_din1 <= out_f_20_reg_1885;
    grp_float_to_bf16_fu_2340_p_start <= grp_float_to_bf16_fu_1054_ap_start_reg;
    grp_float_to_bf16_fu_2344_p_din1 <= out_f_21_reg_1890;
    grp_float_to_bf16_fu_2344_p_start <= grp_float_to_bf16_fu_1060_ap_start_reg;
    grp_float_to_bf16_fu_2348_p_din1 <= out_f_22_reg_1895;
    grp_float_to_bf16_fu_2348_p_start <= grp_float_to_bf16_fu_1066_ap_start_reg;
    grp_float_to_bf16_fu_2352_p_din1 <= out_f_23_reg_1900;
    grp_float_to_bf16_fu_2352_p_start <= grp_float_to_bf16_fu_1072_ap_start_reg;
    grp_float_to_bf16_fu_2356_p_din1 <= out_f_24_reg_1905;
    grp_float_to_bf16_fu_2356_p_start <= grp_float_to_bf16_fu_1078_ap_start_reg;
    grp_float_to_bf16_fu_2360_p_din1 <= out_f_25_reg_1910;
    grp_float_to_bf16_fu_2360_p_start <= grp_float_to_bf16_fu_1084_ap_start_reg;
    grp_float_to_bf16_fu_2364_p_din1 <= out_f_26_reg_1915;
    grp_float_to_bf16_fu_2364_p_start <= grp_float_to_bf16_fu_1090_ap_start_reg;
    grp_float_to_bf16_fu_2368_p_din1 <= out_f_27_reg_1920;
    grp_float_to_bf16_fu_2368_p_start <= grp_float_to_bf16_fu_1096_ap_start_reg;
    grp_float_to_bf16_fu_2372_p_din1 <= out_f_28_reg_1925;
    grp_float_to_bf16_fu_2372_p_start <= grp_float_to_bf16_fu_1102_ap_start_reg;
    grp_float_to_bf16_fu_2376_p_din1 <= out_f_29_reg_1930;
    grp_float_to_bf16_fu_2376_p_start <= grp_float_to_bf16_fu_1108_ap_start_reg;
    grp_float_to_bf16_fu_2380_p_din1 <= out_f_30_reg_1935;
    grp_float_to_bf16_fu_2380_p_start <= grp_float_to_bf16_fu_1114_ap_start_reg;
    grp_float_to_bf16_fu_2384_p_din1 <= out_f_reg_1780;
    grp_float_to_bf16_fu_2384_p_start <= grp_float_to_bf16_fu_928_ap_start_reg;
    grp_float_to_bf16_fu_2388_p_din1 <= out_f_84_reg_1785;
    grp_float_to_bf16_fu_2388_p_start <= grp_float_to_bf16_fu_934_ap_start_reg;
    grp_float_to_bf16_fu_2392_p_din1 <= out_f_1_reg_1790;
    grp_float_to_bf16_fu_2392_p_start <= grp_float_to_bf16_fu_940_ap_start_reg;
    grp_float_to_bf16_fu_2396_p_din1 <= out_f_2_reg_1795;
    grp_float_to_bf16_fu_2396_p_start <= grp_float_to_bf16_fu_946_ap_start_reg;
    grp_float_to_bf16_fu_2400_p_din1 <= out_f_3_reg_1800;
    grp_float_to_bf16_fu_2400_p_start <= grp_float_to_bf16_fu_952_ap_start_reg;
    grp_float_to_bf16_fu_2404_p_din1 <= out_f_4_reg_1805;
    grp_float_to_bf16_fu_2404_p_start <= grp_float_to_bf16_fu_958_ap_start_reg;
    grp_float_to_bf16_fu_2408_p_din1 <= out_f_5_reg_1810;
    grp_float_to_bf16_fu_2408_p_start <= grp_float_to_bf16_fu_964_ap_start_reg;
    grp_float_to_bf16_fu_2412_p_din1 <= out_f_6_reg_1815;
    grp_float_to_bf16_fu_2412_p_start <= grp_float_to_bf16_fu_970_ap_start_reg;
    grp_float_to_bf16_fu_2416_p_din1 <= out_f_7_reg_1820;
    grp_float_to_bf16_fu_2416_p_start <= grp_float_to_bf16_fu_976_ap_start_reg;
    grp_float_to_bf16_fu_2420_p_din1 <= out_f_8_reg_1825;
    grp_float_to_bf16_fu_2420_p_start <= grp_float_to_bf16_fu_982_ap_start_reg;
    grp_float_to_bf16_fu_2424_p_din1 <= out_f_9_reg_1830;
    grp_float_to_bf16_fu_2424_p_start <= grp_float_to_bf16_fu_988_ap_start_reg;
    grp_float_to_bf16_fu_2428_p_din1 <= out_f_10_reg_1835;
    grp_float_to_bf16_fu_2428_p_start <= grp_float_to_bf16_fu_994_ap_start_reg;
    grp_float_to_bf16_fu_2560_p_din1 <= out_f_11_reg_1840;
    grp_float_to_bf16_fu_2560_p_start <= grp_float_to_bf16_fu_1000_ap_start_reg;
    grp_float_to_bf16_fu_2564_p_din1 <= out_f_12_reg_1845;
    grp_float_to_bf16_fu_2564_p_start <= grp_float_to_bf16_fu_1006_ap_start_reg;
    grp_float_to_bf16_fu_2568_p_din1 <= out_f_13_reg_1850;
    grp_float_to_bf16_fu_2568_p_start <= grp_float_to_bf16_fu_1012_ap_start_reg;
    grp_float_to_bf16_fu_2572_p_din1 <= out_f_14_reg_1855;
    grp_float_to_bf16_fu_2572_p_start <= grp_float_to_bf16_fu_1018_ap_start_reg;
    grp_float_to_bf16_fu_2576_p_din1 <= out_f_15_reg_1860;
    grp_float_to_bf16_fu_2576_p_start <= grp_float_to_bf16_fu_1024_ap_start_reg;
    grp_float_to_bf16_fu_2580_p_din1 <= out_f_16_reg_1865;
    grp_float_to_bf16_fu_2580_p_start <= grp_float_to_bf16_fu_1030_ap_start_reg;
    grp_float_to_bf16_fu_928_ap_ready <= grp_float_to_bf16_fu_2384_p_ready;
    grp_float_to_bf16_fu_934_ap_ready <= grp_float_to_bf16_fu_2388_p_ready;
    grp_float_to_bf16_fu_940_ap_ready <= grp_float_to_bf16_fu_2392_p_ready;
    grp_float_to_bf16_fu_946_ap_ready <= grp_float_to_bf16_fu_2396_p_ready;
    grp_float_to_bf16_fu_952_ap_ready <= grp_float_to_bf16_fu_2400_p_ready;
    grp_float_to_bf16_fu_958_ap_ready <= grp_float_to_bf16_fu_2404_p_ready;
    grp_float_to_bf16_fu_964_ap_ready <= grp_float_to_bf16_fu_2408_p_ready;
    grp_float_to_bf16_fu_970_ap_ready <= grp_float_to_bf16_fu_2412_p_ready;
    grp_float_to_bf16_fu_976_ap_ready <= grp_float_to_bf16_fu_2416_p_ready;
    grp_float_to_bf16_fu_982_ap_ready <= grp_float_to_bf16_fu_2420_p_ready;
    grp_float_to_bf16_fu_988_ap_ready <= grp_float_to_bf16_fu_2424_p_ready;
    grp_float_to_bf16_fu_994_ap_ready <= grp_float_to_bf16_fu_2428_p_ready;
    grp_fu_1330_p_ce <= ap_const_logic_1;
    grp_fu_1330_p_din0 <= e_reg_1620;
    grp_fu_1330_p_din1 <= inv_sum;
    grp_fu_1335_p_ce <= ap_const_logic_1;
    grp_fu_1335_p_din0 <= e_47_reg_1625;
    grp_fu_1335_p_din1 <= inv_sum;
    grp_fu_2608_p_ce <= ap_const_logic_1;
    grp_fu_2608_p_din0 <= e_62_reg_1700;
    grp_fu_2608_p_din1 <= inv_sum;
    grp_fu_2612_p_ce <= ap_const_logic_1;
    grp_fu_2612_p_din0 <= e_63_reg_1705;
    grp_fu_2612_p_din1 <= inv_sum;
    grp_fu_2616_p_ce <= ap_const_logic_1;
    grp_fu_2616_p_din0 <= e_64_reg_1710;
    grp_fu_2616_p_din1 <= inv_sum;
    grp_fu_2620_p_ce <= ap_const_logic_1;
    grp_fu_2620_p_din0 <= e_65_reg_1715;
    grp_fu_2620_p_din1 <= inv_sum;
    grp_fu_2624_p_ce <= ap_const_logic_1;
    grp_fu_2624_p_din0 <= e_66_reg_1720;
    grp_fu_2624_p_din1 <= inv_sum;
    grp_fu_2628_p_ce <= ap_const_logic_1;
    grp_fu_2628_p_din0 <= e_67_reg_1725;
    grp_fu_2628_p_din1 <= inv_sum;
    grp_fu_2632_p_ce <= ap_const_logic_1;
    grp_fu_2632_p_din0 <= e_68_reg_1730;
    grp_fu_2632_p_din1 <= inv_sum;
    grp_fu_2636_p_ce <= ap_const_logic_1;
    grp_fu_2636_p_din0 <= e_69_reg_1735;
    grp_fu_2636_p_din1 <= inv_sum;
    grp_fu_2640_p_ce <= ap_const_logic_1;
    grp_fu_2640_p_din0 <= e_70_reg_1740;
    grp_fu_2640_p_din1 <= inv_sum;
    grp_fu_2644_p_ce <= ap_const_logic_1;
    grp_fu_2644_p_din0 <= e_71_reg_1745;
    grp_fu_2644_p_din1 <= inv_sum;
    grp_fu_2648_p_ce <= ap_const_logic_1;
    grp_fu_2648_p_din0 <= e_72_reg_1750;
    grp_fu_2648_p_din1 <= inv_sum;
    grp_fu_2652_p_ce <= ap_const_logic_1;
    grp_fu_2652_p_din0 <= e_73_reg_1755;
    grp_fu_2652_p_din1 <= inv_sum;
    grp_fu_2656_p_ce <= ap_const_logic_1;
    grp_fu_2656_p_din0 <= e_74_reg_1760;
    grp_fu_2656_p_din1 <= inv_sum;
    grp_fu_2660_p_ce <= ap_const_logic_1;
    grp_fu_2660_p_din0 <= e_75_reg_1765;
    grp_fu_2660_p_din1 <= inv_sum;
    grp_fu_2664_p_ce <= ap_const_logic_1;
    grp_fu_2664_p_din0 <= e_76_reg_1770;
    grp_fu_2664_p_din1 <= inv_sum;
    grp_fu_2668_p_ce <= ap_const_logic_1;
    grp_fu_2668_p_din0 <= e_46_reg_1775;
    grp_fu_2668_p_din1 <= inv_sum;
    grp_fu_2672_p_ce <= ap_const_logic_1;
    grp_fu_2672_p_din0 <= e_48_reg_1630;
    grp_fu_2672_p_din1 <= inv_sum;
    grp_fu_2676_p_ce <= ap_const_logic_1;
    grp_fu_2676_p_din0 <= e_49_reg_1635;
    grp_fu_2676_p_din1 <= inv_sum;
    grp_fu_2680_p_ce <= ap_const_logic_1;
    grp_fu_2680_p_din0 <= e_50_reg_1640;
    grp_fu_2680_p_din1 <= inv_sum;
    grp_fu_2684_p_ce <= ap_const_logic_1;
    grp_fu_2684_p_din0 <= e_51_reg_1645;
    grp_fu_2684_p_din1 <= inv_sum;
    grp_fu_2688_p_ce <= ap_const_logic_1;
    grp_fu_2688_p_din0 <= e_52_reg_1650;
    grp_fu_2688_p_din1 <= inv_sum;
    grp_fu_2692_p_ce <= ap_const_logic_1;
    grp_fu_2692_p_din0 <= e_53_reg_1655;
    grp_fu_2692_p_din1 <= inv_sum;
    grp_fu_2696_p_ce <= ap_const_logic_1;
    grp_fu_2696_p_din0 <= e_54_reg_1660;
    grp_fu_2696_p_din1 <= inv_sum;
    grp_fu_2700_p_ce <= ap_const_logic_1;
    grp_fu_2700_p_din0 <= e_55_reg_1665;
    grp_fu_2700_p_din1 <= inv_sum;
    grp_fu_2704_p_ce <= ap_const_logic_1;
    grp_fu_2704_p_din0 <= e_56_reg_1670;
    grp_fu_2704_p_din1 <= inv_sum;
    grp_fu_2708_p_ce <= ap_const_logic_1;
    grp_fu_2708_p_din0 <= e_57_reg_1675;
    grp_fu_2708_p_din1 <= inv_sum;
    grp_fu_2712_p_ce <= ap_const_logic_1;
    grp_fu_2712_p_din0 <= e_58_reg_1680;
    grp_fu_2712_p_din1 <= inv_sum;
    grp_fu_2716_p_ce <= ap_const_logic_1;
    grp_fu_2716_p_din0 <= e_59_reg_1685;
    grp_fu_2716_p_din1 <= inv_sum;
    grp_fu_2720_p_ce <= ap_const_logic_1;
    grp_fu_2720_p_din0 <= e_60_reg_1690;
    grp_fu_2720_p_din1 <= inv_sum;
    grp_fu_2724_p_ce <= ap_const_logic_1;
    grp_fu_2724_p_din0 <= e_61_reg_1695;
    grp_fu_2724_p_din1 <= inv_sum;
    icmp_ln272_fu_1256_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    lshr_ln6_fu_1262_p4 <= ap_sig_allocacmp_i(9 downto 4);
    or_ln6_fu_1302_p3 <= (tmp_121_fu_1292_p4 & ap_const_lv1_1);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d0 <= grp_float_to_bf16_fu_2360_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_d1 <= grp_float_to_bf16_fu_2424_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d0 <= grp_float_to_bf16_fu_2364_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_d1 <= grp_float_to_bf16_fu_2428_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d0 <= grp_float_to_bf16_fu_2368_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_d1 <= grp_float_to_bf16_fu_2560_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d0 <= grp_float_to_bf16_fu_2372_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_d1 <= grp_float_to_bf16_fu_2564_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d0 <= grp_float_to_bf16_fu_2376_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_d1 <= grp_float_to_bf16_fu_2568_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address0 <= zext_ln283_1_fu_1377_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_address1 <= zext_ln283_fu_1349_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d0 <= grp_float_to_bf16_fu_2380_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_d1 <= grp_float_to_bf16_fu_2572_p_dout0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf2_banks_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_121_fu_1292_p4 <= ap_sig_allocacmp_i(9 downto 5);
    zext_ln272_1_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln6_reg_1450_pp0_iter5_reg),12));
    zext_ln272_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln6_fu_1262_p4),64));
    zext_ln278_1_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln6_reg_1535_pp0_iter5_reg),12));
    zext_ln278_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln6_fu_1302_p3),64));
    zext_ln283_1_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln282_1_fu_1372_p2),64));
    zext_ln283_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln282_fu_1344_p2),64));
end behav;
