$date
	Sun Oct 23 00:16:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#737983
b11101 !
1"
#737986
b11101 &
b11101 %
1$
#737987
0"
#737990
b1011000 &
b1011000 %
#737994
b101100 &
b101100 %
#737998
b10110 &
b10110 %
#738002
b1011 &
b1011 %
#738006
b100010 &
b100010 %
#738010
b10001 &
b10001 %
#738014
b110100 &
b110100 %
#738018
b11010 &
b11010 %
#738022
b1101 &
b1101 %
#738026
b101000 &
b101000 %
#738030
b10100 &
b10100 %
#738034
b1010 &
b1010 %
#738038
b101 &
b101 %
#738042
b10000 &
b10000 %
#738046
b1000 &
b1000 %
#738050
b100 &
b100 %
#738054
b10 &
b10 %
#738058
b1 &
b1 %
1#
#738062
b0 &
0#
b0 %
0$
#1680774
b10100 &
b10100 %
1$
b10100 !
1"
#1680775
0"
#1680778
b1010 &
b1010 %
#1680782
b101 &
b101 %
#1680786
b10000 &
b10000 %
#1680790
b1000 &
b1000 %
#1680794
b100 &
b100 %
#1680798
b10 &
b10 %
#1680802
b1 &
b1 %
1#
#1680806
b0 &
0#
b0 %
0$
#2681459
b11010 !
1"
#2681462
b11010 &
b11010 %
1$
#2681463
0"
#2681466
b1101 &
b1101 %
#2681470
b101000 &
b101000 %
#2681474
b10100 &
b10100 %
#2681478
b1010 &
b1010 %
#2681482
b101 &
b101 %
#2681486
b10000 &
b10000 %
#2681490
b1000 &
b1000 %
#2681494
b100 &
b100 %
#2681498
b10 &
b10 %
#2681502
b1 &
1#
b1 %
#2681506
b0 &
b0 %
0#
0$
#4500012
