{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 321, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0006872967064920894], 0, 2.1048476696014404, 1575984942.7591455], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int16"], ["TENSOR", [512, 512, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 512, 7, 7, "int16"], [512, 512, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 147, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0010278942549388523], 0, 2.266791582107544, 1575984965.8272731], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int16"], ["TENSOR", [256, 128, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 128, 28, 28, "int16"], [256, 128, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 557, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", false]]}], "r": [[0.000702352090190915], 0, 2.8649303913116455, 1575984979.5739017], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [256, 256, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [256, 256, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 200, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011763013087557604], 0, 2.540423631668091, 1575984998.0830338], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int16"], ["TENSOR", [128, 64, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 64, 56, 56, "int16"], [128, 64, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 483, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 4]], ["unroll_kw", "ot", false]]}], "r": [[0.0006816843337547408], 0, 1.7143352031707764, 1575985031.6428413], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int16"], ["TENSOR", [128, 128, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 128, 28, 28, "int16"], [128, 128, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0013325687486398258], 0, 1.6965911388397217, 1575985058.9055839], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int16"], ["TENSOR", [64, 64, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 64, 56, 56, "int16"], [64, 64, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 323, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 28]], ["unroll_kw", "ot", true]]}], "r": [[0.001400483266891892], 0, 3.1855216026306152, 1575985076.0353062], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [64, 3, 7, 7], "float32"], [2, 2], [3, 3], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [64, 3, 7, 7, "float32"], [2, 2], [3, 3], [1, 1], "NCHW", "float32"], {"i": 90, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 16]], ["unroll_kw", "ot", true]]}], "r": [[0.0019060185217391306], 0, 2.3630521297454834, 1575985091.145025], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int16"], ["TENSOR", [128, 64, 1, 1], "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 64, 56, 56, "int16"], [128, 64, 1, 1, "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {"i": 495, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 4]], ["tile_oh", "ot", 2]]}], "r": [[7.539844545454545e-05], 0, 1.99965238571167, 1575985116.2683074], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int16"], ["TENSOR", [256, 128, 1, 1], "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 128, 28, 28, "int16"], [256, 128, 1, 1, "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {"i": 414, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 2]]}], "r": [[7.126508325947263e-05], 0, 1.9198410511016846, 1575985143.089547], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 1, 1], "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 1, 1, "int16"], [2, 2], [0, 0], [1, 1], "NCHW", "int16"], {"i": 134, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 256]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.107789625085208e-05], 0, 1.5049452781677246, 1575985162.2755349], "v": 0.1}
