{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 13:48:09 2019 " "Info: Processing started: Thu Oct 17 13:48:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst17\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regDST:inst15\|regDSTOut\[2\] register Banco_reg:inst6\|Reg5\[1\] 61.86 MHz 16.166 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.86 MHz between source register \"regDST:inst15\|regDSTOut\[2\]\" and destination register \"Banco_reg:inst6\|Reg5\[1\]\" (period= 16.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.090 ns + Longest register register " "Info: + Longest register to register delay is 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDST:inst15\|regDSTOut\[2\] 1 REG LCCOMB_X36_Y25_N18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDST:inst15|regDSTOut[2] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.357 ns) 1.292 ns Banco_reg:inst6\|Mux64~1 2 COMB LCCOMB_X37_Y28_N30 32 " "Info: 2: + IC(0.935 ns) + CELL(0.357 ns) = 1.292 ns; Loc. = LCCOMB_X37_Y28_N30; Fanout = 32; COMB Node = 'Banco_reg:inst6\|Mux64~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { regDST:inst15|regDSTOut[2] Banco_reg:inst6|Mux64~1 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.746 ns) 3.090 ns Banco_reg:inst6\|Reg5\[1\] 3 REG LCFF_X29_Y30_N11 2 " "Info: 3: + IC(1.052 ns) + CELL(0.746 ns) = 3.090 ns; Loc. = LCFF_X29_Y30_N11; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg5\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.798 ns" { Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 35.70 % ) " "Info: Total cell delay = 1.103 ns ( 35.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 64.30 % ) " "Info: Total interconnect delay = 1.987 ns ( 64.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.090 ns" { regDST:inst15|regDSTOut[2] Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.090 ns" { regDST:inst15|regDSTOut[2] {} Banco_reg:inst6|Mux64~1 {} Banco_reg:inst6|Reg5[1] {} } { 0.000ns 0.935ns 1.052ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.903 ns - Smallest " "Info: - Smallest clock skew is -4.903 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1427 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1427; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.618 ns) 2.942 ns Banco_reg:inst6\|Reg5\[1\] 3 REG LCFF_X29_Y30_N11 2 " "Info: 3: + IC(1.117 ns) + CELL(0.618 ns) = 2.942 ns; Loc. = LCFF_X29_Y30_N11; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg5\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { clk~clkctrl Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.37 % ) " "Info: Total cell delay = 1.482 ns ( 50.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 49.63 % ) " "Info: Total interconnect delay = 1.460 ns ( 49.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[1] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.845 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.712 ns) 2.735 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X21_Y23_N23 40 " "Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.735 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 40; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.366 ns) 4.403 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X36_Y25_N30 1 " "Info: 3: + IC(1.302 ns) + CELL(0.366 ns) = 4.403 ns; Loc. = LCCOMB_X36_Y25_N30; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.668 ns" { unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.000 ns) 6.420 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(2.017 ns) + CELL(0.000 ns) = 6.420 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.053 ns) 7.845 ns regDST:inst15\|regDSTOut\[2\] 5 REG LCCOMB_X36_Y25_N18 33 " "Info: 5: + IC(1.372 ns) + CELL(0.053 ns) = 7.845 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.425 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[2] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 25.43 % ) " "Info: Total cell delay = 1.995 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 74.57 % ) " "Info: Total interconnect delay = 5.850 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[2] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[1] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[2] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.090 ns" { regDST:inst15|regDSTOut[2] Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.090 ns" { regDST:inst15|regDSTOut[2] {} Banco_reg:inst6|Mux64~1 {} Banco_reg:inst6|Reg5[1] {} } { 0.000ns 0.935ns 1.052ns } { 0.000ns 0.357ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.942 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[1] {} } { 0.000ns 0.000ns 0.343ns 1.117ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[2] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:inst4\|Instr25_21\[0\] regDST:inst15\|regDSTOut\[0\] clk 3.965 ns " "Info: Found hold time violation between source  pin or register \"Instr_Reg:inst4\|Instr25_21\[0\]\" and destination pin or register \"regDST:inst15\|regDSTOut\[0\]\" for clock \"clk\" (Hold time is 3.965 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.897 ns + Largest " "Info: + Largest clock skew is 4.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.845 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.712 ns) 2.735 ns unidadeControle:inst17\|muxxxchgctrl 2 REG LCFF_X21_Y23_N23 40 " "Info: 2: + IC(1.159 ns) + CELL(0.712 ns) = 2.735 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 40; REG Node = 'unidadeControle:inst17\|muxxxchgctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { clk unidadeControle:inst17|muxxxchgctrl } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.366 ns) 4.403 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X36_Y25_N30 1 " "Info: 3: + IC(1.302 ns) + CELL(0.366 ns) = 4.403 ns; Loc. = LCCOMB_X36_Y25_N30; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.668 ns" { unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.000 ns) 6.420 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G0 5 " "Info: 4: + IC(2.017 ns) + CELL(0.000 ns) = 6.420 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.053 ns) 7.845 ns regDST:inst15\|regDSTOut\[0\] 5 REG LCCOMB_X36_Y25_N28 33 " "Info: 5: + IC(1.372 ns) + CELL(0.053 ns) = 7.845 ns; Loc. = LCCOMB_X36_Y25_N28; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.425 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 25.43 % ) " "Info: Total cell delay = 1.995 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 74.57 % ) " "Info: Total interconnect delay = 5.850 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.948 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1427 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1427; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.618 ns) 2.948 ns Instr_Reg:inst4\|Instr25_21\[0\] 3 REG LCFF_X36_Y25_N11 36 " "Info: 3: + IC(1.123 ns) + CELL(0.618 ns) = 2.948 ns; Loc. = LCFF_X36_Y25_N11; Fanout = 36; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.741 ns" { clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.27 % ) " "Info: Total cell delay = 1.482 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 49.73 % ) " "Info: Total interconnect delay = 1.466 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.123ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.123ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.838 ns - Shortest register register " "Info: - Shortest register to register delay is 0.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst4\|Instr25_21\[0\] 1 REG LCFF_X36_Y25_N11 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N11; Fanout = 36; REG Node = 'Instr_Reg:inst4\|Instr25_21\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns regDST:inst15\|Mux0~0 2 COMB LCCOMB_X36_Y25_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X36_Y25_N10; Fanout = 1; COMB Node = 'regDST:inst15\|Mux0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.346 ns) 0.838 ns regDST:inst15\|regDSTOut\[0\] 3 REG LCCOMB_X36_Y25_N28 33 " "Info: 3: + IC(0.251 ns) + CELL(0.346 ns) = 0.838 ns; Loc. = LCCOMB_X36_Y25_N28; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.597 ns" { regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.587 ns ( 70.05 % ) " "Info: Total cell delay = 0.587 ns ( 70.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.251 ns ( 29.95 % ) " "Info: Total interconnect delay = 0.251 ns ( 29.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.838 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.251ns } { 0.000ns 0.241ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.845 ns" { clk unidadeControle:inst17|muxxxchgctrl regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.845 ns" { clk {} clk~combout {} unidadeControle:inst17|muxxxchgctrl {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.159ns 1.302ns 2.017ns 1.372ns } { 0.000ns 0.864ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr25_21[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr25_21[0] {} } { 0.000ns 0.000ns 0.343ns 1.123ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { Instr_Reg:inst4|Instr25_21[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.838 ns" { Instr_Reg:inst4|Instr25_21[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.251ns } { 0.000ns 0.241ns 0.346ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst17\|muxpcsource\[0\] reset clk 5.062 ns register " "Info: tsu for register \"unidadeControle:inst17\|muxpcsource\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.062 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.913 ns + Longest pin register " "Info: + Longest pin to register delay is 7.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 47 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 47; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.218 ns) + CELL(0.228 ns) 6.310 ns unidadeControle:inst17\|state~46 2 COMB LCCOMB_X27_Y21_N0 2 " "Info: 2: + IC(5.218 ns) + CELL(0.228 ns) = 6.310 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 2; COMB Node = 'unidadeControle:inst17\|state~46'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.446 ns" { reset unidadeControle:inst17|state~46 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.272 ns) 6.838 ns unidadeControle:inst17\|alucontrol\[2\]~3 3 COMB LCCOMB_X27_Y21_N28 3 " "Info: 3: + IC(0.256 ns) + CELL(0.272 ns) = 6.838 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 3; COMB Node = 'unidadeControle:inst17\|alucontrol\[2\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.528 ns" { unidadeControle:inst17|state~46 unidadeControle:inst17|alucontrol[2]~3 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.746 ns) 7.913 ns unidadeControle:inst17\|muxpcsource\[0\] 4 REG LCFF_X26_Y21_N21 33 " "Info: 4: + IC(0.329 ns) + CELL(0.746 ns) = 7.913 ns; Loc. = LCFF_X26_Y21_N21; Fanout = 33; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 26.66 % ) " "Info: Total cell delay = 2.110 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.803 ns ( 73.34 % ) " "Info: Total interconnect delay = 5.803 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.913 ns" { reset unidadeControle:inst17|state~46 unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.913 ns" { reset {} reset~combout {} unidadeControle:inst17|state~46 {} unidadeControle:inst17|alucontrol[2]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 5.218ns 0.256ns 0.329ns } { 0.000ns 0.864ns 0.228ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.941 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1427 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1427; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 2.941 ns unidadeControle:inst17\|muxpcsource\[0\] 3 REG LCFF_X26_Y21_N21 33 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 2.941 ns; Loc. = LCFF_X26_Y21_N21; Fanout = 33; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.734 ns" { clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.39 % ) " "Info: Total cell delay = 1.482 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 49.61 % ) " "Info: Total interconnect delay = 1.459 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.941 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.941 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 1.116ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.913 ns" { reset unidadeControle:inst17|state~46 unidadeControle:inst17|alucontrol[2]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.913 ns" { reset {} reset~combout {} unidadeControle:inst17|state~46 {} unidadeControle:inst17|alucontrol[2]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 5.218ns 0.256ns 0.329ns } { 0.000ns 0.864ns 0.228ns 0.272ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.941 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.941 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 1.116ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[26\] unidadeControle:inst17\|muxalusrca\[0\] 17.883 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[26\]\" through register \"unidadeControle:inst17\|muxalusrca\[0\]\" is 17.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.944 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1427 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1427; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.618 ns) 2.944 ns unidadeControle:inst17\|muxalusrca\[0\] 3 REG LCFF_X25_Y22_N5 44 " "Info: 3: + IC(1.119 ns) + CELL(0.618 ns) = 2.944 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 44; REG Node = 'unidadeControle:inst17\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.737 ns" { clk~clkctrl unidadeControle:inst17|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.34 % ) " "Info: Total cell delay = 1.482 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.66 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl unidadeControle:inst17|muxalusrca[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxalusrca[0] {} } { 0.000ns 0.000ns 0.343ns 1.119ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.845 ns + Longest register pin " "Info: + Longest register to pin delay is 14.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:inst17\|muxalusrca\[0\] 1 REG LCFF_X25_Y22_N5 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 44; REG Node = 'unidadeControle:inst17\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unidadeControle:inst17|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.228 ns) 1.901 ns aluSrcA:inst\|Mux5~0 2 COMB LCCOMB_X42_Y28_N0 4 " "Info: 2: + IC(1.673 ns) + CELL(0.228 ns) = 1.901 ns; Loc. = LCCOMB_X42_Y28_N0; Fanout = 4; COMB Node = 'aluSrcA:inst\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.901 ns" { unidadeControle:inst17|muxalusrca[0] aluSrcA:inst|Mux5~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.053 ns) 3.278 ns Ula32:inst3\|carry_temp\[5\]~35 3 COMB LCCOMB_X25_Y26_N14 1 " "Info: 3: + IC(1.324 ns) + CELL(0.053 ns) = 3.278 ns; Loc. = LCCOMB_X25_Y26_N14; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~35'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { aluSrcA:inst|Mux5~0 Ula32:inst3|carry_temp[5]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.228 ns) 3.844 ns Ula32:inst3\|carry_temp\[5\]~36 4 COMB LCCOMB_X24_Y26_N30 3 " "Info: 4: + IC(0.338 ns) + CELL(0.228 ns) = 3.844 ns; Loc. = LCCOMB_X24_Y26_N30; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~36'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { Ula32:inst3|carry_temp[5]~35 Ula32:inst3|carry_temp[5]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.111 ns Ula32:inst3\|carry_temp\[7\]~4 5 COMB LCCOMB_X24_Y26_N20 3 " "Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 4.111 ns; Loc. = LCCOMB_X24_Y26_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[5]~36 Ula32:inst3|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.376 ns Ula32:inst3\|carry_temp\[9\]~5 6 COMB LCCOMB_X24_Y26_N26 3 " "Info: 6: + IC(0.212 ns) + CELL(0.053 ns) = 4.376 ns; Loc. = LCCOMB_X24_Y26_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 4.643 ns Ula32:inst3\|carry_temp\[11\]~6 7 COMB LCCOMB_X24_Y26_N14 3 " "Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 4.643 ns; Loc. = LCCOMB_X24_Y26_N14; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.908 ns Ula32:inst3\|carry_temp\[13\]~30 8 COMB LCCOMB_X24_Y26_N16 3 " "Info: 8: + IC(0.212 ns) + CELL(0.053 ns) = 4.908 ns; Loc. = LCCOMB_X24_Y26_N16; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~30'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 5.189 ns Ula32:inst3\|carry_temp\[15\]~7 9 COMB LCCOMB_X24_Y26_N0 3 " "Info: 9: + IC(0.228 ns) + CELL(0.053 ns) = 5.189 ns; Loc. = LCCOMB_X24_Y26_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:inst3|carry_temp[13]~30 Ula32:inst3|carry_temp[15]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 5.466 ns Ula32:inst3\|carry_temp\[17\]~8 10 COMB LCCOMB_X24_Y26_N4 3 " "Info: 10: + IC(0.224 ns) + CELL(0.053 ns) = 5.466 ns; Loc. = LCCOMB_X24_Y26_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:inst3|carry_temp[15]~7 Ula32:inst3|carry_temp[17]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 5.729 ns Ula32:inst3\|carry_temp\[19\]~9 11 COMB LCCOMB_X24_Y26_N8 3 " "Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 5.729 ns; Loc. = LCCOMB_X24_Y26_N8; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst3|carry_temp[17]~8 Ula32:inst3|carry_temp[19]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.053 ns) 7.003 ns Ula32:inst3\|carry_temp\[21\]~10 12 COMB LCCOMB_X36_Y23_N4 3 " "Info: 12: + IC(1.221 ns) + CELL(0.053 ns) = 7.003 ns; Loc. = LCCOMB_X36_Y23_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 7.268 ns Ula32:inst3\|carry_temp\[23\]~11 13 COMB LCCOMB_X36_Y23_N10 3 " "Info: 13: + IC(0.212 ns) + CELL(0.053 ns) = 7.268 ns; Loc. = LCCOMB_X36_Y23_N10; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[21]~10 Ula32:inst3|carry_temp[23]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.535 ns Ula32:inst3\|carry_temp\[25\]~12 14 COMB LCCOMB_X36_Y23_N30 3 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 7.535 ns; Loc. = LCCOMB_X36_Y23_N30; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[23]~11 Ula32:inst3|carry_temp[25]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.053 ns) 8.742 ns Ula32:inst3\|Mux5~0 15 COMB LCCOMB_X40_Y30_N24 3 " "Info: 15: + IC(1.154 ns) + CELL(0.053 ns) = 8.742 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.207 ns" { Ula32:inst3|carry_temp[25]~12 Ula32:inst3|Mux5~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.929 ns) + CELL(2.174 ns) 14.845 ns aluresult\[26\] 16 PIN PIN_AD2 0 " "Info: 16: + IC(3.929 ns) + CELL(2.174 ns) = 14.845 ns; Loc. = PIN_AD2; Fanout = 0; PIN Node = 'aluresult\[26\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.103 ns" { Ula32:inst3|Mux5~0 aluresult[26] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 22.00 % ) " "Info: Total cell delay = 3.266 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.579 ns ( 78.00 % ) " "Info: Total interconnect delay = 11.579 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.845 ns" { unidadeControle:inst17|muxalusrca[0] aluSrcA:inst|Mux5~0 Ula32:inst3|carry_temp[5]~35 Ula32:inst3|carry_temp[5]~36 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~30 Ula32:inst3|carry_temp[15]~7 Ula32:inst3|carry_temp[17]~8 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~10 Ula32:inst3|carry_temp[23]~11 Ula32:inst3|carry_temp[25]~12 Ula32:inst3|Mux5~0 aluresult[26] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.845 ns" { unidadeControle:inst17|muxalusrca[0] {} aluSrcA:inst|Mux5~0 {} Ula32:inst3|carry_temp[5]~35 {} Ula32:inst3|carry_temp[5]~36 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~30 {} Ula32:inst3|carry_temp[15]~7 {} Ula32:inst3|carry_temp[17]~8 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~10 {} Ula32:inst3|carry_temp[23]~11 {} Ula32:inst3|carry_temp[25]~12 {} Ula32:inst3|Mux5~0 {} aluresult[26] {} } { 0.000ns 1.673ns 1.324ns 0.338ns 0.214ns 0.212ns 0.214ns 0.212ns 0.228ns 0.224ns 0.210ns 1.221ns 0.212ns 0.214ns 1.154ns 3.929ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.174ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.944 ns" { clk clk~clkctrl unidadeControle:inst17|muxalusrca[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.944 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxalusrca[0] {} } { 0.000ns 0.000ns 0.343ns 1.119ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "14.845 ns" { unidadeControle:inst17|muxalusrca[0] aluSrcA:inst|Mux5~0 Ula32:inst3|carry_temp[5]~35 Ula32:inst3|carry_temp[5]~36 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~30 Ula32:inst3|carry_temp[15]~7 Ula32:inst3|carry_temp[17]~8 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~10 Ula32:inst3|carry_temp[23]~11 Ula32:inst3|carry_temp[25]~12 Ula32:inst3|Mux5~0 aluresult[26] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "14.845 ns" { unidadeControle:inst17|muxalusrca[0] {} aluSrcA:inst|Mux5~0 {} Ula32:inst3|carry_temp[5]~35 {} Ula32:inst3|carry_temp[5]~36 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~30 {} Ula32:inst3|carry_temp[15]~7 {} Ula32:inst3|carry_temp[17]~8 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~10 {} Ula32:inst3|carry_temp[23]~11 {} Ula32:inst3|carry_temp[25]~12 {} Ula32:inst3|Mux5~0 {} aluresult[26] {} } { 0.000ns 1.673ns 1.324ns 0.338ns 0.214ns 0.212ns 0.214ns 0.212ns 0.228ns 0.224ns 0.210ns 1.221ns 0.212ns 0.214ns 1.154ns 3.929ns } { 0.000ns 0.228ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.174ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk debug 6.813 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"debug\" is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(2.164 ns) 6.813 ns debug 2 PIN PIN_W31 0 " "Info: 2: + IC(3.785 ns) + CELL(2.164 ns) = 6.813 ns; Loc. = PIN_W31; Fanout = 0; PIN Node = 'debug'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.949 ns" { clk debug } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 536 2000 2176 552 "debug" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 44.44 % ) " "Info: Total cell delay = 3.028 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 55.56 % ) " "Info: Total interconnect delay = 3.785 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.813 ns" { clk debug } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} debug {} } { 0.000ns 0.000ns 3.785ns } { 0.000ns 0.864ns 2.164ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst17\|state.fetch1 reset clk -2.470 ns register " "Info: th for register \"unidadeControle:inst17\|state.fetch1\" (data pin = \"reset\", clock pin = \"clk\") is -2.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.935 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_U30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G3 1427 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1427; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 2.935 ns unidadeControle:inst17\|state.fetch1 3 REG LCFF_X21_Y22_N3 3 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 2.935 ns; Loc. = LCFF_X21_Y22_N3; Fanout = 3; REG Node = 'unidadeControle:inst17\|state.fetch1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.728 ns" { clk~clkctrl unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 50.49 % ) " "Info: Total cell delay = 1.482 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 49.51 % ) " "Info: Total interconnect delay = 1.453 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { clk clk~clkctrl unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.fetch1 {} } { 0.000ns 0.000ns 0.343ns 1.110ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 116 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.554 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_T30 47 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_T30; Fanout = 47; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.482 ns) + CELL(0.053 ns) 5.399 ns unidadeControle:inst17\|state~62 2 COMB LCCOMB_X21_Y22_N2 1 " "Info: 2: + IC(4.482 ns) + CELL(0.053 ns) = 5.399 ns; Loc. = LCCOMB_X21_Y22_N2; Fanout = 1; COMB Node = 'unidadeControle:inst17\|state~62'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.535 ns" { reset unidadeControle:inst17|state~62 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.554 ns unidadeControle:inst17\|state.fetch1 3 REG LCFF_X21_Y22_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.554 ns; Loc. = LCFF_X21_Y22_N3; Fanout = 3; REG Node = 'unidadeControle:inst17\|state.fetch1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { unidadeControle:inst17|state~62 unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 19.30 % ) " "Info: Total cell delay = 1.072 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.482 ns ( 80.70 % ) " "Info: Total interconnect delay = 4.482 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.554 ns" { reset unidadeControle:inst17|state~62 unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.554 ns" { reset {} reset~combout {} unidadeControle:inst17|state~62 {} unidadeControle:inst17|state.fetch1 {} } { 0.000ns 0.000ns 4.482ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { clk clk~clkctrl unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|state.fetch1 {} } { 0.000ns 0.000ns 0.343ns 1.110ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.554 ns" { reset unidadeControle:inst17|state~62 unidadeControle:inst17|state.fetch1 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.554 ns" { reset {} reset~combout {} unidadeControle:inst17|state~62 {} unidadeControle:inst17|state.fetch1 {} } { 0.000ns 0.000ns 4.482ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 13:48:10 2019 " "Info: Processing ended: Thu Oct 17 13:48:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
