{
  "vendor": "AMD",
  "type": "CPU",
  "family": "Zen3+GCN5",
  "name": "Cezanne_IR",
  "githubRepo": "misdake/ChipAnnotationData6",
  "githubIssueId": 5,
  "source": "https://www.flickr.com/photos/130561288@N04/51375154375",
  "createTime": "Dec 12, 2021 10:28:54 AM",
  "width": 4362,
  "height": 4051,
  "tileSize": 512,
  "maxLevel": 4,
  "levels": [
    {
      "level": 0,
      "xMax": 9,
      "yMax": 8
    },
    {
      "level": 1,
      "xMax": 5,
      "yMax": 4
    },
    {
      "level": 2,
      "xMax": 3,
      "yMax": 2
    },
    {
      "level": 3,
      "xMax": 2,
      "yMax": 1
    },
    {
      "level": 4,
      "xMax": 1,
      "yMax": 1
    }
  ],
  "widthMillimeter": 13.918,
  "heightMillimeter": 12.913
}