Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 28 16:34:35 2022
| Host         : icopavan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           28 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------+-------------------------+------------------+----------------+--------------+
|        Clock Signal        |   Enable Signal  |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------+-------------------------+------------------+----------------+--------------+
|  b0/m0/I24                 |                  |                         |                1 |              1 |         1.00 |
|  b1/m0/I25                 |                  |                         |                1 |              1 |         1.00 |
|  b2/m0/I26                 |                  |                         |                1 |              1 |         1.00 |
|  b3/m0/I27                 |                  |                         |                1 |              1 |         1.00 |
|  b4/m0/I28                 |                  |                         |                1 |              1 |         1.00 |
|  vga0/clk0/clk_pixel_reg_0 |                  |                         |                2 |              2 |         1.00 |
|  vga0/clk0/clk_pixel_reg_0 | vga0/cnt_x_maxed |                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG             |                  | vga0/SR[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             |                  | vga0/SS[0]              |                2 |              4 |         2.00 |
|  b0/m0/I24                 | b0/click0_n_0    | b0/cnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  b1/m0/I25                 | b1/click0_n_0    | b1/cnt[3]_i_1__0_n_0    |                1 |              4 |         4.00 |
|  b2/m0/I26                 | b2/click0_n_0    | b2/cnt[3]_i_1__1_n_0    |                1 |              4 |         4.00 |
|  b3/m0/I27                 | b3/click0_n_0    | b3/cnt[3]_i_1__2_n_0    |                1 |              4 |         4.00 |
|  b4/m0/I28                 | b4/click0_n_0    | b4/cnt[3]_i_1__3_n_0    |                1 |              4 |         4.00 |
|  vga0/clk0/clk_pixel_reg_0 | vga0/cnt_x_maxed | vga0/cnt_y              |                4 |              8 |         2.00 |
|  vga0/clk0/clk_pixel_reg_0 |                  | vga0/cnt_x_maxed        |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG             |                  | b0/m0/cnt[0]_i_1__4_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                  | b1/m0/cnt[0]_i_1__5_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                  | b2/m0/cnt[0]_i_1__6_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                  | b3/m0/cnt[0]_i_1__7_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                  | b4/m0/cnt[0]_i_1__8_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                  |                         |               35 |             70 |         2.00 |
+----------------------------+------------------+-------------------------+------------------+----------------+--------------+


