{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 14:10:59 2014 " "Info: Processing started: Wed Oct 15 14:10:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602_Update -c LCD1602_Update --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602_Update -c LCD1602_Update --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_100us " "Info: Detected ripple clock \"Clk_100us\" as buffer" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100us" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register \\Proc_Display:cnt_disp\[6\] register \\Proc_Display:cnt_disp\[3\] 158.33 MHz 6.316 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 158.33 MHz between source register \"\\Proc_Display:cnt_disp\[6\]\" and destination register \"\\Proc_Display:cnt_disp\[3\]\" (period= 6.316 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.052 ns + Longest register register " "Info: + Longest register to register delay is 6.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\Proc_Display:cnt_disp\[6\] 1 REG LCFF_X18_Y7_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N17; Fanout = 5; REG Node = '\\Proc_Display:cnt_disp\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \Proc_Display:cnt_disp[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 1.496 ns LessThan3~1 2 COMB LCCOMB_X19_Y7_N16 1 " "Info: 2: + IC(1.126 ns) + CELL(0.370 ns) = 1.496 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'LessThan3~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { \Proc_Display:cnt_disp[6] LessThan3~1 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 2.251 ns LessThan3~3 3 COMB LCCOMB_X19_Y7_N28 4 " "Info: 3: + IC(0.385 ns) + CELL(0.370 ns) = 2.251 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 4; COMB Node = 'LessThan3~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { LessThan3~1 LessThan3~3 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.839 ns Selector26~0 4 COMB LCCOMB_X19_Y7_N18 2 " "Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 2.839 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 2; COMB Node = 'Selector26~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { LessThan3~3 Selector26~0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.623 ns) 3.843 ns \\Proc_Display:cnt_disp\[2\]~4 5 COMB LCCOMB_X19_Y7_N12 1 " "Info: 5: + IC(0.381 ns) + CELL(0.623 ns) = 3.843 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 1; COMB Node = '\\Proc_Display:cnt_disp\[2\]~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { Selector26~0 \Proc_Display:cnt_disp[2]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.535 ns) 4.775 ns \\Proc_Display:cnt_disp\[2\]~9 6 COMB LCCOMB_X19_Y7_N26 14 " "Info: 6: + IC(0.397 ns) + CELL(0.535 ns) = 4.775 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 14; COMB Node = '\\Proc_Display:cnt_disp\[2\]~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { \Proc_Display:cnt_disp[2]~4 \Proc_Display:cnt_disp[2]~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.660 ns) 6.052 ns \\Proc_Display:cnt_disp\[3\] 7 REG LCFF_X18_Y7_N11 8 " "Info: 7: + IC(0.617 ns) + CELL(0.660 ns) = 6.052 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 8; REG Node = '\\Proc_Display:cnt_disp\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { \Proc_Display:cnt_disp[2]~9 \Proc_Display:cnt_disp[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns ( 45.67 % ) " "Info: Total cell delay = 2.764 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 54.33 % ) " "Info: Total interconnect delay = 3.288 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { \Proc_Display:cnt_disp[6] LessThan3~1 LessThan3~3 Selector26~0 \Proc_Display:cnt_disp[2]~4 \Proc_Display:cnt_disp[2]~9 \Proc_Display:cnt_disp[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.052 ns" { \Proc_Display:cnt_disp[6] {} LessThan3~1 {} LessThan3~3 {} Selector26~0 {} \Proc_Display:cnt_disp[2]~4 {} \Proc_Display:cnt_disp[2]~9 {} \Proc_Display:cnt_disp[3] {} } { 0.000ns 1.126ns 0.385ns 0.382ns 0.381ns 0.397ns 0.617ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.623ns 0.535ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 4.891 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 4.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Clk_100us 2 REG LCFF_X1_Y6_N21 1 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G3 52 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 4.891 ns \\Proc_Display:cnt_disp\[3\] 4 REG LCFF_X18_Y7_N11 8 " "Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 4.891 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 8; REG Node = '\\Proc_Display:cnt_disp\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Clk_100us~clkctrl \Proc_Display:cnt_disp[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.94 % ) " "Info: Total cell delay = 2.736 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 44.06 % ) " "Info: Total interconnect delay = 2.155 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[3] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 4.891 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 4.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Clk_100us 2 REG LCFF_X1_Y6_N21 1 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G3 52 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 4.891 ns \\Proc_Display:cnt_disp\[6\] 4 REG LCFF_X18_Y7_N17 5 " "Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 4.891 ns; Loc. = LCFF_X18_Y7_N17; Fanout = 5; REG Node = '\\Proc_Display:cnt_disp\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Clk_100us~clkctrl \Proc_Display:cnt_disp[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.94 % ) " "Info: Total cell delay = 2.736 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.155 ns ( 44.06 % ) " "Info: Total interconnect delay = 2.155 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[6] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[3] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[6] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { \Proc_Display:cnt_disp[6] LessThan3~1 LessThan3~3 Selector26~0 \Proc_Display:cnt_disp[2]~4 \Proc_Display:cnt_disp[2]~9 \Proc_Display:cnt_disp[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.052 ns" { \Proc_Display:cnt_disp[6] {} LessThan3~1 {} LessThan3~3 {} Selector26~0 {} \Proc_Display:cnt_disp[2]~4 {} \Proc_Display:cnt_disp[2]~9 {} \Proc_Display:cnt_disp[3] {} } { 0.000ns 1.126ns 0.385ns 0.382ns 0.381ns 0.397ns 0.617ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.623ns 0.535ns 0.660ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[3] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { Clk Clk_100us Clk_100us~clkctrl \Proc_Display:cnt_disp[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} \Proc_Display:cnt_disp[6] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[1\] data_in1\[1\] Clk 6.191 ns register " "Info: tsu for register \"data_out\[1\]\" (data pin = \"data_in1\[1\]\", clock pin = \"Clk\") is 6.191 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.137 ns + Longest pin register " "Info: + Longest pin to register delay is 11.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in1\[1\] 1 PIN PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 1; PIN Node = 'data_in1\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in1[1] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.560 ns) + CELL(0.650 ns) 8.154 ns Mux6~1 2 COMB LCCOMB_X21_Y8_N30 1 " "Info: 2: + IC(6.560 ns) + CELL(0.650 ns) = 8.154 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'Mux6~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { data_in1[1] Mux6~1 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.206 ns) 8.944 ns Mux6~2 3 COMB LCCOMB_X20_Y8_N18 1 " "Info: 3: + IC(0.584 ns) + CELL(0.206 ns) = 8.944 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 1; COMB Node = 'Mux6~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Mux6~1 Mux6~2 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.616 ns) 10.239 ns Mux6~3 4 COMB LCCOMB_X19_Y8_N30 1 " "Info: 4: + IC(0.679 ns) + CELL(0.616 ns) = 10.239 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'Mux6~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Mux6~2 Mux6~3 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.206 ns) 11.029 ns Mux6~4 5 COMB LCCOMB_X18_Y8_N2 1 " "Info: 5: + IC(0.584 ns) + CELL(0.206 ns) = 11.029 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 1; COMB Node = 'Mux6~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { Mux6~3 Mux6~4 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.137 ns data_out\[1\] 6 REG LCFF_X18_Y8_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.137 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 1; REG Node = 'data_out\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux6~4 data_out[1] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 24.51 % ) " "Info: Total cell delay = 2.730 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.407 ns ( 75.49 % ) " "Info: Total interconnect delay = 8.407 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { data_in1[1] Mux6~1 Mux6~2 Mux6~3 Mux6~4 data_out[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { data_in1[1] {} data_in1[1]~combout {} Mux6~1 {} Mux6~2 {} Mux6~3 {} Mux6~4 {} data_out[1] {} } { 0.000ns 0.000ns 6.560ns 0.584ns 0.679ns 0.584ns 0.000ns } { 0.000ns 0.944ns 0.650ns 0.206ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 4.906 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 4.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Clk_100us 2 REG LCFF_X1_Y6_N21 1 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G3 52 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 4.906 ns data_out\[1\] 4 REG LCFF_X18_Y8_N3 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 4.906 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 1; REG Node = 'data_out\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { Clk_100us~clkctrl data_out[1] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.77 % ) " "Info: Total cell delay = 2.736 ns ( 55.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 44.23 % ) " "Info: Total interconnect delay = 2.170 ns ( 44.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[1] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.137 ns" { data_in1[1] Mux6~1 Mux6~2 Mux6~3 Mux6~4 data_out[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.137 ns" { data_in1[1] {} data_in1[1]~combout {} Mux6~1 {} Mux6~2 {} Mux6~3 {} Mux6~4 {} data_out[1] {} } { 0.000ns 0.000ns 6.560ns 0.584ns 0.679ns 0.584ns 0.000ns } { 0.000ns 0.944ns 0.650ns 0.206ns 0.616ns 0.206ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.906 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.906 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[1] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk LCD_DATA\[6\] LCD_DATA\[6\]~reg0 12.098 ns register " "Info: tco from clock \"Clk\" to destination pin \"LCD_DATA\[6\]\" through register \"LCD_DATA\[6\]~reg0\" is 12.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 4.897 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 4.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Clk_100us 2 REG LCFF_X1_Y6_N21 1 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G3 52 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 4.897 ns LCD_DATA\[6\]~reg0 4 REG LCFF_X22_Y7_N17 3 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 4.897 ns; Loc. = LCFF_X22_Y7_N17; Fanout = 3; REG Node = 'LCD_DATA\[6\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_100us~clkctrl LCD_DATA[6]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.87 % ) " "Info: Total cell delay = 2.736 ns ( 55.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns ( 44.13 % ) " "Info: Total interconnect delay = 2.161 ns ( 44.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[6]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[6]~reg0 {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.897 ns + Longest register pin " "Info: + Longest register to pin delay is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[6\]~reg0 1 REG LCFF_X22_Y7_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N17; Fanout = 3; REG Node = 'LCD_DATA\[6\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.667 ns) + CELL(3.230 ns) 6.897 ns LCD_DATA\[6\] 2 PIN PIN_31 0 " "Info: 2: + IC(3.667 ns) + CELL(3.230 ns) = 6.897 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'LCD_DATA\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { LCD_DATA[6]~reg0 LCD_DATA[6] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 46.83 % ) " "Info: Total cell delay = 3.230 ns ( 46.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 53.17 % ) " "Info: Total interconnect delay = 3.667 ns ( 53.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { LCD_DATA[6]~reg0 LCD_DATA[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { LCD_DATA[6]~reg0 {} LCD_DATA[6] {} } { 0.000ns 3.667ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[6]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[6]~reg0 {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { LCD_DATA[6]~reg0 LCD_DATA[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { LCD_DATA[6]~reg0 {} LCD_DATA[6] {} } { 0.000ns 3.667ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_out\[7\] data_in6\[7\] Clk 1.845 ns register " "Info: th for register \"data_out\[7\]\" (data pin = \"data_in6\[7\]\", clock pin = \"Clk\") is 1.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 4.907 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 4.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 2.599 ns Clk_100us 2 REG LCFF_X1_Y6_N21 1 " "Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.405 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G3 52 " "Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 4.907 ns data_out\[7\] 4 REG LCFF_X19_Y8_N7 1 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 4.907 ns; Loc. = LCFF_X19_Y8_N7; Fanout = 1; REG Node = 'data_out\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.76 % ) " "Info: Total cell delay = 2.736 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 44.24 % ) " "Info: Total interconnect delay = 2.171 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.907 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[7] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns data_in6\[7\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'data_in6\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in6[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.651 ns) 3.260 ns Mux0~3 2 COMB LCCOMB_X19_Y8_N6 1 " "Info: 2: + IC(1.499 ns) + CELL(0.651 ns) = 3.260 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { data_in6[7] Mux0~3 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.368 ns data_out\[7\] 3 REG LCFF_X19_Y8_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.368 ns; Loc. = LCFF_X19_Y8_N7; Fanout = 1; REG Node = 'data_out\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux0~3 data_out[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 55.49 % ) " "Info: Total cell delay = 1.869 ns ( 55.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.499 ns ( 44.51 % ) " "Info: Total interconnect delay = 1.499 ns ( 44.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { data_in6[7] Mux0~3 data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { data_in6[7] {} data_in6[7]~combout {} Mux0~3 {} data_out[7] {} } { 0.000ns 0.000ns 1.499ns 0.000ns } { 0.000ns 1.110ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.907 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[7] {} } { 0.000ns 0.000ns 0.529ns 0.806ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { data_in6[7] Mux0~3 data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { data_in6[7] {} data_in6[7]~combout {} Mux0~3 {} data_out[7] {} } { 0.000ns 0.000ns 1.499ns 0.000ns } { 0.000ns 1.110ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 14:11:01 2014 " "Info: Processing ended: Wed Oct 15 14:11:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
